#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Aug 18 12:39:55 2020
# Process ID: 31395
# Current directory: /home/wei/casper/casper_mlib/tutorials_devel/zcu111
# Command line: vivado -jou /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/vivado.jou -log /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/vivado.log -mode batch -source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/gogogo.tcl
# Log file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/vivado.log
# Journal file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/vivado.jou
#-----------------------------------------------------------
source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/gogogo.tcl
# puts "Starting tcl script"
Starting tcl script
# create_project -f myproj /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj -part xczu28dr-ffvg1517-2-e
# set_property target_language VHDL [current_project]
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/top.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_2/RFDC_MODE1.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
import_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.684 ; gain = 87.746 ; free physical = 6416 ; free virtual = 32793
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_2/RFDC_MODE2.xci
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1489.684 ; gain = 5.000 ; free physical = 6409 ; free virtual = 32787
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_2/RFDC_MODE3.xci
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1494.684 ; gain = 5.000 ; free physical = 6404 ; free virtual = 32782
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_2/RFDC_MODE4.xci
import_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1500.684 ; gain = 6.000 ; free physical = 6397 ; free virtual = 32776
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/sys_block
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/sysgen/hdl_netlist/rfdc_multi_cores_mode1.srcs/sources_1/imports/sysgen
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/sysgen/hdl_netlist/rfdc_multi_cores_mode1.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/sysgen/hdl_netlist/rfdc_multi_cores_mode1.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/sysgen/hdl_netlist/rfdc_multi_cores_mode1.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2.xci
# import_files -force -fileset constrs_1 /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/user_const.xdc
# set_property top top [current_fileset]
# update_compile_order -fileset sources_1
# if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
# file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
# }
# upgrade_ip -quiet [get_ips *]
# set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
# source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2018.3
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xczu28dr-ffvg1517-2-e
## }
## variable design_name
## set design_name zcu111
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <zcu111> in project, so creating one...
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
INFO: [BD_TCL-4] Making design <zcu111> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "zcu111".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_protocol_converter:2.1\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:zynq_ultra_ps_e:3.2\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_protocol_converter:2.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:zynq_ultra_ps_e:3.2  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set M_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI
##   set M_AXI_RFDC [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_RFDC ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.FREQ_HZ {99999001} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI_RFDC
## 
##   # Create ports
##   set axil_clk [ create_bd_port -dir O -type clk axil_clk ]
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {M_AXI} \
##  ] $axil_clk
##   set axil_rst [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst ]
##   set axil_rst_n [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst_n ]
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
## 
##   # Create instance: axi_protocol_convert_1, and set properties
##   set axi_protocol_convert_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_1 ]
## 
##   # Create instance: axi_protocol_convert_2, and set properties
##   set axi_protocol_convert_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_2 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {40} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.MI_PROTOCOL {AXI4LITE} \
##    CONFIG.SI_PROTOCOL {AXI4} \
##    CONFIG.TRANSLATION_MODE {2} \
##  ] $axi_protocol_convert_2
## 
##   # Create instance: proc_sys_reset_0, and set properties
##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
## 
##   # Create instance: zynq_ultra_ps_e_0, and set properties
##   set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0 ]
##   set_property -dict [ list \
##    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
##    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
##    CONFIG.PSU_MIO_0_DIRECTION {out} \
##    CONFIG.PSU_MIO_0_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_10_DIRECTION {inout} \
##    CONFIG.PSU_MIO_11_DIRECTION {inout} \
##    CONFIG.PSU_MIO_12_DIRECTION {out} \
##    CONFIG.PSU_MIO_12_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_13_DIRECTION {inout} \
##    CONFIG.PSU_MIO_14_DIRECTION {inout} \
##    CONFIG.PSU_MIO_15_DIRECTION {inout} \
##    CONFIG.PSU_MIO_16_DIRECTION {inout} \
##    CONFIG.PSU_MIO_17_DIRECTION {inout} \
##    CONFIG.PSU_MIO_18_DIRECTION {in} \
##    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_18_SLEW {slow} \
##    CONFIG.PSU_MIO_19_DIRECTION {out} \
##    CONFIG.PSU_MIO_19_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_1_DIRECTION {inout} \
##    CONFIG.PSU_MIO_20_DIRECTION {inout} \
##    CONFIG.PSU_MIO_21_DIRECTION {inout} \
##    CONFIG.PSU_MIO_22_DIRECTION {inout} \
##    CONFIG.PSU_MIO_23_DIRECTION {inout} \
##    CONFIG.PSU_MIO_24_DIRECTION {inout} \
##    CONFIG.PSU_MIO_25_DIRECTION {inout} \
##    CONFIG.PSU_MIO_26_DIRECTION {inout} \
##    CONFIG.PSU_MIO_27_DIRECTION {out} \
##    CONFIG.PSU_MIO_27_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_28_DIRECTION {in} \
##    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_28_SLEW {slow} \
##    CONFIG.PSU_MIO_29_DIRECTION {out} \
##    CONFIG.PSU_MIO_29_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_2_DIRECTION {inout} \
##    CONFIG.PSU_MIO_30_DIRECTION {in} \
##    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_30_SLEW {slow} \
##    CONFIG.PSU_MIO_31_DIRECTION {inout} \
##    CONFIG.PSU_MIO_32_DIRECTION {out} \
##    CONFIG.PSU_MIO_32_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_33_DIRECTION {out} \
##    CONFIG.PSU_MIO_33_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_34_DIRECTION {out} \
##    CONFIG.PSU_MIO_34_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_35_DIRECTION {out} \
##    CONFIG.PSU_MIO_35_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_36_DIRECTION {out} \
##    CONFIG.PSU_MIO_36_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_37_DIRECTION {out} \
##    CONFIG.PSU_MIO_37_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_38_DIRECTION {inout} \
##    CONFIG.PSU_MIO_39_DIRECTION {inout} \
##    CONFIG.PSU_MIO_3_DIRECTION {inout} \
##    CONFIG.PSU_MIO_40_DIRECTION {inout} \
##    CONFIG.PSU_MIO_41_DIRECTION {inout} \
##    CONFIG.PSU_MIO_42_DIRECTION {inout} \
##    CONFIG.PSU_MIO_43_DIRECTION {inout} \
##    CONFIG.PSU_MIO_44_DIRECTION {inout} \
##    CONFIG.PSU_MIO_45_DIRECTION {in} \
##    CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_45_SLEW {slow} \
##    CONFIG.PSU_MIO_46_DIRECTION {inout} \
##    CONFIG.PSU_MIO_47_DIRECTION {inout} \
##    CONFIG.PSU_MIO_48_DIRECTION {inout} \
##    CONFIG.PSU_MIO_49_DIRECTION {inout} \
##    CONFIG.PSU_MIO_4_DIRECTION {inout} \
##    CONFIG.PSU_MIO_50_DIRECTION {inout} \
##    CONFIG.PSU_MIO_51_DIRECTION {out} \
##    CONFIG.PSU_MIO_51_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_52_DIRECTION {in} \
##    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_52_SLEW {slow} \
##    CONFIG.PSU_MIO_53_DIRECTION {in} \
##    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_53_SLEW {slow} \
##    CONFIG.PSU_MIO_54_DIRECTION {inout} \
##    CONFIG.PSU_MIO_55_DIRECTION {in} \
##    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_55_SLEW {slow} \
##    CONFIG.PSU_MIO_56_DIRECTION {inout} \
##    CONFIG.PSU_MIO_57_DIRECTION {inout} \
##    CONFIG.PSU_MIO_58_DIRECTION {out} \
##    CONFIG.PSU_MIO_58_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_59_DIRECTION {inout} \
##    CONFIG.PSU_MIO_5_DIRECTION {out} \
##    CONFIG.PSU_MIO_5_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_60_DIRECTION {inout} \
##    CONFIG.PSU_MIO_61_DIRECTION {inout} \
##    CONFIG.PSU_MIO_62_DIRECTION {inout} \
##    CONFIG.PSU_MIO_63_DIRECTION {inout} \
##    CONFIG.PSU_MIO_64_DIRECTION {out} \
##    CONFIG.PSU_MIO_64_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_65_DIRECTION {out} \
##    CONFIG.PSU_MIO_65_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_66_DIRECTION {out} \
##    CONFIG.PSU_MIO_66_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_67_DIRECTION {out} \
##    CONFIG.PSU_MIO_67_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_68_DIRECTION {out} \
##    CONFIG.PSU_MIO_68_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_69_DIRECTION {out} \
##    CONFIG.PSU_MIO_69_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_6_DIRECTION {out} \
##    CONFIG.PSU_MIO_6_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_70_DIRECTION {in} \
##    CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_70_SLEW {slow} \
##    CONFIG.PSU_MIO_71_DIRECTION {in} \
##    CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_71_SLEW {slow} \
##    CONFIG.PSU_MIO_72_DIRECTION {in} \
##    CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_72_SLEW {slow} \
##    CONFIG.PSU_MIO_73_DIRECTION {in} \
##    CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_73_SLEW {slow} \
##    CONFIG.PSU_MIO_74_DIRECTION {in} \
##    CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_74_SLEW {slow} \
##    CONFIG.PSU_MIO_75_DIRECTION {in} \
##    CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_75_SLEW {slow} \
##    CONFIG.PSU_MIO_76_DIRECTION {out} \
##    CONFIG.PSU_MIO_76_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_77_DIRECTION {inout} \
##    CONFIG.PSU_MIO_7_DIRECTION {out} \
##    CONFIG.PSU_MIO_7_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_8_DIRECTION {inout} \
##    CONFIG.PSU_MIO_9_DIRECTION {inout} \
##    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \
##    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out} \
##    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
##    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006} \
##    CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
##    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.999750} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.785446} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
##    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
##    CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} \
##    CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
##    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
##    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
##    CONFIG.PSU__DDRC__CL {15} \
##    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
##    CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
##    CONFIG.PSU__DDRC__COMPONENTS {UDIMM} \
##    CONFIG.PSU__DDRC__CWL {14} \
##    CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
##    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
##    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
##    CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
##    CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \
##    CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
##    CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
##    CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
##    CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
##    CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
##    CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
##    CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
##    CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
##    CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
##    CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
##    CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
##    CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
##    CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
##    CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
##    CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
##    CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
##    CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
##    CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
##    CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
##    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
##    CONFIG.PSU__DDRC__ECC {Disabled} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
##    CONFIG.PSU__DDRC__FGRM {1X} \
##    CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LP_ASR {manual normal} \
##    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
##    CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
##    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
##    CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
##    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
##    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
##    CONFIG.PSU__DDRC__SB_TARGET {15-15-15} \
##    CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
##    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} \
##    CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
##    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
##    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
##    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
##    CONFIG.PSU__DDRC__T_FAW {30.0} \
##    CONFIG.PSU__DDRC__T_RAS_MIN {33} \
##    CONFIG.PSU__DDRC__T_RC {47.06} \
##    CONFIG.PSU__DDRC__T_RCD {15} \
##    CONFIG.PSU__DDRC__T_RP {15} \
##    CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
##    CONFIG.PSU__DDRC__VREF {1} \
##    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
##    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} \
##    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DLL__ISUSED {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
##    CONFIG.PSU__DP__LANE_SEL {Dual Lower} \
##    CONFIG.PSU__DP__REF_CLK_FREQ {27} \
##    CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1} \
##    CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
##    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
##    CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} \
##    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \
##    CONFIG.PSU__ENET3__PTP__ENABLE {0} \
##    CONFIG.PSU__ENET3__TSU__ENABLE {0} \
##    CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
##    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__FPGA_PL0_ENABLE {1} \
##    CONFIG.PSU__GEM3_COHERENCY {0} \
##    CONFIG.PSU__GEM__TSU__ENABLE {0} \
##    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
##    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
##    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GT__LINK_SPEED {HBR} \
##    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
##    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
##    CONFIG.PSU__HIGH_ADDRESS__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} \
##    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
##    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
##    CONFIG.PSU__MAXIGP1__DATA_WIDTH {32} \
##    CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
##    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
##    CONFIG.PSU__PL_CLK0_BUF {TRUE} \
##    CONFIG.PSU__PMU_COHERENCY {0} \
##    CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI0__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI1__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI2__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI3__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI4__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI5__ENABLE {0} \
##    CONFIG.PSU__PMU__GPO0__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
##    CONFIG.PSU__PMU__GPO1__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
##    CONFIG.PSU__PMU__GPO2__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
##    CONFIG.PSU__PMU__GPO2__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO3__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO3__IO {MIO 35} \
##    CONFIG.PSU__PMU__GPO3__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO4__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO4__IO {MIO 36} \
##    CONFIG.PSU__PMU__GPO4__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO5__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO5__IO {MIO 37} \
##    CONFIG.PSU__PMU__GPO5__POLARITY {low} \
##    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
##    CONFIG.PSU__PRESET_APPLIED {1} \
##    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
##    CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} \
##    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} \
##    CONFIG.PSU__QSPI_COHERENCY {0} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \
##    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
##    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \
##    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \
##    CONFIG.PSU__SATA__LANE0__ENABLE {0} \
##    CONFIG.PSU__SATA__LANE1__ENABLE {1} \
##    CONFIG.PSU__SATA__LANE1__IO {GT Lane3} \
##    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SATA__REF_CLK_FREQ {125} \
##    CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk3} \
##    CONFIG.PSU__SD1_COHERENCY {0} \
##    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
##    CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
##    CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
##    CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
##    CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
##    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
##    CONFIG.PSU__SD1__RESET__ENABLE {0} \
##    CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
##    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
##    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
##    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
##    CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__UART0__BAUD_RATE {115200} \
##    CONFIG.PSU__UART0__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} \
##    CONFIG.PSU__UART1__BAUD_RATE {115200} \
##    CONFIG.PSU__UART1__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART1__PERIPHERAL__IO {EMIO} \
##    CONFIG.PSU__USB0_COHERENCY {0} \
##    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
##    CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
##    CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} \
##    CONFIG.PSU__USB0__RESET__ENABLE {0} \
##    CONFIG.PSU__USB1__RESET__ENABLE {0} \
##    CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
##    CONFIG.PSU__USB__RESET__MODE {Boot Pin} \
##    CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
##    CONFIG.PSU__USE__IRQ0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP1 {0} \
##    CONFIG.PSU__USE__M_AXI_GP2 {0} \
##    CONFIG.SUBPRESET1 {Custom} \
##  ] $zynq_ultra_ps_e_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_protocol_convert_1/S_AXI]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_protocol_convert_2/S_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_convert_1_M_AXI [get_bd_intf_ports M_AXI_RFDC] [get_bd_intf_pins axi_protocol_convert_1/M_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_convert_2_M_AXI [get_bd_intf_ports M_AXI] [get_bd_intf_pins axi_protocol_convert_2/M_AXI]
##   connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
## 
##   # Create port connections
##   connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins axi_protocol_convert_1/aresetn] [get_bd_pins axi_protocol_convert_2/aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_ports axil_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_ports axil_rst] [get_bd_pins proc_sys_reset_0/peripheral_reset]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_ports axil_clk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_protocol_convert_1/aclk] [get_bd_pins axi_protocol_convert_2/aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00040000 -offset 0xA0800000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs M_AXI_RFDC/Reg] SEG_M_AXI_RFDC_Reg
##   create_bd_addr_seg -range 0x00800000 -offset 0xA0000000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs M_AXI/Reg] SEG_M_AXI_Reg
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
## common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <zcu111> may result in errors during validation.
# generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/sim/zcu111.vhd
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zcu111_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
Exporting to file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/hw_handoff/zcu111.hwh
Generated Block Design Tcl file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/hw_handoff/zcu111_bd.tcl
Generated Hardware Definition File /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1861.883 ; gain = 127.160 ; free physical = 6070 ; free virtual = 32554
# make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
# add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
# update_compile_order -fileset sources_1
# add_files {/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
# update_compile_order -fileset sources_1
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl
# add_files /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RFDC_MODE1'...
[Tue Aug 18 12:41:10 2020] Launched RFDC_MODE1_synth_1, rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_synth_1, rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0_synth_1, rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_synth_1, zcu111_auto_ds_0_synth_1, zcu111_proc_sys_reset_0_0_synth_1, zcu111_axi_protocol_convert_2_0_synth_1, zcu111_axi_protocol_convert_1_0_synth_1, zcu111_xbar_0_synth_1, zcu111_zynq_ultra_ps_e_0_0_synth_1, zcu111_auto_ds_1_synth_1...
Run output will be captured here:
RFDC_MODE1_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/RFDC_MODE1_synth_1/runme.log
rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_synth_1/runme.log
rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0_synth_1/runme.log
rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_synth_1/runme.log
zcu111_auto_ds_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/zcu111_auto_ds_0_synth_1/runme.log
zcu111_proc_sys_reset_0_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/zcu111_proc_sys_reset_0_0_synth_1/runme.log
zcu111_axi_protocol_convert_2_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/zcu111_axi_protocol_convert_2_0_synth_1/runme.log
zcu111_axi_protocol_convert_1_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/zcu111_axi_protocol_convert_1_0_synth_1/runme.log
zcu111_xbar_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/zcu111_xbar_0_synth_1/runme.log
zcu111_zynq_ultra_ps_e_0_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/zcu111_zynq_ultra_ps_e_0_0_synth_1/runme.log
zcu111_auto_ds_1_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/zcu111_auto_ds_1_synth_1/runme.log
[Tue Aug 18 12:41:10 2020] Launched synth_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2061.977 ; gain = 56.027 ; free physical = 6038 ; free virtual = 32532
# wait_on_run synth_1
[Tue Aug 18 12:41:10 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xczu28dr-ffvg1517-2-e -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1525.816 ; gain = 94.000 ; free physical = 6050 ; free virtual = 32249
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:7]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter PORT_BYPASS bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (1#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser' (2#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode1_led_cntrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:215]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode1_reg_cntrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:226]
INFO: [Synth 8-638] synthesizing module 'RFDC_MODE1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/RFDC_MODE1_stub.vhdl:53]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode1_snapshot01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:283]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode1_snapshot01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:294]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode1_snapshot23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:305]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode1_snapshot23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:316]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode1_snapshot45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:327]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode1_snapshot45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:338]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode1_snapshot67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:349]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode1_snapshot67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:360]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode1_sync_state' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:371]
INFO: [Synth 8-6157] synthesizing module 'zcu111_infrastructure' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
	Parameter MULTIPLY bound to: 8.000000 - type: float 
	Parameter DIVIDE bound to: 4.000000 - type: float 
	Parameter DIVCLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (3#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (4#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'zcu111_infrastructure' (6#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
INFO: [Synth 8-638] synthesizing module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_interconnect_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CG92RI' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:331]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CG92RI' (7#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_9O4VJ' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:732]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_9O4VJ' (8#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_16GXSXB' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_16GXSXB' (9#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-3491] module 'zcu111_xbar_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1825]
INFO: [Synth 8-638] synthesizing module 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'zcu111_axi_interconnect_0_0' (10#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_1_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_1' of component 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2553]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_2_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_2' of component 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2612]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_proc_sys_reset_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2671]
INFO: [Synth 8-638] synthesizing module 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zcu111_zynq_ultra_ps_e_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:56]
INFO: [Synth 8-256] done synthesizing module 'zcu111' (11#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_araddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:396]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_awaddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:400]
INFO: [Synth 8-638] synthesizing module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:95]
INFO: [Synth 8-638] synthesizing module 'axi4lite_axi4lite_top_ic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
WARNING: [Synth 8-5858] RAM axi4lite_mosi_arr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_sel_reg' and it is trimmed from '32' to '15' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_axi4lite_top_ic' (12#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_slave_logic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_slave_logic' (13#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot01_ss_bram_muxdemux' (14#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/ipb_snapshot01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
INFO: [Synth 8-638] synthesizing module 'asym_bram_tdp' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter ADDRWIDTHA bound to: 10 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter ADDRWIDTHB bound to: 10 - type: integer 
	Parameter READLATA bound to: 1 - type: integer 
	Parameter READLATB bound to: 1 - type: integer 
	Parameter INIT bound to: 0'b 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regA_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/asym_bram_tdp.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regB_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/asym_bram_tdp.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'asym_bram_tdp' (15#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/ipb_snapshot01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot01_ss_bram_dp_ram' (16#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/ipb_snapshot01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot01_ss_bram' (17#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot23_ss_bram_muxdemux' (18#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/ipb_snapshot23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/ipb_snapshot23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot23_ss_bram_dp_ram' (19#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/ipb_snapshot23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot23_ss_bram' (20#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot45_ss_bram_muxdemux' (21#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/ipb_snapshot45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/ipb_snapshot45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot45_ss_bram_dp_ram' (22#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/ipb_snapshot45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot45_ss_bram' (23#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot67_ss_bram_muxdemux' (24#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/ipb_snapshot67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/ipb_snapshot67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot67_ss_bram_dp_ram' (25#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/ipb_snapshot67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot67_ss_bram' (26#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_snapshot67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg_muxdemux' (27#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sw_reg_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg' (28#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block_muxdemux' (29#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sys_block_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block' (30#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[led_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:101]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[reg_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:101]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:101]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:101]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:101]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:101]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[led_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:102]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[reg_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:102]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:102]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:102]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:102]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:102]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in_we[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:105]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:106]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_ic_wrapper' (31#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/axi4lite_ic_wrapper.vhdl:95]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:8112]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_default_clock_driver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:8054]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (32#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (33#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (34#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_default_clock_driver' (35#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:8054]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_struct' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:7702]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:14]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xldelay' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:134]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:161]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (36#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (37#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xldelay' (38#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:134]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_20158a3c92' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_20158a3c92' (39#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:201]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_c5bce30d57' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_c5bce30d57' (40#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x5' (41#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:14]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_gpio_led' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:346]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:414]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlconvert' (42#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:346]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_gpio_led' (43#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_gpio_led1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_gpio_led1' (44#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:117]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_led_cntrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:160]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_1e692d7947' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_1e692d7947' (45#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:449]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice' (46#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_led_cntrl' (47#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:160]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_reg_cntrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_reg_cntrl' (48#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:198]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_rfdc_v0_2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_rfdc_v0_2' (49#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_snapshot01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:2009]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_buscreate_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:261]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_3f0b617f3e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:516]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_3f0b617f3e' (50#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:516]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_68e6883fd7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_68e6883fd7' (51#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_buscreate_x1' (52#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:261]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ss_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1777]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_add_gen_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:375]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:310]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_9843b29063' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1009]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_9843b29063' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1009]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x4' (54#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:310]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_dcc6f84296' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:738]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_dcc6f84296' (55#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:738]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlconvert__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:346]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode1_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:305]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert' (56#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlconvert__parameterized0' (56#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_d1ab4775cb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:695]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_d1ab4775cb' (57#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:695]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xldelay__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:134]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:161]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized1' (57#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized2' (57#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xldelay__parameterized0' (57#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:134]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_106b0d106d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_106b0d106d' (58#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:632]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_88018499b5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_88018499b5' (59#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:766]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_3506df165f' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:810]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_3506df165f' (60#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:810]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_9defe30a09' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:606]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_9defe30a09' (61#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:606]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_9cc763af08' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:857]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_9cc763af08' (62#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:857]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlregister' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:909]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:935]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized1' (62#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized1' (62#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlregister' (63#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:909]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_474d27b99f' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:963]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_474d27b99f' (64#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:963]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlcounter_free' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1761]
	Parameter core_name0 bound to: rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1 - type: string 
	Parameter op_width bound to: 13 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_stub.vhdl:5' bound to instance 'core_instance1' of component 'rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1820]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlcounter_free' (65#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1761]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized0' (65#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized1' (65#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 12 - type: integer 
	Parameter new_lsb bound to: 12 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized2' (65#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_add_gen_x1' (66#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:375]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_basic_ctrl_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:999]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_dram_munge_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:628]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_af3fceac2c' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1127]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_af3fceac2c' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1127]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_bbbd3818b5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1156]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_bbbd3818b5' (68#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1156]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_6b2cae3713' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1178]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_6b2cae3713' (69#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1178]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlregister__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:909]
	Parameter d_width bound to: 32 - type: integer 
	Parameter init_value bound to: 32'b00000000000000000000000000000000 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:935]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized3' (69#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized3' (69#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlregister__parameterized0' (69#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:909]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_ca124f8b46' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1235]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_ca124f8b46' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1235]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_2849bbdbdd' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1260]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_2849bbdbdd' (71#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1260]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_a7b63c61d1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1279]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_a7b63c61d1' (72#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_bbcc717845' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1298]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_bbcc717845' (73#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1298]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_99b9305b4a' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1317]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_99b9305b4a' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1317]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_442da2b6a0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1339]
WARNING: [Synth 8-3936] Found unconnected internal register 'unregy_join_6_1_reg' and it is trimmed from '80' to '32' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1357]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_442da2b6a0' (75#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1339]
INFO: [Synth 8-638] synthesizing module 'sysgen_counter_71ac769657' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1381]
INFO: [Synth 8-256] done synthesizing module 'sysgen_counter_71ac769657' (76#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1381]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_3abd0f782b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_3abd0f782b' (77#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlcounter_free__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1761]
	Parameter core_name0 bound to: rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2 - type: string 
	Parameter op_width bound to: 2 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_stub.vhdl:5' bound to instance 'core_instance2' of component 'rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1830]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlcounter_free__parameterized0' (77#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1761]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_bc9761f754' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1085]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_bc9761f754' (78#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1085]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_dram_munge_x1' (79#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:628]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:934]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x3' (80#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:934]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_1b4d7791e4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1036]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_1b4d7791e4' (81#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1036]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_8c0912f825' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1057]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_8c0912f825' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1057]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlregister__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:909]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:935]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized5' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized5' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlregister__parameterized1' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:909]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 1 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized3' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized4' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_basic_ctrl_x1' (83#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:999]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_bram_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1376]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_calc_add_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1230]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_b9069417bc' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1451]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized7' (83#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized6' (83#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element op_mem_91_20_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1478]
WARNING: [Synth 8-6014] Unused sequential element cout_mem_92_22_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1489]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_b9069417bc' (84#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1451]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_fb93869a37' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_fb93869a37' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1539]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:346]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode1_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:305]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert__parameterized1' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlconvert__parameterized1' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 10 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized5' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 9 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 10 - type: integer 
	Parameter y_width bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized6' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_fa4ad0c3a0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1567]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_fa4ad0c3a0' (86#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1567]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_calc_add_x1' (87#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1230]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_munge_in_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1344]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_33678fe1b3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:673]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_33678fe1b3' (88#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:673]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_munge_in_x2' (89#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1344]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlconvert__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:346]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode1_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:305]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert__parameterized3' (89#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlconvert__parameterized2' (89#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:346]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode1_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:305]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert__parameterized5' (89#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlconvert__parameterized3' (89#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:346]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_bram_x1' (90#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1376]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ctrl_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1483]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized7' (90#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ctrl_x2' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1483]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ctrl_combine_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1533]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_2abd5641a7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1607]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_2abd5641a7' (92#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1607]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_3abb8c6f7c' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1637]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_3abb8c6f7c' (93#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1637]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_336ee0d664' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1659]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_336ee0d664' (94#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1659]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_abe6062e36' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1683]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_abe6062e36' (95#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1683]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ctrl_combine_x2' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1533]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ctrl_split_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1607]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized8' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 3 - type: integer 
	Parameter new_lsb bound to: 3 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized9' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 4 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized10' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ctrl_split_x2' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1607]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_status_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1695]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlconvert__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:346]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode1_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:398]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:414]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized3' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized4' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlconvert__parameterized4' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:495]
	Parameter din_width bound to: 32 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough' (98#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_status_x2' (99#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1695]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_4c658e3478' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:564]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_4c658e3478' (100#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:564]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ss_x1' (101#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:1777]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:495]
	Parameter din_width bound to: 16 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized0' (101#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_snapshot01' (102#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:2009]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_snapshot23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3843]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_buscreate_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:2095]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_buscreate_x2' (103#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:2095]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ss_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3611]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_add_gen_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:2209]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:2144]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x7' (104#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:2144]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_add_gen_x2' (105#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:2209]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_basic_ctrl_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:2833]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_dram_munge_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:2462]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_dram_munge_x2' (106#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:2462]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:2768]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x6' (107#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:2768]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_basic_ctrl_x2' (108#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:2833]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_bram_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3210]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_calc_add_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3064]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_calc_add_x2' (109#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3064]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_munge_in_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3178]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_munge_in_x1' (110#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3178]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_bram_x2' (111#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3210]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3317]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ctrl' (112#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3317]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ctrl_combine_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3367]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ctrl_combine_x0' (113#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3367]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ctrl_split' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3441]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ctrl_split' (114#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3441]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_status' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3529]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_status' (115#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3529]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ss_x2' (116#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3611]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_snapshot23' (117#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3843]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_snapshot45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5677]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_buscreate' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3929]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_buscreate' (118#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3929]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ss' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5445]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_add_gen' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:4043]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3978]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x0' (119#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:3978]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_add_gen' (120#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:4043]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_basic_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:4667]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_dram_munge' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:4296]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_dram_munge' (121#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:4296]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_edge_detect' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:4602]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_edge_detect' (122#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:4602]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_basic_ctrl' (123#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:4667]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5044]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_calc_add' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:4898]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_calc_add' (124#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:4898]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_munge_in' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5012]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_munge_in' (125#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5012]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_bram' (126#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5044]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ctrl_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5151]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ctrl_x0' (127#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5151]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ctrl_combine' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5201]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ctrl_combine' (128#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5201]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ctrl_split_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5275]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ctrl_split_x1' (129#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5275]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_status_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5363]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_status_x1' (130#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5363]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ss' (131#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5445]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_snapshot45' (132#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5677]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_snapshot67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:7511]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_buscreate_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5763]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_buscreate_x0' (133#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5763]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ss_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:7279]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_add_gen_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5877]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5812]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x2' (134#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5812]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_add_gen_x0' (135#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:5877]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_basic_ctrl_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:6501]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_dram_munge_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:6130]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_dram_munge_x0' (136#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:6130]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:6436]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_edge_detect_x1' (137#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:6436]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_basic_ctrl_x0' (138#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:6501]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_bram_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:6878]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_calc_add_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:6732]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_calc_add_x0' (139#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:6732]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_munge_in_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:6846]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_munge_in_x0' (140#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:6846]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_bram_x0' (141#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:6878]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ctrl_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:6985]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ctrl_x1' (142#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:6985]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ctrl_combine_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:7035]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ctrl_combine_x1' (143#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:7035]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_ctrl_split_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:7109]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ctrl_split_x0' (144#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:7109]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_status_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:7197]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_status_x0' (145#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:7197]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_ss_x0' (146#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:7279]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_snapshot67' (147#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:7511]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_sync_state' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:7598]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_ce522e6244' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1705]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_ce522e6244' (148#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1705]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:346]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode1_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:305]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode1_xlconvert__parameterized7' (148#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:305]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:414]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlconvert__parameterized5' (148#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:495]
	Parameter din_width bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized1' (148#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_sync_state' (149#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:7598]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_ca6ac84cda' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_ca6ac84cda' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized11' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 47 - type: integer 
	Parameter new_lsb bound to: 32 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized12' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 79 - type: integer 
	Parameter new_lsb bound to: 64 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized13' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 111 - type: integer 
	Parameter new_lsb bound to: 96 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized14' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 127 - type: integer 
	Parameter new_lsb bound to: 112 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized15' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 95 - type: integer 
	Parameter new_lsb bound to: 80 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized16' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 63 - type: integer 
	Parameter new_lsb bound to: 48 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized17' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 16 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized18' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlcounter_free__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1761]
	Parameter core_name0 bound to: rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 28 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0_stub.vhdl:5' bound to instance 'core_instance0' of component 'rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/.Xil/Vivado-1979-wei-Berkeley/realtime/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlcounter_free__parameterized1' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:1761]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
	Parameter new_msb bound to: 27 - type: integer 
	Parameter new_lsb bound to: 27 - type: integer 
	Parameter x_width bound to: 28 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_xlslice__parameterized19' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1_struct' (151#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:7702]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode1' (152#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode1.vhd:8112]
WARNING: [Synth 8-689] width (1) of port connection 'xps_library_adcs_rfdc_v0_2_dac0_din' does not match port width (256) of module 'rfdc_multi_cores_mode1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:552]
WARNING: [Synth 8-3848] Net xps_library_ADCs_rfdc_V0_2_adc0_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:550]
WARNING: [Synth 8-3848] Net xps_library_ADCs_rfdc_V0_2_adc0_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:551]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_snapshot01_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:147]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_snapshot23_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:153]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_snapshot45_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:159]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_snapshot67_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:165]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_sync_state_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:166]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_sys_board_id_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:167]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_sys_board_id_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:168]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_sys_rev_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:171]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_sys_rev_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:172]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_sys_rev_rcs_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:173]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_sys_rev_rcs_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:174]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_sys_clkcounter_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:169]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_sys_clkcounter_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:170]
WARNING: [Synth 8-3848] Net sysref_in_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:59]
WARNING: [Synth 8-3848] Net sysref_in_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:58]
WARNING: [Synth 8-3848] Net adc0_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:47]
WARNING: [Synth 8-3848] Net adc0_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:46]
WARNING: [Synth 8-3848] Net vin0_01_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:62]
WARNING: [Synth 8-3848] Net vin0_01_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:61]
WARNING: [Synth 8-3848] Net dac0_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:49]
WARNING: [Synth 8-3848] Net dac0_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:48]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_rfdc_V0_2_dac0_din in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:54]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode1_rfdc_V0_2_dac0_valid in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:55]
INFO: [Synth 8-6155] done synthesizing module 'top' (153#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:7]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[26]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[25]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[24]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[23]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[22]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[21]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[20]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[19]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[18]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[17]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[16]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[15]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[14]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[13]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[12]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[11]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[10]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[9]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[8]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[7]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[6]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[5]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[4]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[3]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[2]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[1]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized19 has unconnected port x[0]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port up[0]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port load[0]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[27]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[26]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[25]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[24]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[23]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[22]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[21]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[20]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[19]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[18]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[17]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[16]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[15]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[14]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[13]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[12]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[11]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[10]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[9]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[8]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[7]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[6]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[5]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[4]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[3]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[2]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[1]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlcounter_free__parameterized1 has unconnected port din[0]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[127]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[126]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[125]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[124]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[123]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[122]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[121]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[120]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[119]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[118]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[117]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[116]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[115]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[114]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[113]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[112]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[111]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[110]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[109]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[108]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[107]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[106]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[105]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[104]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[103]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[102]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[101]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[100]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[99]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[98]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[97]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[96]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[95]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[94]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[93]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[92]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[91]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[90]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[89]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[88]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[87]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[86]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode1_xlslice__parameterized18 has unconnected port x[85]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1592.566 ; gain = 160.750 ; free physical = 6043 ; free virtual = 32244
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode1_led_cntrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:215]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode1_reg_cntrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:226]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode1_snapshot01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:283]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode1_snapshot01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:294]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode1_snapshot23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:305]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode1_snapshot23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:316]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode1_snapshot45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:327]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode1_snapshot45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:338]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode1_snapshot67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:349]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode1_snapshot67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:360]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode1_sync_state:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:371]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot45_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot67_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_sync_state_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode1/top.v:440]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1592.566 ; gain = 160.750 ; free physical = 6048 ; free virtual = 32248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1592.566 ; gain = 160.750 ; free physical = 6048 ; free virtual = 32248
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 247 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/RFDC_MODE1/RFDC_MODE1/RFDC_MODE1_in_context.xdc] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/RFDC_MODE1/RFDC_MODE1/RFDC_MODE1_in_context.xdc] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/counter_led/comp0.core_instance0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/counter_led/comp0.core_instance0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode1/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode1/user_const.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode1/user_const.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode1/user_const.xdc:9]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode1/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode1/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode1/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2561.824 ; gain = 0.000 ; free physical = 5165 ; free virtual = 31367
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.824 ; gain = 0.000 ; free physical = 5166 ; free virtual = 31367
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 239 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2561.824 ; gain = 0.000 ; free physical = 5166 ; free virtual = 31367
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2561.824 ; gain = 0.000 ; free physical = 5166 ; free virtual = 31367
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/counter_led/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2561.824 ; gain = 1130.008 ; free physical = 5268 ; free virtual = 31470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2561.824 ; gain = 1130.008 ; free physical = 5268 ; free virtual = 31470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zcu111_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode1_rfdc_V0_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/counter_led/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2561.824 ; gain = 1130.008 ; free physical = 5268 ; free virtual = 31470
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_axi4lite_top_ic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slave_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[bvalid]' into 'axi4lite_miso_reg[wready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[arready]' into 'axi4lite_miso_reg[awready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_slave_logic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                      wr |                               01 |                               01
                      rd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_axi4lite_top_ic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 reading |                              001 |                              001
               read_wait |                              010 |                              010
                 writing |                              011 |                              011
              write_wait |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_slave_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2561.824 ; gain = 1130.008 ; free physical = 5262 ; free virtual = 31465
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/constant_x0' (sysgen_constant_1b4d7791e4) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/constant_x0' (sysgen_constant_1b4d7791e4) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/bram/calc_add/const' (sysgen_constant_3abd0f782b) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/arm' (sysgen_constant_3abd0f782b) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/arm' (sysgen_constant_3abd0f782b) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/constant_x0' (sysgen_constant_1b4d7791e4) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/constant_x0' (sysgen_constant_1b4d7791e4) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/bram/calc_add/const' (sysgen_constant_3abd0f782b) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/arm' (sysgen_constant_3abd0f782b) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/arm' (sysgen_constant_3abd0f782b) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/basic_ctrl/constant_x0' (sysgen_constant_1b4d7791e4) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/basic_ctrl/constant_x0' (sysgen_constant_1b4d7791e4) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/bram/calc_add/const' (sysgen_constant_3abd0f782b) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/arm' (sysgen_constant_3abd0f782b) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/arm' (sysgen_constant_3abd0f782b) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/basic_ctrl/constant_x0' (sysgen_constant_1b4d7791e4) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/basic_ctrl/constant_x0' (sysgen_constant_1b4d7791e4) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/bram/calc_add/const' (sysgen_constant_3abd0f782b) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/arm' (sysgen_constant_3abd0f782b) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/arm' (sysgen_constant_3abd0f782b) to 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/never'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               80 Bit    Registers := 4     
	               32 Bit    Registers := 55    
	               19 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 126   
+---RAMs : 
	              32K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cdc_synchroniser 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module axi4lite_axi4lite_top_ic 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 2     
Module axi4lite_slave_logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipb_snapshot23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipb_snapshot45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipb_snapshot67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_sw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                1 Bit    Registers := 11    
Module axi4lite_sys_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 5     
Module sysgen_logical_9843b29063 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_d1ab4775cb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_106b0d106d 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_88018499b5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_3506df165f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_474d27b99f 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_mux_6b2cae3713 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_442da2b6a0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_71ac769657 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_bc9761f754 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_b9069417bc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_fa4ad0c3a0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4c658e3478 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][0]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][1]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][2]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][3]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][4]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][5]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][6]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][7]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][8]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][9]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][10]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][11]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][12]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][13]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][14]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][15]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][16]' (FDE) to 'sysgen_shift_474d27b99f:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysgen_shift_474d27b99f:/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][0]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][0]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][0]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][0]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][1]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][1]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][1]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][1]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][2]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][2]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][2]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][2]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][3]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][3]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][3]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][3]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][4]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][4]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][4]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][4]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][5]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][5]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][5]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][5]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][6]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][6]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][6]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][6]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][7]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][7]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][7]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][7]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][8]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][8]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][8]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][8]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][9]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][9]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][9]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][9]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][10]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][10]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][10]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][10]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][11]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][11]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][11]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][11]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][12]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][12]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][12]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][12]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][13]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][13]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][13]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][13]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][14]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][14]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][14]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][14]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][15]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][15]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][15]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][15]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][16]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][16]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][16]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][16]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][17]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][17]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][17]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][17]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][18]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][18]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][18]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][18]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][19]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][19]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][19]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][19]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][20]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][20]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][20]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/axi4lite_sys_block_inst/\axi4lite_sys_block_int_reg[sys_clkcounter][31] )
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized7.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[1].bit_is_1.fdse_comp) is unused and will be removed from module single_reg_w_init__parameterized7.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized7.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[0].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[0].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[1].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[1].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[2].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[2].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[3].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[3].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[4].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[4].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[5].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[5].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[6].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[6].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[7].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[7].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[8].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[8].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[9].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[9].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[10].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[10].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[11].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[11].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[12].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[12].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[13].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[13].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[14].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[14].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[15].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[15].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[16].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[16].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[17].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[17].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[18].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[18].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[19].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[19].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[20].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[20].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[21].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[21].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[22].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[22].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[23].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[23].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[24].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[24].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[25].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[25].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[26].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[26].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[27].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[27].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[28].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[28].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[29].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[29].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[30].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[30].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[31].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[31].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[0].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[0].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[1].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[1].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[2].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[2].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[3].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[3].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[4].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[4].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[5].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[5].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[6].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[6].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[7].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[7].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[8].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[8].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[9].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[9].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[10].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[10].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[11].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[11].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[12].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[12].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[13].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[13].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[14].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[14].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[15].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[15].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[16].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[16].bit_is_0.fdre_comp )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (reg_array[0].fde_used.u2) is unused and will be removed from module srlc33e__4.
WARNING: [Synth 8-3332] Sequential element (reg_array[0].fde_used.u2) is unused and will be removed from module srlc33e__5.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[3].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[4].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[5].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[6].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[7].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[8].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[9].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[10].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[11].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[12].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[18].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[19].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[20].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[21].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[22].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[23].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[24].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[25].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[26].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[27].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[28].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[29].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[30].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[31].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[3].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[4].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[5].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[6].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[7].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[8].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[9].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[10].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[11].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[12].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[18].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[19].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[20].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[21].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[22].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[23].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[24].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[25].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[26].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[27].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[28].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[29].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[30].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[31].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[3].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[4].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[5].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[6].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[7].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[8].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[9].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[10].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[11].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[12].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[18].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[19].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[20].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[21].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[22].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[23].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[24].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[25].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[26].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[27].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[28].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[29].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2561.824 ; gain = 1130.008 ; free physical = 5234 ; free virtual = 31442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name    | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+---------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot01_ss_bram_inst/ipb_snapshot01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot23_ss_bram_inst/ipb_snapshot23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot67_ss_bram_inst/ipb_snapshot67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu111_inst/zynq_ultra_ps_e_0/pl_clk0' to pin 'zcu111_inst/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_cores_mode1_rfdc_V0_2/clk_adc0' to pin 'rfdc_multi_cores_mode1_rfdc_V0_2/bbstub_clk_adc0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_cores_mode1_rfdc_V0_2/clk_dac1' to pin 'rfdc_multi_cores_mode1_rfdc_V0_2/bbstub_clk_dac1/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 2808.145 ; gain = 1376.328 ; free physical = 4792 ; free virtual = 31001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 2812.145 ; gain = 1380.328 ; free physical = 4789 ; free virtual = 30997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name    | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+---------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot01_ss_bram_inst/ipb_snapshot01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot23_ss_bram_inst/ipb_snapshot23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot67_ss_bram_inst/ipb_snapshot67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 2839.184 ; gain = 1407.367 ; free physical = 4786 ; free virtual = 30994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin sysref_in_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin sysref_in_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin adc0_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin adc0_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin vin0_01_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin vin0_01_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin dac1_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin dac1_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[255]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[254]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[253]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[252]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[251]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[250]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[249]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[248]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[247]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[246]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[245]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[244]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[243]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[242]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[241]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[240]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[239]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[238]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[237]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[236]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[235]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[234]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[233]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[232]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[231]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[230]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[229]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[228]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[227]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[226]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[225]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[224]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[223]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[222]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[221]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[220]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[219]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[218]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[217]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[216]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[215]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[214]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[213]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[212]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[211]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[210]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[209]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[208]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[207]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[206]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[205]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[204]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[203]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[202]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[201]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[200]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[199]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[198]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[197]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[196]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[195]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[194]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[193]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[192]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[191]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[190]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[189]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[188]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[187]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[186]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[185]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[184]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[183]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[182]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[181]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[180]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[179]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[178]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[177]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[176]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[175]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[174]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[173]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[172]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[171]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[170]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[169]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[168]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[167]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[166]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[165]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode1_rfdc_V0_2 has unconnected pin s12_axis_tdata[164]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 2839.184 ; gain = 1407.367 ; free physical = 4786 ; free virtual = 30994
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 2839.184 ; gain = 1407.367 ; free physical = 4786 ; free virtual = 30994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 2839.184 ; gain = 1407.367 ; free physical = 4786 ; free virtual = 30994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------------+----------+
|      |BlackBox name                                    |Instances |
+------+-------------------------------------------------+----------+
|1     |zcu111_auto_ds_0                                 |         1|
|2     |zcu111_auto_ds_1                                 |         1|
|3     |zcu111_xbar_0                                    |         1|
|4     |zcu111_axi_protocol_convert_1_0                  |         1|
|5     |zcu111_axi_protocol_convert_2_0                  |         1|
|6     |zcu111_proc_sys_reset_0_0                        |         1|
|7     |zcu111_zynq_ultra_ps_e_0_0                       |         1|
|8     |rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1 |         4|
|9     |rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2 |         4|
|10    |rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0 |         1|
|11    |RFDC_MODE1                                       |         1|
+------+-------------------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------------------------+------+
|      |Cell                                                       |Count |
+------+-----------------------------------------------------------+------+
|1     |RFDC_MODE1_bbox_0                                          |     1|
|2     |rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0_bbox_10   |     1|
|3     |rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_bbox_8    |     1|
|4     |rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_bbox_8__4 |     1|
|5     |rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_bbox_8__5 |     1|
|6     |rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1_bbox_8__6 |     1|
|7     |rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_bbox_9    |     1|
|8     |rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_bbox_9__4 |     1|
|9     |rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_bbox_9__5 |     1|
|10    |rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2_bbox_9__6 |     1|
|11    |zcu111_auto_ds_0_bbox_1                                    |     1|
|12    |zcu111_auto_ds_1_bbox_2                                    |     1|
|13    |zcu111_axi_protocol_convert_1_0_bbox_4                     |     1|
|14    |zcu111_axi_protocol_convert_2_0_bbox_5                     |     1|
|15    |zcu111_proc_sys_reset_0_0_bbox_6                           |     1|
|16    |zcu111_xbar_0_bbox_3                                       |     1|
|17    |zcu111_zynq_ultra_ps_e_0_0_bbox_7                          |     1|
|18    |BUFG                                                       |     4|
|19    |LUT1                                                       |    35|
|20    |LUT2                                                       |   256|
|21    |LUT3                                                       |    74|
|22    |LUT4                                                       |    47|
|23    |LUT5                                                       |    90|
|24    |LUT6                                                       |   201|
|25    |MMCM_BASE                                                  |     1|
|26    |RAMB36E2                                                   |     4|
|27    |FD                                                         |     2|
|28    |FDCE                                                       |   547|
|29    |FDE                                                        |   127|
|30    |FDPE                                                       |     8|
|31    |FDRE                                                       |   193|
|32    |FDSE                                                       |     4|
|33    |IBUFDS                                                     |     1|
|34    |OBUF                                                       |     2|
+------+-----------------------------------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------+-----------------------------------------------------------------+------+
|      |Instance                                            |Module                                                           |Cells |
+------+----------------------------------------------------+-----------------------------------------------------------------+------+
|1     |top                                                 |                                                                 |  4092|
|2     |  rfdc_multi_cores_mode1_gpio_led                   |gpio_simulink2ext__1                                             |     1|
|3     |  rfdc_multi_cores_mode1_gpio_led1                  |gpio_simulink2ext                                                |     1|
|4     |  rfdc_multi_cores_mode1_led_cntrl                  |cdc_synchroniser__1                                              |     4|
|5     |  rfdc_multi_cores_mode1_reg_cntrl                  |cdc_synchroniser__2                                              |     4|
|6     |  rfdc_multi_cores_mode1_snapshot01_ss_ctrl         |cdc_synchroniser__3                                              |     6|
|7     |  rfdc_multi_cores_mode1_snapshot01_ss_status       |cdc_synchroniser__4                                              |    17|
|8     |  rfdc_multi_cores_mode1_snapshot23_ss_ctrl         |cdc_synchroniser__5                                              |     6|
|9     |  rfdc_multi_cores_mode1_snapshot23_ss_status       |cdc_synchroniser__6                                              |    17|
|10    |  rfdc_multi_cores_mode1_snapshot45_ss_ctrl         |cdc_synchroniser__7                                              |     6|
|11    |  rfdc_multi_cores_mode1_snapshot45_ss_status       |cdc_synchroniser__8                                              |    17|
|12    |  rfdc_multi_cores_mode1_snapshot67_ss_ctrl         |cdc_synchroniser__9                                              |     6|
|13    |  rfdc_multi_cores_mode1_snapshot67_ss_status       |cdc_synchroniser__10                                             |    17|
|14    |  zcu111_infr_inst                                  |zcu111_infrastructure                                            |     7|
|15    |  zcu111_inst                                       |zcu111                                                           |  2232|
|16    |    axi_interconnect_0                              |zcu111_axi_interconnect_0_0                                      |  1558|
|17    |      m00_couplers                                  |m00_couplers_imp_1CG92RI                                         |   334|
|18    |      m01_couplers                                  |m01_couplers_imp_9O4VJ                                           |   350|
|19    |  axi4lite_interconnect                             |axi4lite_ic_wrapper                                              |  1235|
|20    |    axi4lite_axi4lite_ic_inst                       |axi4lite_axi4lite_top_ic                                         |   158|
|21    |    axi4lite_snapshot01_ss_bram_inst                |axi4lite_snapshot01_ss_bram                                      |   110|
|22    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__1                                          |   108|
|23    |      ipb_snapshot01_ss_bram_dp_ram_inst            |ipb_snapshot01_ss_bram_dp_ram                                    |     2|
|24    |        asym_bram_tdp_inst                          |asym_bram_tdp__1                                                 |     1|
|25    |    axi4lite_snapshot23_ss_bram_inst                |axi4lite_snapshot23_ss_bram                                      |   110|
|26    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__2                                          |   108|
|27    |      ipb_snapshot23_ss_bram_dp_ram_inst            |ipb_snapshot23_ss_bram_dp_ram                                    |     2|
|28    |        asym_bram_tdp_inst                          |asym_bram_tdp__2                                                 |     1|
|29    |    axi4lite_snapshot45_ss_bram_inst                |axi4lite_snapshot45_ss_bram                                      |   110|
|30    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__3                                          |   108|
|31    |      ipb_snapshot45_ss_bram_dp_ram_inst            |ipb_snapshot45_ss_bram_dp_ram                                    |     2|
|32    |        asym_bram_tdp_inst                          |asym_bram_tdp__3                                                 |     1|
|33    |    axi4lite_snapshot67_ss_bram_inst                |axi4lite_snapshot67_ss_bram                                      |   110|
|34    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__4                                          |   108|
|35    |      ipb_snapshot67_ss_bram_dp_ram_inst            |ipb_snapshot67_ss_bram_dp_ram                                    |     2|
|36    |        asym_bram_tdp_inst                          |asym_bram_tdp                                                    |     1|
|37    |    axi4lite_sw_reg_inst                            |axi4lite_sw_reg                                                  |   477|
|38    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__5                                          |    95|
|39    |    axi4lite_sys_block_inst                         |axi4lite_sys_block                                               |   160|
|40    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic                                             |    93|
|41    |  rfdc_multi_cores_mode1_inst                       |rfdc_multi_cores_mode1                                           |   337|
|42    |    rfdc_multi_cores_mode1_struct                   |rfdc_multi_cores_mode1_struct                                    |   337|
|43    |      edge_detect                                   |rfdc_multi_cores_mode1_edge_detect_x5                            |     3|
|44    |        delay                                       |rfdc_multi_cores_mode1_xldelay__1                                |     1|
|45    |          \srl_delay.synth_reg_srl_inst             |synth_reg__2                                                     |     1|
|46    |            \partial_one.last_srlc33e               |srlc33e__2                                                       |     1|
|47    |        inverter                                    |sysgen_inverter_20158a3c92__1                                    |     1|
|48    |        edge_op                                     |sysgen_logical_c5bce30d57__1                                     |     1|
|49    |      gpio_led                                      |rfdc_multi_cores_mode1_gpio_led                                  |     1|
|50    |        convert                                     |rfdc_multi_cores_mode1_xlconvert__1                              |     1|
|51    |          \latency_test.reg                         |synth_reg__30                                                    |     1|
|52    |            \partial_one.last_srlc33e               |srlc33e__30                                                      |     1|
|53    |      gpio_led1                                     |rfdc_multi_cores_mode1_gpio_led1                                 |     1|
|54    |        convert                                     |rfdc_multi_cores_mode1_xlconvert                                 |     1|
|55    |          \latency_test.reg                         |synth_reg                                                        |     1|
|56    |            \partial_one.last_srlc33e               |srlc33e                                                          |     1|
|57    |      snapshot01                                    |rfdc_multi_cores_mode1_snapshot01                                |    76|
|58    |        ss                                          |rfdc_multi_cores_mode1_ss_x1                                     |    76|
|59    |          add_gen                                   |rfdc_multi_cores_mode1_add_gen_x1                                |    38|
|60    |            edge_detect                             |rfdc_multi_cores_mode1_edge_detect_x4                            |     3|
|61    |              delay                                 |rfdc_multi_cores_mode1_xldelay__2                                |     1|
|62    |                \srl_delay.synth_reg_srl_inst       |synth_reg__3                                                     |     1|
|63    |                  \partial_one.last_srlc33e         |srlc33e__3                                                       |     1|
|64    |              inverter                              |sysgen_inverter_20158a3c92__2                                    |     1|
|65    |              edge_op                               |sysgen_logical_9843b29063__1                                     |     1|
|66    |            delay                                   |sysgen_delay_d1ab4775cb__1                                       |     1|
|67    |            delay1                                  |rfdc_multi_cores_mode1_xldelay__parameterized0__1                |    12|
|68    |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__1                                     |    12|
|69    |                \partial_one.last_srlc33e           |srlc33e__parameterized1__1                                       |    12|
|70    |            delay4                                  |sysgen_delay_d1ab4775cb__3                                       |     1|
|71    |            inverter                                |sysgen_inverter_88018499b5__1                                    |     2|
|72    |            inverter1                               |sysgen_inverter_20158a3c92__3                                    |     1|
|73    |            logical1                                |sysgen_logical_3506df165f__1                                     |     2|
|74    |            logical6                                |sysgen_logical_9cc763af08__1                                     |     1|
|75    |            register5                               |rfdc_multi_cores_mode1_xlregister__1                             |     1|
|76    |              synth_reg_inst                        |synth_reg_w_init__parameterized1__1                              |     1|
|77    |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__1                             |     1|
|78    |            shift                                   |sysgen_shift_474d27b99f__1                                       |     1|
|79    |            add_gen                                 |rfdc_multi_cores_mode1_xlcounter_free__xdcDup__1                 |    13|
|80    |          basic_ctrl                                |rfdc_multi_cores_mode1_basic_ctrl_x1                             |    13|
|81    |            dram_munge                              |rfdc_multi_cores_mode1_dram_munge_x1                             |     2|
|82    |              input_count                           |rfdc_multi_cores_mode1_xlcounter_free__parameterized0__xdcDup__1 |     2|
|83    |            edge_detect                             |rfdc_multi_cores_mode1_edge_detect_x3                            |     3|
|84    |              delay                                 |rfdc_multi_cores_mode1_xldelay__5                                |     1|
|85    |                \srl_delay.synth_reg_srl_inst       |synth_reg__6                                                     |     1|
|86    |                  \partial_one.last_srlc33e         |srlc33e__6                                                       |     1|
|87    |              inverter                              |sysgen_inverter_20158a3c92__4                                    |     1|
|88    |              edge_op                               |sysgen_logical_c5bce30d57__2                                     |     1|
|89    |            delay1                                  |rfdc_multi_cores_mode1_xldelay__6                                |     1|
|90    |              \srl_delay.synth_reg_srl_inst         |synth_reg__7                                                     |     1|
|91    |                \partial_one.last_srlc33e           |srlc33e__7                                                       |     1|
|92    |            delay2                                  |rfdc_multi_cores_mode1_xldelay__7                                |     1|
|93    |              \srl_delay.synth_reg_srl_inst         |synth_reg__8                                                     |     1|
|94    |                \partial_one.last_srlc33e           |srlc33e__8                                                       |     1|
|95    |            delay3                                  |rfdc_multi_cores_mode1_xldelay__8                                |     1|
|96    |              \srl_delay.synth_reg_srl_inst         |synth_reg__9                                                     |     1|
|97    |                \partial_one.last_srlc33e           |srlc33e__9                                                       |     1|
|98    |            inverter                                |sysgen_inverter_20158a3c92__5                                    |     1|
|99    |            logical                                 |sysgen_logical_8c0912f825__1                                     |     1|
|100   |            mux2                                    |sysgen_mux_bc9761f754__3                                         |     1|
|101   |            register1                               |rfdc_multi_cores_mode1_xlregister__parameterized1__1             |     1|
|102   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__1                              |     1|
|103   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__1                             |     1|
|104   |            register6                               |rfdc_multi_cores_mode1_xlregister__parameterized1__2             |     1|
|105   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__2                              |     1|
|106   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__2                             |     1|
|107   |          status                                    |rfdc_multi_cores_mode1_status_x2                                 |    14|
|108   |            cast_gw                                 |rfdc_multi_cores_mode1_xlconvert__parameterized4__1              |    14|
|109   |              \latency_test.reg                     |synth_reg__parameterized4__2                                     |    14|
|110   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__2                                       |    14|
|111   |          add_del                                   |sysgen_delay_4c658e3478__1                                       |    10|
|112   |          we_del                                    |sysgen_delay_d1ab4775cb__4                                       |     1|
|113   |      snapshot23                                    |rfdc_multi_cores_mode1_snapshot23                                |    76|
|114   |        ss                                          |rfdc_multi_cores_mode1_ss_x2                                     |    76|
|115   |          add_gen                                   |rfdc_multi_cores_mode1_add_gen_x2                                |    38|
|116   |            edge_detect                             |rfdc_multi_cores_mode1_edge_detect_x7                            |     3|
|117   |              delay                                 |rfdc_multi_cores_mode1_xldelay__9                                |     1|
|118   |                \srl_delay.synth_reg_srl_inst       |synth_reg__10                                                    |     1|
|119   |                  \partial_one.last_srlc33e         |srlc33e__10                                                      |     1|
|120   |              inverter                              |sysgen_inverter_20158a3c92__6                                    |     1|
|121   |              edge_op                               |sysgen_logical_9843b29063__2                                     |     1|
|122   |            delay                                   |sysgen_delay_d1ab4775cb__5                                       |     1|
|123   |            delay1                                  |rfdc_multi_cores_mode1_xldelay__parameterized0__2                |    12|
|124   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__2                                     |    12|
|125   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__2                                       |    12|
|126   |            delay4                                  |sysgen_delay_d1ab4775cb__7                                       |     1|
|127   |            inverter                                |sysgen_inverter_88018499b5__2                                    |     2|
|128   |            inverter1                               |sysgen_inverter_20158a3c92__7                                    |     1|
|129   |            logical1                                |sysgen_logical_3506df165f__3                                     |     2|
|130   |            logical6                                |sysgen_logical_9cc763af08__2                                     |     1|
|131   |            register5                               |rfdc_multi_cores_mode1_xlregister__2                             |     1|
|132   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__2                              |     1|
|133   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__2                             |     1|
|134   |            shift                                   |sysgen_shift_474d27b99f__2                                       |     1|
|135   |            add_gen                                 |rfdc_multi_cores_mode1_xlcounter_free__xdcDup__2                 |    13|
|136   |          basic_ctrl                                |rfdc_multi_cores_mode1_basic_ctrl_x2                             |    13|
|137   |            dram_munge                              |rfdc_multi_cores_mode1_dram_munge_x2                             |     2|
|138   |              input_count                           |rfdc_multi_cores_mode1_xlcounter_free__parameterized0__xdcDup__2 |     2|
|139   |            edge_detect                             |rfdc_multi_cores_mode1_edge_detect_x6                            |     3|
|140   |              delay                                 |rfdc_multi_cores_mode1_xldelay__12                               |     1|
|141   |                \srl_delay.synth_reg_srl_inst       |synth_reg__13                                                    |     1|
|142   |                  \partial_one.last_srlc33e         |srlc33e__13                                                      |     1|
|143   |              inverter                              |sysgen_inverter_20158a3c92__8                                    |     1|
|144   |              edge_op                               |sysgen_logical_c5bce30d57__3                                     |     1|
|145   |            delay1                                  |rfdc_multi_cores_mode1_xldelay__13                               |     1|
|146   |              \srl_delay.synth_reg_srl_inst         |synth_reg__14                                                    |     1|
|147   |                \partial_one.last_srlc33e           |srlc33e__14                                                      |     1|
|148   |            delay2                                  |rfdc_multi_cores_mode1_xldelay__14                               |     1|
|149   |              \srl_delay.synth_reg_srl_inst         |synth_reg__15                                                    |     1|
|150   |                \partial_one.last_srlc33e           |srlc33e__15                                                      |     1|
|151   |            delay3                                  |rfdc_multi_cores_mode1_xldelay__15                               |     1|
|152   |              \srl_delay.synth_reg_srl_inst         |synth_reg__16                                                    |     1|
|153   |                \partial_one.last_srlc33e           |srlc33e__16                                                      |     1|
|154   |            inverter                                |sysgen_inverter_20158a3c92__9                                    |     1|
|155   |            logical                                 |sysgen_logical_8c0912f825__2                                     |     1|
|156   |            mux2                                    |sysgen_mux_bc9761f754__6                                         |     1|
|157   |            register1                               |rfdc_multi_cores_mode1_xlregister__parameterized1__3             |     1|
|158   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__3                              |     1|
|159   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__3                             |     1|
|160   |            register6                               |rfdc_multi_cores_mode1_xlregister__parameterized1__4             |     1|
|161   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__4                              |     1|
|162   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__4                             |     1|
|163   |          status                                    |rfdc_multi_cores_mode1_status                                    |    14|
|164   |            cast_gw                                 |rfdc_multi_cores_mode1_xlconvert__parameterized4__2              |    14|
|165   |              \latency_test.reg                     |synth_reg__parameterized4__3                                     |    14|
|166   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__3                                       |    14|
|167   |          add_del                                   |sysgen_delay_4c658e3478__2                                       |    10|
|168   |          we_del                                    |sysgen_delay_d1ab4775cb__8                                       |     1|
|169   |      snapshot45                                    |rfdc_multi_cores_mode1_snapshot45                                |    76|
|170   |        ss                                          |rfdc_multi_cores_mode1_ss                                        |    76|
|171   |          add_gen                                   |rfdc_multi_cores_mode1_add_gen                                   |    38|
|172   |            edge_detect                             |rfdc_multi_cores_mode1_edge_detect_x0                            |     3|
|173   |              delay                                 |rfdc_multi_cores_mode1_xldelay__16                               |     1|
|174   |                \srl_delay.synth_reg_srl_inst       |synth_reg__17                                                    |     1|
|175   |                  \partial_one.last_srlc33e         |srlc33e__17                                                      |     1|
|176   |              inverter                              |sysgen_inverter_20158a3c92__10                                   |     1|
|177   |              edge_op                               |sysgen_logical_9843b29063__3                                     |     1|
|178   |            delay                                   |sysgen_delay_d1ab4775cb__9                                       |     1|
|179   |            delay1                                  |rfdc_multi_cores_mode1_xldelay__parameterized0__3                |    12|
|180   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__3                                     |    12|
|181   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__3                                       |    12|
|182   |            delay4                                  |sysgen_delay_d1ab4775cb__11                                      |     1|
|183   |            inverter                                |sysgen_inverter_88018499b5__3                                    |     2|
|184   |            inverter1                               |sysgen_inverter_20158a3c92__11                                   |     1|
|185   |            logical1                                |sysgen_logical_3506df165f__5                                     |     2|
|186   |            logical6                                |sysgen_logical_9cc763af08__3                                     |     1|
|187   |            register5                               |rfdc_multi_cores_mode1_xlregister__3                             |     1|
|188   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__3                              |     1|
|189   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__3                             |     1|
|190   |            shift                                   |sysgen_shift_474d27b99f__3                                       |     1|
|191   |            add_gen                                 |rfdc_multi_cores_mode1_xlcounter_free__xdcDup__3                 |    13|
|192   |          basic_ctrl                                |rfdc_multi_cores_mode1_basic_ctrl                                |    13|
|193   |            dram_munge                              |rfdc_multi_cores_mode1_dram_munge                                |     2|
|194   |              input_count                           |rfdc_multi_cores_mode1_xlcounter_free__parameterized0__xdcDup__3 |     2|
|195   |            edge_detect                             |rfdc_multi_cores_mode1_edge_detect                               |     3|
|196   |              delay                                 |rfdc_multi_cores_mode1_xldelay__19                               |     1|
|197   |                \srl_delay.synth_reg_srl_inst       |synth_reg__20                                                    |     1|
|198   |                  \partial_one.last_srlc33e         |srlc33e__20                                                      |     1|
|199   |              inverter                              |sysgen_inverter_20158a3c92__12                                   |     1|
|200   |              edge_op                               |sysgen_logical_c5bce30d57__4                                     |     1|
|201   |            delay1                                  |rfdc_multi_cores_mode1_xldelay__20                               |     1|
|202   |              \srl_delay.synth_reg_srl_inst         |synth_reg__21                                                    |     1|
|203   |                \partial_one.last_srlc33e           |srlc33e__21                                                      |     1|
|204   |            delay2                                  |rfdc_multi_cores_mode1_xldelay__21                               |     1|
|205   |              \srl_delay.synth_reg_srl_inst         |synth_reg__22                                                    |     1|
|206   |                \partial_one.last_srlc33e           |srlc33e__22                                                      |     1|
|207   |            delay3                                  |rfdc_multi_cores_mode1_xldelay__22                               |     1|
|208   |              \srl_delay.synth_reg_srl_inst         |synth_reg__23                                                    |     1|
|209   |                \partial_one.last_srlc33e           |srlc33e__23                                                      |     1|
|210   |            inverter                                |sysgen_inverter_20158a3c92__13                                   |     1|
|211   |            logical                                 |sysgen_logical_8c0912f825__3                                     |     1|
|212   |            mux2                                    |sysgen_mux_bc9761f754__9                                         |     1|
|213   |            register1                               |rfdc_multi_cores_mode1_xlregister__parameterized1__5             |     1|
|214   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__5                              |     1|
|215   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__5                             |     1|
|216   |            register6                               |rfdc_multi_cores_mode1_xlregister__parameterized1__6             |     1|
|217   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__6                              |     1|
|218   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__6                             |     1|
|219   |          status                                    |rfdc_multi_cores_mode1_status_x1                                 |    14|
|220   |            cast_gw                                 |rfdc_multi_cores_mode1_xlconvert__parameterized4__3              |    14|
|221   |              \latency_test.reg                     |synth_reg__parameterized4__4                                     |    14|
|222   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__4                                       |    14|
|223   |          add_del                                   |sysgen_delay_4c658e3478__3                                       |    10|
|224   |          we_del                                    |sysgen_delay_d1ab4775cb__12                                      |     1|
|225   |      snapshot67                                    |rfdc_multi_cores_mode1_snapshot67                                |    76|
|226   |        ss                                          |rfdc_multi_cores_mode1_ss_x0                                     |    76|
|227   |          add_gen                                   |rfdc_multi_cores_mode1_add_gen_x0                                |    38|
|228   |            edge_detect                             |rfdc_multi_cores_mode1_edge_detect_x2                            |     3|
|229   |              delay                                 |rfdc_multi_cores_mode1_xldelay__23                               |     1|
|230   |                \srl_delay.synth_reg_srl_inst       |synth_reg__24                                                    |     1|
|231   |                  \partial_one.last_srlc33e         |srlc33e__24                                                      |     1|
|232   |              inverter                              |sysgen_inverter_20158a3c92__14                                   |     1|
|233   |              edge_op                               |sysgen_logical_9843b29063                                        |     1|
|234   |            delay                                   |sysgen_delay_d1ab4775cb__13                                      |     1|
|235   |            delay1                                  |rfdc_multi_cores_mode1_xldelay__parameterized0                   |    12|
|236   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2                                        |    12|
|237   |                \partial_one.last_srlc33e           |srlc33e__parameterized1                                          |    12|
|238   |            delay4                                  |sysgen_delay_d1ab4775cb__15                                      |     1|
|239   |            inverter                                |sysgen_inverter_88018499b5                                       |     2|
|240   |            inverter1                               |sysgen_inverter_20158a3c92__15                                   |     1|
|241   |            logical1                                |sysgen_logical_3506df165f__7                                     |     2|
|242   |            logical6                                |sysgen_logical_9cc763af08                                        |     1|
|243   |            register5                               |rfdc_multi_cores_mode1_xlregister                                |     1|
|244   |              synth_reg_inst                        |synth_reg_w_init__parameterized1                                 |     1|
|245   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1                                |     1|
|246   |            shift                                   |sysgen_shift_474d27b99f                                          |     1|
|247   |            add_gen                                 |rfdc_multi_cores_mode1_xlcounter_free                            |    13|
|248   |          basic_ctrl                                |rfdc_multi_cores_mode1_basic_ctrl_x0                             |    13|
|249   |            dram_munge                              |rfdc_multi_cores_mode1_dram_munge_x0                             |     2|
|250   |              input_count                           |rfdc_multi_cores_mode1_xlcounter_free__parameterized0            |     2|
|251   |            edge_detect                             |rfdc_multi_cores_mode1_edge_detect_x1                            |     3|
|252   |              delay                                 |rfdc_multi_cores_mode1_xldelay__26                               |     1|
|253   |                \srl_delay.synth_reg_srl_inst       |synth_reg__27                                                    |     1|
|254   |                  \partial_one.last_srlc33e         |srlc33e__27                                                      |     1|
|255   |              inverter                              |sysgen_inverter_20158a3c92__16                                   |     1|
|256   |              edge_op                               |sysgen_logical_c5bce30d57                                        |     1|
|257   |            delay1                                  |rfdc_multi_cores_mode1_xldelay__27                               |     1|
|258   |              \srl_delay.synth_reg_srl_inst         |synth_reg__28                                                    |     1|
|259   |                \partial_one.last_srlc33e           |srlc33e__28                                                      |     1|
|260   |            delay2                                  |rfdc_multi_cores_mode1_xldelay__28                               |     1|
|261   |              \srl_delay.synth_reg_srl_inst         |synth_reg__29                                                    |     1|
|262   |                \partial_one.last_srlc33e           |srlc33e__29                                                      |     1|
|263   |            delay3                                  |rfdc_multi_cores_mode1_xldelay                                   |     1|
|264   |              \srl_delay.synth_reg_srl_inst         |synth_reg__1                                                     |     1|
|265   |                \partial_one.last_srlc33e           |srlc33e__1                                                       |     1|
|266   |            inverter                                |sysgen_inverter_20158a3c92                                       |     1|
|267   |            logical                                 |sysgen_logical_8c0912f825                                        |     1|
|268   |            mux2                                    |sysgen_mux_bc9761f754                                            |     1|
|269   |            register1                               |rfdc_multi_cores_mode1_xlregister__parameterized1__7             |     1|
|270   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__7                              |     1|
|271   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__7                             |     1|
|272   |            register6                               |rfdc_multi_cores_mode1_xlregister__parameterized1                |     1|
|273   |              synth_reg_inst                        |synth_reg_w_init__parameterized5                                 |     1|
|274   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5                                |     1|
|275   |          status                                    |rfdc_multi_cores_mode1_status_x0                                 |    14|
|276   |            cast_gw                                 |rfdc_multi_cores_mode1_xlconvert__parameterized4                 |    14|
|277   |              \latency_test.reg                     |synth_reg__parameterized4__1                                     |    14|
|278   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__1                                       |    14|
|279   |          add_del                                   |sysgen_delay_4c658e3478                                          |    10|
|280   |          we_del                                    |sysgen_delay_d1ab4775cb                                          |     1|
|281   |      counter_led                                   |rfdc_multi_cores_mode1_xlcounter_free__parameterized1            |    28|
+------+----------------------------------------------------+-----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 2839.184 ; gain = 1407.367 ; free physical = 4786 ; free virtual = 30994
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 265 critical warnings and 2919 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2839.184 ; gain = 438.109 ; free physical = 4822 ; free virtual = 31030
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 2839.191 ; gain = 1407.367 ; free physical = 4822 ; free virtual = 31030
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2896.832 ; gain = 0.000 ; free physical = 4746 ; free virtual = 30955
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 135 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 127 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
804 Infos, 379 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 2896.832 ; gain = 1478.746 ; free physical = 4804 ; free virtual = 31012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2896.832 ; gain = 0.000 ; free physical = 4804 ; free virtual = 31012
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 18 12:47:59 2020...
[Tue Aug 18 12:48:00 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:13:32 ; elapsed = 00:06:49 . Memory (MB): peak = 2061.977 ; gain = 0.000 ; free physical = 6475 ; free virtual = 32678
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/RFDC_MODE1/RFDC_MODE1.dcp' for cell 'rfdc_multi_cores_mode1_rfdc_V0_2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i0.dcp' for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/counter_led/comp0.core_instance0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i1.dcp' for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/add_gen/add_gen/comp1.core_instance1'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode1_c_counter_binary_v12_0_i2.dcp' for cell 'rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0.dcp' for cell 'zcu111_inst/axi_protocol_convert_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0.dcp' for cell 'zcu111_inst/axi_protocol_convert_2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.dcp' for cell 'zcu111_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.dcp' for cell 'zcu111_inst/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0.dcp' for cell 'zcu111_inst/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0.dcp' for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1.dcp' for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_board.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_board.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/RFDC_MODE1/synth/RFDC_MODE1_clocks.xdc] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/RFDC_MODE1/synth/RFDC_MODE1_clocks.xdc:56]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3087.469 ; gain = 420.891 ; free physical = 5351 ; free virtual = 31554
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/RFDC_MODE1/synth/RFDC_MODE1_clocks.xdc] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode1/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode1/user_const.xdc:8]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode1/user_const.xdc]
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/RFDC_MODE1/synth/RFDC_MODE1.xdc] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.srcs/sources_1/ip/RFDC_MODE1/synth/RFDC_MODE1.xdc] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/cdc_dac1_clk_valid_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/cdc_dac1_clk_valid_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_dac1_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_dac1_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc0_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc0_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc0_pll_lock_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc0_pll_lock_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc0_powerup_state_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc0_powerup_state_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc0_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc0_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc0_clk_present_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc0_clk_present_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc1_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc1_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc2_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc2_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc3_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_adc3_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_dac0_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_dac0_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_dac1_pll_lock_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_dac1_pll_lock_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_dac1_powerup_state_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_dac1_powerup_state_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_dac1_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_dac1_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_dac1_clk_present_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/RFDC_MODE1_rf_wrapper_i/cdc_dac1_clk_present_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/cdc_adc0_clk_valid_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/cdc_adc0_clk_valid_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc33_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc33_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc01_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc01_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc01_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc01_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc01_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc01_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc01_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc01_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc02_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc02_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc02_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc02_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc02_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc02_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc02_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc02_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc03_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc03_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc03_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc03_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc03_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc03_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc03_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc03_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc10_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc10_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc10_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc10_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc10_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc10_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc10_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc10_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc11_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc11_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc11_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc11_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc11_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc11_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc11_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc11_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc12_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc12_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc12_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc12_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc12_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc12_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc12_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc12_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc13_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc13_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc13_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc13_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc13_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc13_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc13_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc13_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc20_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc20_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc20_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc20_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc20_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc20_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc20_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc20_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc21_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc21_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc21_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc21_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc21_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc21_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc21_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc21_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc22_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc22_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc22_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc22_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc22_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc22_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc22_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc22_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc23_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc23_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc23_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc23_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc23_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc23_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc23_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc23_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc30_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc30_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc30_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc30_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc30_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc30_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc30_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc30_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc31_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc31_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc31_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc31_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc31_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc31_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc31_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc31_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc32_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc32_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc32_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc32_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc32_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc32_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc32_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc32_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc33_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc33_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc33_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc33_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc33_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc33_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac00_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac00_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac00_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac00_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac01_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac01_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac01_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac01_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac02_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac02_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac02_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac02_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac03_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac03_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac03_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac03_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac10_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac10_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac10_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac10_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac11_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac11_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac11_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac11_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac12_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac12_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac12_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac12_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac13_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac13_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac13_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_dac13_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc00_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc00_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc00_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc00_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc00_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc00_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc00_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode1_rfdc_V0_2/inst/i_RFDC_MODE1_irq_sync/sync_adc00_fifo_irq'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3329.582 ; gain = 0.000 ; free physical = 5352 ; free virtual = 31555
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3329.582 ; gain = 1267.605 ; free physical = 5352 ; free virtual = 31555
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3329.582 ; gain = 0.000 ; free physical = 5351 ; free virtual = 31555
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3329.582 ; gain = 0.000 ; free physical = 5337 ; free virtual = 31544
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3329.582 ; gain = 0.000 ; free physical = 5338 ; free virtual = 31546
[Tue Aug 18 12:48:31 2020] Launched impl_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Aug 18 12:48:31 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.922 ; gain = 0.000 ; free physical = 5156 ; free virtual = 31365
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2521.938 ; gain = 4.000 ; free physical = 3892 ; free virtual = 30102
Restored from archive | CPU: 0.160000 secs | Memory: 1.378815 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2521.938 ; gain = 4.000 ; free physical = 3892 ; free virtual = 30102
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.938 ; gain = 0.000 ; free physical = 3894 ; free virtual = 30104
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2521.938 ; gain = 1127.016 ; free physical = 3894 ; free virtual = 30103
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2610.973 ; gain = 80.031 ; free physical = 3885 ; free virtual = 30095

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 456be1ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2720.973 ; gain = 110.000 ; free physical = 3849 ; free virtual = 30060

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 42 inverter(s) to 2386 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20e360638

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3802 ; free virtual = 30014
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 345 cells
INFO: [Opt 31-1021] In phase Retarget, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 213f7dfa3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3802 ; free virtual = 30013
INFO: [Opt 31-389] Phase Constant propagation created 60 cells and removed 430 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e9d05e42

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3802 ; free virtual = 30013
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 856 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 151710960

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3801 ; free virtual = 30012
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 167fd6005

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3799 ; free virtual = 30011
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d86a6eab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3799 ; free virtual = 30011
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |             345  |                                             33  |
|  Constant propagation         |              60  |             430  |                                             30  |
|  Sweep                        |               0  |             856  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             31  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2846.000 ; gain = 0.000 ; free physical = 3799 ; free virtual = 30011
Ending Logic Optimization Task | Checksum: 1b5d758fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3799 ; free virtual = 30011

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.039 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 7 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: d81968f4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2692 ; free virtual = 29045
Ending Power Optimization Task | Checksum: d81968f4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 4457.789 ; gain = 1611.789 ; free physical = 2717 ; free virtual = 29070

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1710391c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073
Ending Final Cleanup Task | Checksum: 1710391c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073
Ending Netlist Obfuscation Task | Checksum: 1710391c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 4457.789 ; gain = 1935.852 ; free physical = 2720 ; free virtual = 29073
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2713 ; free virtual = 29070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2714 ; free virtual = 29072
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2681 ; free virtual = 29039
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e1ee183a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2681 ; free virtual = 29039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2681 ; free virtual = 29039

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f55c1361

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2647 ; free virtual = 29008

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-896] Complex timing constraints detected. Disabling fast timing updates
Phase 1.3 Build Placer Netlist Model | Checksum: 125651b03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2629 ; free virtual = 28992

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 125651b03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2629 ; free virtual = 28992
Phase 1 Placer Initialization | Checksum: 125651b03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2629 ; free virtual = 28992

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 184e06bbc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2516 ; free virtual = 28880

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2496 ; free virtual = 28862

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 997c4e8c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2496 ; free virtual = 28861
Phase 2 Global Placement | Checksum: 126e78cd3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2497 ; free virtual = 28863

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 126e78cd3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2497 ; free virtual = 28863

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 138beecee

Time (s): cpu = 00:01:03 ; elapsed = 00:00:21 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2493 ; free virtual = 28858

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b6650619

Time (s): cpu = 00:01:03 ; elapsed = 00:00:21 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2493 ; free virtual = 28858

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: d8b58a0c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2485 ; free virtual = 28850

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1a6d5dd60

Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2481 ; free virtual = 28847

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 177a8c3fc

Time (s): cpu = 00:01:06 ; elapsed = 00:00:24 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2452 ; free virtual = 28818

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 14fca3fd1

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2474 ; free virtual = 28840

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: d31ac771

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2473 ; free virtual = 28839

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1404eca4b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2475 ; free virtual = 28841
Phase 3 Detail Placement | Checksum: 1404eca4b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2475 ; free virtual = 28841

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19011bbe3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 19011bbe3

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2477 ; free virtual = 28843
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.666. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ea1d726d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2477 ; free virtual = 28843
Phase 4.1 Post Commit Optimization | Checksum: 1ea1d726d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2477 ; free virtual = 28843

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ea1d726d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2495 ; free virtual = 28861
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2446 ; free virtual = 28812

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 265083ec1

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2445 ; free virtual = 28811

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2445 ; free virtual = 28811
Phase 4.4 Final Placement Cleanup | Checksum: 201547f14

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2445 ; free virtual = 28811
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 201547f14

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2445 ; free virtual = 28811
Ending Placer Task | Checksum: 133df12ec

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2558 ; free virtual = 28924
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:28 ; elapsed = 00:00:38 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2558 ; free virtual = 28924
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2558 ; free virtual = 28924
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2551 ; free virtual = 28924
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2536 ; free virtual = 28923
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2515 ; free virtual = 28888
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2548 ; free virtual = 28921
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2521 ; free virtual = 28894
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2511 ; free virtual = 28891
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2494 ; free virtual = 28888
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 424a3424 ConstDB: 0 ShapeSum: 76aa1274 RouteDB: 7aeacc54

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14d12b0e9

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4648.801 ; gain = 191.012 ; free physical = 2132 ; free virtual = 28521
Post Restoration Checksum: NetGraph: b8f46a7 NumContArr: 5b4e1e1e Constraints: a1076ad4 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 107e4cf99

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4648.801 ; gain = 191.012 ; free physical = 2135 ; free virtual = 28524

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 107e4cf99

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4676.297 ; gain = 218.508 ; free physical = 2057 ; free virtual = 28446

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 107e4cf99

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4676.297 ; gain = 218.508 ; free physical = 2057 ; free virtual = 28446

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1d7f63c3f

Time (s): cpu = 00:01:21 ; elapsed = 00:01:04 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2026 ; free virtual = 28415

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 29a8ce046

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2042 ; free virtual = 28431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.873  | TNS=0.000  | WHS=-0.046 | THS=-8.250 |

Phase 2 Router Initialization | Checksum: 2aee19d1d

Time (s): cpu = 00:01:30 ; elapsed = 00:01:07 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2040 ; free virtual = 28430

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24c894693

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2012 ; free virtual = 28402

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2759
 Number of Nodes with overlaps = 272
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.274  | TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2fbdfcdfa

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2015 ; free virtual = 28404

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 3150e5347

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2015 ; free virtual = 28404
Phase 4 Rip-up And Reroute | Checksum: 3150e5347

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2015 ; free virtual = 28404

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 3345b6765

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2021 ; free virtual = 28410

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3345b6765

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2021 ; free virtual = 28410
Phase 5 Delay and Skew Optimization | Checksum: 3345b6765

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2021 ; free virtual = 28410

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 336543753

Time (s): cpu = 00:01:57 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2020 ; free virtual = 28409
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.274  | TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2ee1c8c3e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2020 ; free virtual = 28409
Phase 6 Post Hold Fix | Checksum: 2ee1c8c3e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2020 ; free virtual = 28409

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.556705 %
  Global Horizontal Routing Utilization  = 0.358077 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 3bbbeddb3

Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2014 ; free virtual = 28404

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 3bbbeddb3

Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2014 ; free virtual = 28404

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3bbbeddb3

Time (s): cpu = 00:01:58 ; elapsed = 00:01:18 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2009 ; free virtual = 28398

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.274  | TNS=0.000  | WHS=0.003  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 3bbbeddb3

Time (s): cpu = 00:01:58 ; elapsed = 00:01:18 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2014 ; free virtual = 28404
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:58 ; elapsed = 00:01:18 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2118 ; free virtual = 28507

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:03 ; elapsed = 00:01:20 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2118 ; free virtual = 28507
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.539 ; gain = 0.000 ; free physical = 2118 ; free virtual = 28507
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.539 ; gain = 0.000 ; free physical = 2107 ; free virtual = 28504
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 4791.539 ; gain = 0.000 ; free physical = 2085 ; free virtual = 28500
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
112 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4879.582 ; gain = 0.000 ; free physical = 2004 ; free virtual = 28410
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4879.582 ; gain = 0.000 ; free physical = 1999 ; free virtual = 28407
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4879.582 ; gain = 0.000 ; free physical = 1988 ; free virtual = 28402
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4879.582 ; gain = 0.000 ; free physical = 1966 ; free virtual = 28400
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Aug 18 12:52:38 2020...
[Tue Aug 18 12:52:44 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.72 ; elapsed = 00:04:13 . Memory (MB): peak = 3329.582 ; gain = 0.000 ; free physical = 5091 ; free virtual = 31507
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3403.656 ; gain = 20.000 ; free physical = 4786 ; free virtual = 31202
Restored from archive | CPU: 1.180000 secs | Memory: 13.830635 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3403.656 ; gain = 20.000 ; free physical = 4787 ; free virtual = 31203
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3403.656 ; gain = 0.000 ; free physical = 4789 ; free virtual = 31205
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3403.656 ; gain = 74.074 ; free physical = 4789 ; free virtual = 31205
# launch_runs impl_1 -to_step write_bitstream
[Tue Aug 18 12:52:52 2020] Launched impl_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Aug 18 12:52:52 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.922 ; gain = 0.000 ; free physical = 5156 ; free virtual = 31365
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2521.938 ; gain = 4.000 ; free physical = 3892 ; free virtual = 30102
Restored from archive | CPU: 0.160000 secs | Memory: 1.378815 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2521.938 ; gain = 4.000 ; free physical = 3892 ; free virtual = 30102
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.938 ; gain = 0.000 ; free physical = 3894 ; free virtual = 30104
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2521.938 ; gain = 1127.016 ; free physical = 3894 ; free virtual = 30103
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2610.973 ; gain = 80.031 ; free physical = 3885 ; free virtual = 30095

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 456be1ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2720.973 ; gain = 110.000 ; free physical = 3849 ; free virtual = 30060

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 42 inverter(s) to 2386 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20e360638

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3802 ; free virtual = 30014
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 345 cells
INFO: [Opt 31-1021] In phase Retarget, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 213f7dfa3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3802 ; free virtual = 30013
INFO: [Opt 31-389] Phase Constant propagation created 60 cells and removed 430 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e9d05e42

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3802 ; free virtual = 30013
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 856 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 151710960

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3801 ; free virtual = 30012
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 167fd6005

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3799 ; free virtual = 30011
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d86a6eab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3799 ; free virtual = 30011
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |             345  |                                             33  |
|  Constant propagation         |              60  |             430  |                                             30  |
|  Sweep                        |               0  |             856  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             31  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2846.000 ; gain = 0.000 ; free physical = 3799 ; free virtual = 30011
Ending Logic Optimization Task | Checksum: 1b5d758fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3799 ; free virtual = 30011

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.039 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 7 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: d81968f4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2692 ; free virtual = 29045
Ending Power Optimization Task | Checksum: d81968f4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 4457.789 ; gain = 1611.789 ; free physical = 2717 ; free virtual = 29070

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1710391c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073
Ending Final Cleanup Task | Checksum: 1710391c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073
Ending Netlist Obfuscation Task | Checksum: 1710391c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 4457.789 ; gain = 1935.852 ; free physical = 2720 ; free virtual = 29073
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2713 ; free virtual = 29070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2714 ; free virtual = 29072
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2681 ; free virtual = 29039
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e1ee183a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2681 ; free virtual = 29039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2681 ; free virtual = 29039

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f55c1361

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2647 ; free virtual = 29008

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-896] Complex timing constraints detected. Disabling fast timing updates
Phase 1.3 Build Placer Netlist Model | Checksum: 125651b03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2629 ; free virtual = 28992

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 125651b03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2629 ; free virtual = 28992
Phase 1 Placer Initialization | Checksum: 125651b03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2629 ; free virtual = 28992

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 184e06bbc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2516 ; free virtual = 28880

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2496 ; free virtual = 28862

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 997c4e8c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2496 ; free virtual = 28861
Phase 2 Global Placement | Checksum: 126e78cd3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2497 ; free virtual = 28863

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 126e78cd3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2497 ; free virtual = 28863

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 138beecee

Time (s): cpu = 00:01:03 ; elapsed = 00:00:21 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2493 ; free virtual = 28858

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b6650619

Time (s): cpu = 00:01:03 ; elapsed = 00:00:21 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2493 ; free virtual = 28858

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: d8b58a0c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2485 ; free virtual = 28850

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1a6d5dd60

Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2481 ; free virtual = 28847

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 177a8c3fc

Time (s): cpu = 00:01:06 ; elapsed = 00:00:24 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2452 ; free virtual = 28818

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 14fca3fd1

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2474 ; free virtual = 28840

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: d31ac771

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2473 ; free virtual = 28839

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1404eca4b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2475 ; free virtual = 28841
Phase 3 Detail Placement | Checksum: 1404eca4b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2475 ; free virtual = 28841

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19011bbe3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 19011bbe3

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2477 ; free virtual = 28843
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.666. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ea1d726d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2477 ; free virtual = 28843
Phase 4.1 Post Commit Optimization | Checksum: 1ea1d726d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2477 ; free virtual = 28843

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ea1d726d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2495 ; free virtual = 28861
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2446 ; free virtual = 28812

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 265083ec1

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2445 ; free virtual = 28811

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2445 ; free virtual = 28811
Phase 4.4 Final Placement Cleanup | Checksum: 201547f14

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2445 ; free virtual = 28811
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 201547f14

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2445 ; free virtual = 28811
Ending Placer Task | Checksum: 133df12ec

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2558 ; free virtual = 28924
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:28 ; elapsed = 00:00:38 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2558 ; free virtual = 28924
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2558 ; free virtual = 28924
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2551 ; free virtual = 28924
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2536 ; free virtual = 28923
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2515 ; free virtual = 28888
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2548 ; free virtual = 28921
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2521 ; free virtual = 28894
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2511 ; free virtual = 28891
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2494 ; free virtual = 28888
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 424a3424 ConstDB: 0 ShapeSum: 76aa1274 RouteDB: 7aeacc54

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14d12b0e9

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4648.801 ; gain = 191.012 ; free physical = 2132 ; free virtual = 28521
Post Restoration Checksum: NetGraph: b8f46a7 NumContArr: 5b4e1e1e Constraints: a1076ad4 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 107e4cf99

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4648.801 ; gain = 191.012 ; free physical = 2135 ; free virtual = 28524

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 107e4cf99

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4676.297 ; gain = 218.508 ; free physical = 2057 ; free virtual = 28446

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 107e4cf99

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4676.297 ; gain = 218.508 ; free physical = 2057 ; free virtual = 28446

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1d7f63c3f

Time (s): cpu = 00:01:21 ; elapsed = 00:01:04 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2026 ; free virtual = 28415

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 29a8ce046

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2042 ; free virtual = 28431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.873  | TNS=0.000  | WHS=-0.046 | THS=-8.250 |

Phase 2 Router Initialization | Checksum: 2aee19d1d

Time (s): cpu = 00:01:30 ; elapsed = 00:01:07 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2040 ; free virtual = 28430

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24c894693

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2012 ; free virtual = 28402

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2759
 Number of Nodes with overlaps = 272
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.274  | TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2fbdfcdfa

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2015 ; free virtual = 28404

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 3150e5347

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2015 ; free virtual = 28404
Phase 4 Rip-up And Reroute | Checksum: 3150e5347

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2015 ; free virtual = 28404

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 3345b6765

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2021 ; free virtual = 28410

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3345b6765

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2021 ; free virtual = 28410
Phase 5 Delay and Skew Optimization | Checksum: 3345b6765

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2021 ; free virtual = 28410

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 336543753

Time (s): cpu = 00:01:57 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2020 ; free virtual = 28409
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.274  | TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2ee1c8c3e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2020 ; free virtual = 28409
Phase 6 Post Hold Fix | Checksum: 2ee1c8c3e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2020 ; free virtual = 28409

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.556705 %
  Global Horizontal Routing Utilization  = 0.358077 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 3bbbeddb3

Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2014 ; free virtual = 28404

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 3bbbeddb3

Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2014 ; free virtual = 28404

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3bbbeddb3

Time (s): cpu = 00:01:58 ; elapsed = 00:01:18 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2009 ; free virtual = 28398

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.274  | TNS=0.000  | WHS=0.003  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 3bbbeddb3

Time (s): cpu = 00:01:58 ; elapsed = 00:01:18 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2014 ; free virtual = 28404
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:58 ; elapsed = 00:01:18 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2118 ; free virtual = 28507

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:03 ; elapsed = 00:01:20 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2118 ; free virtual = 28507
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.539 ; gain = 0.000 ; free physical = 2118 ; free virtual = 28507
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.539 ; gain = 0.000 ; free physical = 2107 ; free virtual = 28504
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 4791.539 ; gain = 0.000 ; free physical = 2085 ; free virtual = 28500
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
112 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4879.582 ; gain = 0.000 ; free physical = 2004 ; free virtual = 28410
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4879.582 ; gain = 0.000 ; free physical = 1999 ; free virtual = 28407
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4879.582 ; gain = 0.000 ; free physical = 1988 ; free virtual = 28402
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4879.582 ; gain = 0.000 ; free physical = 1966 ; free virtual = 28400
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Aug 18 12:52:38 2020...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.922 ; gain = 0.000 ; free physical = 4616 ; free virtual = 31033
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.164 ; gain = 23.000 ; free physical = 3263 ; free virtual = 29679
Restored from archive | CPU: 1.270000 secs | Memory: 14.815643 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.164 ; gain = 23.000 ; free physical = 3263 ; free virtual = 29679
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.164 ; gain = 0.000 ; free physical = 3265 ; free virtual = 29681
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  SRLC32E => SRL16E: 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2705.164 ; gain = 1310.242 ; free physical = 3265 ; free virtual = 29681
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 30 listed).
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode1_inst/rfdc_multi_cores_mode1_struct/snapshot67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3581.539 ; gain = 876.375 ; free physical = 2833 ; free virtual = 29320
INFO: [Common 17-206] Exiting Vivado at Tue Aug 18 12:54:13 2020...
[Tue Aug 18 12:54:13 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.62 ; elapsed = 00:01:21 . Memory (MB): peak = 3407.656 ; gain = 0.000 ; free physical = 3459 ; free virtual = 29947
# cd [get_property DIRECTORY [current_project]]
# if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Negative Slack: 2.277200 ns
# if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# }
No timing violations => Total Negative Slack: 0.000000 ns
# if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Hold Slack: 0.003999 ns
# if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# }
No timing violations => Total Hold Slack: 0.000000 ns
INFO: [Common 17-206] Exiting Vivado at Tue Aug 18 12:54:13 2020...
