library verilog;
use verilog.vl_types.all;
entity IRreg is
    port(
        clk             : in     vl_logic;
        IRWr            : in     vl_logic;
        IMout           : in     vl_logic_vector(31 downto 0);
        ins             : out    vl_logic_vector(31 downto 0)
    );
end IRreg;
