Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu May 24 18:47:21 2018
| Host         : fedora running 64-bit Fedora release 27 (Twenty Seven)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_entity_timing_summary_routed.rpt -rpx top_level_entity_timing_summary_routed.rpx
| Design       : top_level_entity
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.309        0.000                      0                  889        0.089        0.000                      0                  889        4.500        0.000                       0                   334  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               2.309        0.000                      0                  889        0.089        0.000                      0                  889        4.500        0.000                       0                   334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.705ns  (logic 4.490ns (58.276%)  route 3.215ns (41.724%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.545     5.066    i_source_multiplexer_entity/CLK
    SLICE_X37Y25         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=7, routed)           0.670     6.193    i_source_multiplexer_entity/s_x_dir_reg[0]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.849 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.849    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.963    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.077    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.191    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.305    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.419    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  i_source_multiplexer_entity/s_x_dir0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     7.533    i_source_multiplexer_entity/s_x_dir0__0_carry__13_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.846 f  i_source_multiplexer_entity/s_x_dir0__0_carry__14/O[3]
                         net (fo=2, routed)           0.954     8.800    i_source_multiplexer_entity/s_x_dir2[31]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.306     9.106 r  i_source_multiplexer_entity/s_x_dir1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.106    i_source_multiplexer_entity/s_x_dir1_carry__2_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[3]
                         net (fo=60, routed)          1.590    11.097    i_source_multiplexer_entity/s_x_dir1_carry__2_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.124    11.221 r  i_source_multiplexer_entity/s_x_dir[0]_i_7/O
                         net (fo=1, routed)           0.000    11.221    i_source_multiplexer_entity/s_x_dir[0]_i_7_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.753    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.981 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.095 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.209 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.323 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.323    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.437 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.437    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.771 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.771    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_6
    SLICE_X37Y32         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.437    14.778    i_source_multiplexer_entity/CLK
    SLICE_X37Y32         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[29]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X37Y32         FDCE (Setup_fdce_C_D)        0.062    15.080    i_source_multiplexer_entity/s_x_dir_reg[29]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -12.771    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.684ns  (logic 4.469ns (58.162%)  route 3.215ns (41.838%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.545     5.066    i_source_multiplexer_entity/CLK
    SLICE_X37Y25         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=7, routed)           0.670     6.193    i_source_multiplexer_entity/s_x_dir_reg[0]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.849 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.849    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.963    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.077    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.191    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.305    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.419    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  i_source_multiplexer_entity/s_x_dir0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     7.533    i_source_multiplexer_entity/s_x_dir0__0_carry__13_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.846 f  i_source_multiplexer_entity/s_x_dir0__0_carry__14/O[3]
                         net (fo=2, routed)           0.954     8.800    i_source_multiplexer_entity/s_x_dir2[31]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.306     9.106 r  i_source_multiplexer_entity/s_x_dir1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.106    i_source_multiplexer_entity/s_x_dir1_carry__2_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[3]
                         net (fo=60, routed)          1.590    11.097    i_source_multiplexer_entity/s_x_dir1_carry__2_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.124    11.221 r  i_source_multiplexer_entity/s_x_dir[0]_i_7/O
                         net (fo=1, routed)           0.000    11.221    i_source_multiplexer_entity/s_x_dir[0]_i_7_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.753    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.981 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.095 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.209 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.323 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.323    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.437 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.437    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.750 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.750    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_4
    SLICE_X37Y32         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.437    14.778    i_source_multiplexer_entity/CLK
    SLICE_X37Y32         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[31]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X37Y32         FDCE (Setup_fdce_C_D)        0.062    15.080    i_source_multiplexer_entity/s_x_dir_reg[31]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -12.750    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 4.395ns (57.755%)  route 3.215ns (42.245%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.545     5.066    i_source_multiplexer_entity/CLK
    SLICE_X37Y25         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=7, routed)           0.670     6.193    i_source_multiplexer_entity/s_x_dir_reg[0]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.849 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.849    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.963    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.077    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.191    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.305    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.419    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  i_source_multiplexer_entity/s_x_dir0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     7.533    i_source_multiplexer_entity/s_x_dir0__0_carry__13_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.846 f  i_source_multiplexer_entity/s_x_dir0__0_carry__14/O[3]
                         net (fo=2, routed)           0.954     8.800    i_source_multiplexer_entity/s_x_dir2[31]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.306     9.106 r  i_source_multiplexer_entity/s_x_dir1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.106    i_source_multiplexer_entity/s_x_dir1_carry__2_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[3]
                         net (fo=60, routed)          1.590    11.097    i_source_multiplexer_entity/s_x_dir1_carry__2_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.124    11.221 r  i_source_multiplexer_entity/s_x_dir[0]_i_7/O
                         net (fo=1, routed)           0.000    11.221    i_source_multiplexer_entity/s_x_dir[0]_i_7_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.753    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.981 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.095 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.209 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.323 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.323    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.437 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.437    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.676 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.676    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_5
    SLICE_X37Y32         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.437    14.778    i_source_multiplexer_entity/CLK
    SLICE_X37Y32         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[30]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X37Y32         FDCE (Setup_fdce_C_D)        0.062    15.080    i_source_multiplexer_entity/s_x_dir_reg[30]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 4.379ns (57.666%)  route 3.215ns (42.334%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.545     5.066    i_source_multiplexer_entity/CLK
    SLICE_X37Y25         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=7, routed)           0.670     6.193    i_source_multiplexer_entity/s_x_dir_reg[0]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.849 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.849    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.963    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.077    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.191    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.305    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.419    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  i_source_multiplexer_entity/s_x_dir0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     7.533    i_source_multiplexer_entity/s_x_dir0__0_carry__13_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.846 f  i_source_multiplexer_entity/s_x_dir0__0_carry__14/O[3]
                         net (fo=2, routed)           0.954     8.800    i_source_multiplexer_entity/s_x_dir2[31]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.306     9.106 r  i_source_multiplexer_entity/s_x_dir1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.106    i_source_multiplexer_entity/s_x_dir1_carry__2_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[3]
                         net (fo=60, routed)          1.590    11.097    i_source_multiplexer_entity/s_x_dir1_carry__2_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.124    11.221 r  i_source_multiplexer_entity/s_x_dir[0]_i_7/O
                         net (fo=1, routed)           0.000    11.221    i_source_multiplexer_entity/s_x_dir[0]_i_7_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.753    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.981 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.095 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.209 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.323 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.323    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.437 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.437    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.660 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.660    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_7
    SLICE_X37Y32         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.437    14.778    i_source_multiplexer_entity/CLK
    SLICE_X37Y32         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[28]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X37Y32         FDCE (Setup_fdce_C_D)        0.062    15.080    i_source_multiplexer_entity/s_x_dir_reg[28]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.591ns  (logic 4.376ns (57.649%)  route 3.215ns (42.351%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.545     5.066    i_source_multiplexer_entity/CLK
    SLICE_X37Y25         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=7, routed)           0.670     6.193    i_source_multiplexer_entity/s_x_dir_reg[0]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.849 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.849    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.963    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.077    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.191    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.305    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.419    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  i_source_multiplexer_entity/s_x_dir0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     7.533    i_source_multiplexer_entity/s_x_dir0__0_carry__13_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.846 f  i_source_multiplexer_entity/s_x_dir0__0_carry__14/O[3]
                         net (fo=2, routed)           0.954     8.800    i_source_multiplexer_entity/s_x_dir2[31]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.306     9.106 r  i_source_multiplexer_entity/s_x_dir1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.106    i_source_multiplexer_entity/s_x_dir1_carry__2_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[3]
                         net (fo=60, routed)          1.590    11.097    i_source_multiplexer_entity/s_x_dir1_carry__2_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.124    11.221 r  i_source_multiplexer_entity/s_x_dir[0]_i_7/O
                         net (fo=1, routed)           0.000    11.221    i_source_multiplexer_entity/s_x_dir[0]_i_7_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.753    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.981 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.095 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.209 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.323 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.323    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.657 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.657    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_6
    SLICE_X37Y31         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.435    14.776    i_source_multiplexer_entity/CLK
    SLICE_X37Y31         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[25]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X37Y31         FDCE (Setup_fdce_C_D)        0.062    15.078    i_source_multiplexer_entity/s_x_dir_reg[25]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 4.355ns (57.532%)  route 3.215ns (42.468%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.545     5.066    i_source_multiplexer_entity/CLK
    SLICE_X37Y25         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=7, routed)           0.670     6.193    i_source_multiplexer_entity/s_x_dir_reg[0]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.849 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.849    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.963    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.077    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.191    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.305    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.419    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  i_source_multiplexer_entity/s_x_dir0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     7.533    i_source_multiplexer_entity/s_x_dir0__0_carry__13_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.846 f  i_source_multiplexer_entity/s_x_dir0__0_carry__14/O[3]
                         net (fo=2, routed)           0.954     8.800    i_source_multiplexer_entity/s_x_dir2[31]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.306     9.106 r  i_source_multiplexer_entity/s_x_dir1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.106    i_source_multiplexer_entity/s_x_dir1_carry__2_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[3]
                         net (fo=60, routed)          1.590    11.097    i_source_multiplexer_entity/s_x_dir1_carry__2_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.124    11.221 r  i_source_multiplexer_entity/s_x_dir[0]_i_7/O
                         net (fo=1, routed)           0.000    11.221    i_source_multiplexer_entity/s_x_dir[0]_i_7_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.753    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.981 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.095 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.209 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.323 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.323    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.636 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.636    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_4
    SLICE_X37Y31         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.435    14.776    i_source_multiplexer_entity/CLK
    SLICE_X37Y31         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[27]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X37Y31         FDCE (Setup_fdce_C_D)        0.062    15.078    i_source_multiplexer_entity/s_x_dir_reg[27]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -12.636    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 4.281ns (57.113%)  route 3.215ns (42.887%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.545     5.066    i_source_multiplexer_entity/CLK
    SLICE_X37Y25         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=7, routed)           0.670     6.193    i_source_multiplexer_entity/s_x_dir_reg[0]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.849 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.849    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.963    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.077    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.191    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.305    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.419    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  i_source_multiplexer_entity/s_x_dir0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     7.533    i_source_multiplexer_entity/s_x_dir0__0_carry__13_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.846 f  i_source_multiplexer_entity/s_x_dir0__0_carry__14/O[3]
                         net (fo=2, routed)           0.954     8.800    i_source_multiplexer_entity/s_x_dir2[31]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.306     9.106 r  i_source_multiplexer_entity/s_x_dir1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.106    i_source_multiplexer_entity/s_x_dir1_carry__2_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[3]
                         net (fo=60, routed)          1.590    11.097    i_source_multiplexer_entity/s_x_dir1_carry__2_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.124    11.221 r  i_source_multiplexer_entity/s_x_dir[0]_i_7/O
                         net (fo=1, routed)           0.000    11.221    i_source_multiplexer_entity/s_x_dir[0]_i_7_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.753    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.981 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.095 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.209 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.323 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.323    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.562 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.562    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_5
    SLICE_X37Y31         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.435    14.776    i_source_multiplexer_entity/CLK
    SLICE_X37Y31         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[26]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X37Y31         FDCE (Setup_fdce_C_D)        0.062    15.078    i_source_multiplexer_entity/s_x_dir_reg[26]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -12.562    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 4.265ns (57.021%)  route 3.215ns (42.979%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.545     5.066    i_source_multiplexer_entity/CLK
    SLICE_X37Y25         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=7, routed)           0.670     6.193    i_source_multiplexer_entity/s_x_dir_reg[0]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.849 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.849    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.963    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.077    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.191    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.305    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.419    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  i_source_multiplexer_entity/s_x_dir0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     7.533    i_source_multiplexer_entity/s_x_dir0__0_carry__13_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.846 f  i_source_multiplexer_entity/s_x_dir0__0_carry__14/O[3]
                         net (fo=2, routed)           0.954     8.800    i_source_multiplexer_entity/s_x_dir2[31]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.306     9.106 r  i_source_multiplexer_entity/s_x_dir1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.106    i_source_multiplexer_entity/s_x_dir1_carry__2_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[3]
                         net (fo=60, routed)          1.590    11.097    i_source_multiplexer_entity/s_x_dir1_carry__2_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.124    11.221 r  i_source_multiplexer_entity/s_x_dir[0]_i_7/O
                         net (fo=1, routed)           0.000    11.221    i_source_multiplexer_entity/s_x_dir[0]_i_7_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.753    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.981 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.095 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.209 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.323 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.323    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.546 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.546    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_7
    SLICE_X37Y31         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.435    14.776    i_source_multiplexer_entity/CLK
    SLICE_X37Y31         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[24]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X37Y31         FDCE (Setup_fdce_C_D)        0.062    15.078    i_source_multiplexer_entity/s_x_dir_reg[24]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -12.546    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 4.262ns (57.004%)  route 3.215ns (42.996%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.545     5.066    i_source_multiplexer_entity/CLK
    SLICE_X37Y25         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  i_source_multiplexer_entity/s_x_dir_reg[0]/Q
                         net (fo=7, routed)           0.670     6.193    i_source_multiplexer_entity/s_x_dir_reg[0]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.849 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.849    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.963    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.077    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.191    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.305    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.419    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  i_source_multiplexer_entity/s_x_dir0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     7.533    i_source_multiplexer_entity/s_x_dir0__0_carry__13_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.846 f  i_source_multiplexer_entity/s_x_dir0__0_carry__14/O[3]
                         net (fo=2, routed)           0.954     8.800    i_source_multiplexer_entity/s_x_dir2[31]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.306     9.106 r  i_source_multiplexer_entity/s_x_dir1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.106    i_source_multiplexer_entity/s_x_dir1_carry__2_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[3]
                         net (fo=60, routed)          1.590    11.097    i_source_multiplexer_entity/s_x_dir1_carry__2_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.124    11.221 r  i_source_multiplexer_entity/s_x_dir[0]_i_7/O
                         net (fo=1, routed)           0.000    11.221    i_source_multiplexer_entity/s_x_dir[0]_i_7_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.753    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.981 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.095 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.209 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.543 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.543    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_6
    SLICE_X37Y30         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.434    14.775    i_source_multiplexer_entity/CLK
    SLICE_X37Y30         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[21]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y30         FDCE (Setup_fdce_C_D)        0.062    15.077    i_source_multiplexer_entity/s_x_dir_reg[21]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -12.543    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_y_dir_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_y_dir_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.454ns  (logic 4.518ns (60.609%)  route 2.936ns (39.391%))
  Logic Levels:           19  (CARRY4=16 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.552     5.073    i_source_multiplexer_entity/CLK
    SLICE_X29Y21         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  i_source_multiplexer_entity/s_y_dir_reg[1]/Q
                         net (fo=11, routed)          0.637     6.167    i_source_multiplexer_entity/s_y_dir_reg[11]_0[1]
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.291 r  i_source_multiplexer_entity/s_y_dir0__0_carry__7_i_3/O
                         net (fo=1, routed)           0.000     6.291    i_source_multiplexer_entity/s_y_dir0__0_carry__7_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.841 r  i_source_multiplexer_entity/s_y_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.841    i_source_multiplexer_entity/s_y_dir0__0_carry__7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  i_source_multiplexer_entity/s_y_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.964    i_source_multiplexer_entity/s_y_dir0__0_carry__8_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  i_source_multiplexer_entity/s_y_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.078    i_source_multiplexer_entity/s_y_dir0__0_carry__9_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  i_source_multiplexer_entity/s_y_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.192    i_source_multiplexer_entity/s_y_dir0__0_carry__10_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  i_source_multiplexer_entity/s_y_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.306    i_source_multiplexer_entity/s_y_dir0__0_carry__11_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  i_source_multiplexer_entity/s_y_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.420    i_source_multiplexer_entity/s_y_dir0__0_carry__12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.733 f  i_source_multiplexer_entity/s_y_dir0__0_carry__13/O[3]
                         net (fo=1, routed)           0.577     8.310    i_source_multiplexer_entity/s_y_dir2[27]
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.616 r  i_source_multiplexer_entity/s_y_dir1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.616    i_source_multiplexer_entity/s_y_dir1_carry__2_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.166 r  i_source_multiplexer_entity/s_y_dir1_carry__2/CO[3]
                         net (fo=60, routed)          1.184    10.350    i_source_multiplexer_entity/s_y_dir1_carry__2_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.474 r  i_source_multiplexer_entity/s_y_dir[0]_i_3/O
                         net (fo=1, routed)           0.519    10.994    i_source_multiplexer_entity/s_y_dir[0]_i_3_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.501 r  i_source_multiplexer_entity/s_y_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.501    i_source_multiplexer_entity/s_y_dir_reg[0]_i_2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.615 r  i_source_multiplexer_entity/s_y_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.615    i_source_multiplexer_entity/s_y_dir_reg[4]_i_1_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  i_source_multiplexer_entity/s_y_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.729    i_source_multiplexer_entity/s_y_dir_reg[8]_i_1_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.843 r  i_source_multiplexer_entity/s_y_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.852    i_source_multiplexer_entity/s_y_dir_reg[12]_i_1_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  i_source_multiplexer_entity/s_y_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.966    i_source_multiplexer_entity/s_y_dir_reg[16]_i_1_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.080 r  i_source_multiplexer_entity/s_y_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.080    i_source_multiplexer_entity/s_y_dir_reg[20]_i_1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.194 r  i_source_multiplexer_entity/s_y_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.194    i_source_multiplexer_entity/s_y_dir_reg[24]_i_1_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.528 r  i_source_multiplexer_entity/s_y_dir_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.528    i_source_multiplexer_entity/s_y_dir_reg[28]_i_1_n_6
    SLICE_X29Y28         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.435    14.776    i_source_multiplexer_entity/CLK
    SLICE_X29Y28         FDCE                                         r  i_source_multiplexer_entity/s_y_dir_reg[29]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X29Y28         FDCE (Setup_fdce_C_D)        0.062    15.063    i_source_multiplexer_entity/s_y_dir_reg[29]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                  2.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_memory_control_2_entity/s_rom_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.477%)  route 0.191ns (57.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.563     1.446    i_memory_control_2_entity/CLK
    SLICE_X9Y37          FDCE                                         r  i_memory_control_2_entity/s_rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  i_memory_control_2_entity/s_rom_addr_reg[7]/Q
                         net (fo=7, routed)           0.191     1.778    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y7          RAMB36E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.876     2.004    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.689    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_memory_control_2_entity/s_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.345%)  route 0.237ns (62.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.562     1.445    i_memory_control_2_entity/CLK
    SLICE_X9Y36          FDCE                                         r  i_memory_control_2_entity/s_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_memory_control_2_entity/s_rom_addr_reg[4]/Q
                         net (fo=7, routed)           0.237     1.823    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y7          RAMB36E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.876     2.004    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.689    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rgb_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_rgb_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.559     1.442    i_memory_control_1_entity/CLK
    SLICE_X29Y34         FDCE                                         r  i_memory_control_1_entity/s_rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  i_memory_control_1_entity/s_rgb_reg[3]/Q
                         net (fo=1, routed)           0.057     1.641    i_io_logic_entity/Q[3]
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.686 r  i_io_logic_entity/s_rgb[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.686    i_source_multiplexer_entity/D[3]
    SLICE_X28Y34         FDCE                                         r  i_source_multiplexer_entity/s_rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.827     1.954    i_source_multiplexer_entity/CLK
    SLICE_X28Y34         FDCE                                         r  i_source_multiplexer_entity/s_rgb_reg[3]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X28Y34         FDCE (Hold_fdce_C_D)         0.092     1.547    i_source_multiplexer_entity/s_rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_memory_control_2_entity/s_rom_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.617%)  route 0.203ns (61.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.563     1.446    i_memory_control_2_entity/CLK
    SLICE_X9Y37          FDCE                                         r  i_memory_control_2_entity/s_rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.128     1.574 r  i_memory_control_2_entity/s_rom_addr_reg[6]/Q
                         net (fo=7, routed)           0.203     1.778    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y7          RAMB36E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.876     2.004    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129     1.635    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_memory_control_2_entity/s_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.676%)  route 0.254ns (64.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.562     1.445    i_memory_control_2_entity/CLK
    SLICE_X9Y36          FDCE                                         r  i_memory_control_2_entity/s_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_memory_control_2_entity/s_rom_addr_reg[2]/Q
                         net (fo=7, routed)           0.254     1.840    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y7          RAMB36E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.876     2.004    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.689    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_vga_control_entity/s_enctr_v_sync_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vga_control_entity/s_enctr_v_sync_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.642%)  route 0.102ns (35.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.553     1.436    i_vga_control_entity/CLK
    SLICE_X35Y20         FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  i_vga_control_entity/s_enctr_v_sync_reg[5]/Q
                         net (fo=27, routed)          0.102     1.679    i_vga_control_entity/Q[2]
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.724 r  i_vga_control_entity/s_enctr_v_sync[7]_i_1/O
                         net (fo=1, routed)           0.000     1.724    i_vga_control_entity/s_enctr_v_sync[7]_i_1_n_0
    SLICE_X34Y20         FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.820     1.947    i_vga_control_entity/CLK
    SLICE_X34Y20         FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[7]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X34Y20         FDCE (Hold_fdce_C_D)         0.121     1.570    i_vga_control_entity/s_enctr_v_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rom_current_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_1_entity/s_rom_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.554     1.437    i_memory_control_1_entity/CLK
    SLICE_X46Y21         FDCE                                         r  i_memory_control_1_entity/s_rom_current_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  i_memory_control_1_entity/s_rom_current_val_reg[2]/Q
                         net (fo=1, routed)           0.050     1.651    i_memory_control_1_entity/s_rom_current_val[2]
    SLICE_X47Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.696 r  i_memory_control_1_entity/s_rom_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.696    i_memory_control_1_entity/s_rom_addr[2]_i_1_n_0
    SLICE_X47Y21         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.822     1.949    i_memory_control_1_entity/CLK
    SLICE_X47Y21         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[2]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X47Y21         FDCE (Hold_fdce_C_D)         0.092     1.542    i_memory_control_1_entity/s_rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rom_current_val_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_1_entity/s_rom_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.554     1.437    i_memory_control_1_entity/CLK
    SLICE_X46Y22         FDCE                                         r  i_memory_control_1_entity/s_rom_current_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  i_memory_control_1_entity/s_rom_current_val_reg[6]/Q
                         net (fo=1, routed)           0.050     1.651    i_memory_control_1_entity/s_rom_current_val[6]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.696 r  i_memory_control_1_entity/s_rom_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.696    i_memory_control_1_entity/s_rom_addr[6]_i_1_n_0
    SLICE_X47Y22         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.821     1.948    i_memory_control_1_entity/CLK
    SLICE_X47Y22         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[6]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X47Y22         FDCE (Hold_fdce_C_D)         0.092     1.542    i_memory_control_1_entity/s_rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_memory_control_2_entity/s_rom_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.437%)  route 0.257ns (64.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.564     1.447    i_memory_control_2_entity/CLK
    SLICE_X9Y38          FDCE                                         r  i_memory_control_2_entity/s_rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  i_memory_control_2_entity/s_rom_addr_reg[10]/Q
                         net (fo=7, routed)           0.257     1.845    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y7          RAMB36E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.876     2.004    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.689    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_source_multiplexer_entity/s_rgb_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vga_control_entity/s_rgb_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.190ns (68.671%)  route 0.087ns (31.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.557     1.440    i_source_multiplexer_entity/CLK
    SLICE_X28Y32         FDCE                                         r  i_source_multiplexer_entity/s_rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  i_source_multiplexer_entity/s_rgb_reg[5]/Q
                         net (fo=1, routed)           0.087     1.668    i_vga_control_entity/s_rgb_reg[11]_5[5]
    SLICE_X29Y32         LUT2 (Prop_lut2_I1_O)        0.049     1.717 r  i_vga_control_entity/s_rgb[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.717    i_vga_control_entity/p_0_in[5]
    SLICE_X29Y32         FDCE                                         r  i_vga_control_entity/s_rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.825     1.952    i_vga_control_entity/CLK
    SLICE_X29Y32         FDCE                                         r  i_vga_control_entity/s_rgb_reg[5]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X29Y32         FDCE (Hold_fdce_C_D)         0.107     1.560    i_vga_control_entity/s_rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_76_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y35  i_memory_control_2_entity/s_rgb_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y35  i_memory_control_2_entity/s_rgb_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y10  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_34_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y12  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_52_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y37  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_85_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y36   i_memory_control_2_entity/s_rom_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y38   i_memory_control_2_entity/s_rom_addr_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y38   i_memory_control_2_entity/s_rom_addr_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y37   i_memory_control_2_entity/s_rom_addr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y20  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y23  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y41  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_31_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y37  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_67_cooolDelFlop/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X31Y16  i_io_logic_entity/s_enctr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y33  i_memory_control_2_entity/s_rgb_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y33  i_memory_control_2_entity/s_rgb_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y33  i_memory_control_2_entity/s_rgb_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y33  i_memory_control_2_entity/s_rgb_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y33  i_memory_control_2_entity/s_rgb_reg[4]/C



