
UART_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ea4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08004034  08004034  00014034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040d4  080040d4  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  080040d4  080040d4  000140d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080040dc  080040dc  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040dc  080040dc  000140dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080040e0  080040e0  000140e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080040e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  20000068  0800414c  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000260  0800414c  00020260  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a6cc  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000019a4  00000000  00000000  0002a7a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000968  00000000  00000000  0002c150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000726  00000000  00000000  0002cab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026612  00000000  00000000  0002d1de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b60c  00000000  00000000  000537f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e9255  00000000  00000000  0005edfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002cd4  00000000  00000000  00148054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0014ad28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800401c 	.word	0x0800401c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800401c 	.word	0x0800401c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000574:	1d39      	adds	r1, r7, #4
 8000576:	f04f 33ff 	mov.w	r3, #4294967295
 800057a:	2201      	movs	r2, #1
 800057c:	4803      	ldr	r0, [pc, #12]	; (800058c <__io_putchar+0x20>)
 800057e:	f002 f8bd 	bl	80026fc <HAL_UART_Transmit>
    return 1;
 8000582:	2301      	movs	r3, #1
}
 8000584:	4618      	mov	r0, r3
 8000586:	3708      	adds	r7, #8
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}
 800058c:	20000084 	.word	0x20000084

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b590      	push	{r4, r7, lr}
 8000592:	b085      	sub	sp, #20
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000596:	f000 fa3e 	bl	8000a16 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059a:	f000 f81f 	bl	80005dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059e:	f000 f893 	bl	80006c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005a2:	f000 f861 	bl	8000668 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("Hello World %d ! \r\n", 1);
 80005a6:	2101      	movs	r1, #1
 80005a8:	4809      	ldr	r0, [pc, #36]	; (80005d0 <main+0x40>)
 80005aa:	f002 fec1 	bl	8003330 <iprintf>
  const char message[] = "Hello world!\r\n"; // \r - cursor back to first character of this line
 80005ae:	4b09      	ldr	r3, [pc, #36]	; (80005d4 <main+0x44>)
 80005b0:	463c      	mov	r4, r7
 80005b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005b4:	c407      	stmia	r4!, {r0, r1, r2}
 80005b6:	8023      	strh	r3, [r4, #0]
 80005b8:	3402      	adds	r4, #2
 80005ba:	0c1b      	lsrs	r3, r3, #16
 80005bc:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 80005be:	4639      	mov	r1, r7
 80005c0:	f04f 33ff 	mov.w	r3, #4294967295
 80005c4:	220e      	movs	r2, #14
 80005c6:	4804      	ldr	r0, [pc, #16]	; (80005d8 <main+0x48>)
 80005c8:	f002 f898 	bl	80026fc <HAL_UART_Transmit>
  //strlen because sizeof counts end of line characters etc
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005cc:	e7fe      	b.n	80005cc <main+0x3c>
 80005ce:	bf00      	nop
 80005d0:	08004034 	.word	0x08004034
 80005d4:	08004048 	.word	0x08004048
 80005d8:	20000084 	.word	0x20000084

080005dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b096      	sub	sp, #88	; 0x58
 80005e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e2:	f107 0314 	add.w	r3, r7, #20
 80005e6:	2244      	movs	r2, #68	; 0x44
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f002 fef5 	bl	80033da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f0:	463b      	mov	r3, r7
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]
 80005fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005fe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000602:	f000 fd1b 	bl	800103c <HAL_PWREx_ControlVoltageScaling>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800060c:	f000 f874 	bl	80006f8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000610:	2310      	movs	r3, #16
 8000612:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000614:	2301      	movs	r3, #1
 8000616:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000618:	2300      	movs	r3, #0
 800061a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800061c:	2360      	movs	r3, #96	; 0x60
 800061e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000620:	2300      	movs	r3, #0
 8000622:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000624:	f107 0314 	add.w	r3, r7, #20
 8000628:	4618      	mov	r0, r3
 800062a:	f000 fd5d 	bl	80010e8 <HAL_RCC_OscConfig>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000634:	f000 f860 	bl	80006f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000638:	230f      	movs	r3, #15
 800063a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800063c:	2300      	movs	r3, #0
 800063e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000640:	2300      	movs	r3, #0
 8000642:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000644:	2300      	movs	r3, #0
 8000646:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000648:	2300      	movs	r3, #0
 800064a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800064c:	463b      	mov	r3, r7
 800064e:	2100      	movs	r1, #0
 8000650:	4618      	mov	r0, r3
 8000652:	f001 f925 	bl	80018a0 <HAL_RCC_ClockConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800065c:	f000 f84c 	bl	80006f8 <Error_Handler>
  }
}
 8000660:	bf00      	nop
 8000662:	3758      	adds	r7, #88	; 0x58
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800066c:	4b14      	ldr	r3, [pc, #80]	; (80006c0 <MX_USART2_UART_Init+0x58>)
 800066e:	4a15      	ldr	r2, [pc, #84]	; (80006c4 <MX_USART2_UART_Init+0x5c>)
 8000670:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000672:	4b13      	ldr	r3, [pc, #76]	; (80006c0 <MX_USART2_UART_Init+0x58>)
 8000674:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000678:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800067a:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <MX_USART2_UART_Init+0x58>)
 800067c:	2200      	movs	r2, #0
 800067e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000680:	4b0f      	ldr	r3, [pc, #60]	; (80006c0 <MX_USART2_UART_Init+0x58>)
 8000682:	2200      	movs	r2, #0
 8000684:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000686:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <MX_USART2_UART_Init+0x58>)
 8000688:	2200      	movs	r2, #0
 800068a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800068c:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <MX_USART2_UART_Init+0x58>)
 800068e:	220c      	movs	r2, #12
 8000690:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000692:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <MX_USART2_UART_Init+0x58>)
 8000694:	2200      	movs	r2, #0
 8000696:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000698:	4b09      	ldr	r3, [pc, #36]	; (80006c0 <MX_USART2_UART_Init+0x58>)
 800069a:	2200      	movs	r2, #0
 800069c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800069e:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <MX_USART2_UART_Init+0x58>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006a4:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <MX_USART2_UART_Init+0x58>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006aa:	4805      	ldr	r0, [pc, #20]	; (80006c0 <MX_USART2_UART_Init+0x58>)
 80006ac:	f001 ffd8 	bl	8002660 <HAL_UART_Init>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006b6:	f000 f81f 	bl	80006f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	20000084 	.word	0x20000084
 80006c4:	40004400 	.word	0x40004400

080006c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ce:	4b09      	ldr	r3, [pc, #36]	; (80006f4 <MX_GPIO_Init+0x2c>)
 80006d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006d2:	4a08      	ldr	r2, [pc, #32]	; (80006f4 <MX_GPIO_Init+0x2c>)
 80006d4:	f043 0301 	orr.w	r3, r3, #1
 80006d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006da:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <MX_GPIO_Init+0x2c>)
 80006dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006de:	f003 0301 	and.w	r3, r3, #1
 80006e2:	607b      	str	r3, [r7, #4]
 80006e4:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006e6:	bf00      	nop
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	40021000 	.word	0x40021000

080006f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006fc:	b672      	cpsid	i
}
 80006fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000700:	e7fe      	b.n	8000700 <Error_Handler+0x8>
	...

08000704 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000704:	b480      	push	{r7}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800070a:	4b0f      	ldr	r3, [pc, #60]	; (8000748 <HAL_MspInit+0x44>)
 800070c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800070e:	4a0e      	ldr	r2, [pc, #56]	; (8000748 <HAL_MspInit+0x44>)
 8000710:	f043 0301 	orr.w	r3, r3, #1
 8000714:	6613      	str	r3, [r2, #96]	; 0x60
 8000716:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <HAL_MspInit+0x44>)
 8000718:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800071a:	f003 0301 	and.w	r3, r3, #1
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000722:	4b09      	ldr	r3, [pc, #36]	; (8000748 <HAL_MspInit+0x44>)
 8000724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000726:	4a08      	ldr	r2, [pc, #32]	; (8000748 <HAL_MspInit+0x44>)
 8000728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800072c:	6593      	str	r3, [r2, #88]	; 0x58
 800072e:	4b06      	ldr	r3, [pc, #24]	; (8000748 <HAL_MspInit+0x44>)
 8000730:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000736:	603b      	str	r3, [r7, #0]
 8000738:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800073a:	bf00      	nop
 800073c:	370c      	adds	r7, #12
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	40021000 	.word	0x40021000

0800074c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b0ac      	sub	sp, #176	; 0xb0
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000754:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
 8000762:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000764:	f107 0314 	add.w	r3, r7, #20
 8000768:	2288      	movs	r2, #136	; 0x88
 800076a:	2100      	movs	r1, #0
 800076c:	4618      	mov	r0, r3
 800076e:	f002 fe34 	bl	80033da <memset>
  if(huart->Instance==USART2)
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a21      	ldr	r2, [pc, #132]	; (80007fc <HAL_UART_MspInit+0xb0>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d13b      	bne.n	80007f4 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800077c:	2302      	movs	r3, #2
 800077e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000780:	2300      	movs	r3, #0
 8000782:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000784:	f107 0314 	add.w	r3, r7, #20
 8000788:	4618      	mov	r0, r3
 800078a:	f001 faad 	bl	8001ce8 <HAL_RCCEx_PeriphCLKConfig>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000794:	f7ff ffb0 	bl	80006f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000798:	4b19      	ldr	r3, [pc, #100]	; (8000800 <HAL_UART_MspInit+0xb4>)
 800079a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800079c:	4a18      	ldr	r2, [pc, #96]	; (8000800 <HAL_UART_MspInit+0xb4>)
 800079e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007a2:	6593      	str	r3, [r2, #88]	; 0x58
 80007a4:	4b16      	ldr	r3, [pc, #88]	; (8000800 <HAL_UART_MspInit+0xb4>)
 80007a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007ac:	613b      	str	r3, [r7, #16]
 80007ae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b0:	4b13      	ldr	r3, [pc, #76]	; (8000800 <HAL_UART_MspInit+0xb4>)
 80007b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007b4:	4a12      	ldr	r2, [pc, #72]	; (8000800 <HAL_UART_MspInit+0xb4>)
 80007b6:	f043 0301 	orr.w	r3, r3, #1
 80007ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007bc:	4b10      	ldr	r3, [pc, #64]	; (8000800 <HAL_UART_MspInit+0xb4>)
 80007be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007c0:	f003 0301 	and.w	r3, r3, #1
 80007c4:	60fb      	str	r3, [r7, #12]
 80007c6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80007c8:	230c      	movs	r3, #12
 80007ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ce:	2302      	movs	r3, #2
 80007d0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d4:	2300      	movs	r3, #0
 80007d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007da:	2303      	movs	r3, #3
 80007dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80007e0:	2307      	movs	r3, #7
 80007e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80007ea:	4619      	mov	r1, r3
 80007ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007f0:	f000 fa6c 	bl	8000ccc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80007f4:	bf00      	nop
 80007f6:	37b0      	adds	r7, #176	; 0xb0
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40004400 	.word	0x40004400
 8000800:	40021000 	.word	0x40021000

08000804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000808:	e7fe      	b.n	8000808 <NMI_Handler+0x4>

0800080a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800080a:	b480      	push	{r7}
 800080c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800080e:	e7fe      	b.n	800080e <HardFault_Handler+0x4>

08000810 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000814:	e7fe      	b.n	8000814 <MemManage_Handler+0x4>

08000816 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000816:	b480      	push	{r7}
 8000818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800081a:	e7fe      	b.n	800081a <BusFault_Handler+0x4>

0800081c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000820:	e7fe      	b.n	8000820 <UsageFault_Handler+0x4>

08000822 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000822:	b480      	push	{r7}
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000826:	bf00      	nop
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr

08000830 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000834:	bf00      	nop
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr

0800083e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800083e:	b480      	push	{r7}
 8000840:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000842:	bf00      	nop
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr

0800084c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000850:	f000 f936 	bl	8000ac0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}

08000858 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b086      	sub	sp, #24
 800085c:	af00      	add	r7, sp, #0
 800085e:	60f8      	str	r0, [r7, #12]
 8000860:	60b9      	str	r1, [r7, #8]
 8000862:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000864:	2300      	movs	r3, #0
 8000866:	617b      	str	r3, [r7, #20]
 8000868:	e00a      	b.n	8000880 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800086a:	f3af 8000 	nop.w
 800086e:	4601      	mov	r1, r0
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	1c5a      	adds	r2, r3, #1
 8000874:	60ba      	str	r2, [r7, #8]
 8000876:	b2ca      	uxtb	r2, r1
 8000878:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	3301      	adds	r3, #1
 800087e:	617b      	str	r3, [r7, #20]
 8000880:	697a      	ldr	r2, [r7, #20]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	429a      	cmp	r2, r3
 8000886:	dbf0      	blt.n	800086a <_read+0x12>
  }

  return len;
 8000888:	687b      	ldr	r3, [r7, #4]
}
 800088a:	4618      	mov	r0, r3
 800088c:	3718      	adds	r7, #24
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}

08000892 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000892:	b580      	push	{r7, lr}
 8000894:	b086      	sub	sp, #24
 8000896:	af00      	add	r7, sp, #0
 8000898:	60f8      	str	r0, [r7, #12]
 800089a:	60b9      	str	r1, [r7, #8]
 800089c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800089e:	2300      	movs	r3, #0
 80008a0:	617b      	str	r3, [r7, #20]
 80008a2:	e009      	b.n	80008b8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	1c5a      	adds	r2, r3, #1
 80008a8:	60ba      	str	r2, [r7, #8]
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff fe5d 	bl	800056c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008b2:	697b      	ldr	r3, [r7, #20]
 80008b4:	3301      	adds	r3, #1
 80008b6:	617b      	str	r3, [r7, #20]
 80008b8:	697a      	ldr	r2, [r7, #20]
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	429a      	cmp	r2, r3
 80008be:	dbf1      	blt.n	80008a4 <_write+0x12>
  }
  return len;
 80008c0:	687b      	ldr	r3, [r7, #4]
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	3718      	adds	r7, #24
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <_close>:

int _close(int file)
{
 80008ca:	b480      	push	{r7}
 80008cc:	b083      	sub	sp, #12
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80008d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	370c      	adds	r7, #12
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr

080008e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008e2:	b480      	push	{r7}
 80008e4:	b083      	sub	sp, #12
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	6078      	str	r0, [r7, #4]
 80008ea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008f2:	605a      	str	r2, [r3, #4]
  return 0;
 80008f4:	2300      	movs	r3, #0
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	370c      	adds	r7, #12
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr

08000902 <_isatty>:

int _isatty(int file)
{
 8000902:	b480      	push	{r7}
 8000904:	b083      	sub	sp, #12
 8000906:	af00      	add	r7, sp, #0
 8000908:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800090a:	2301      	movs	r3, #1
}
 800090c:	4618      	mov	r0, r3
 800090e:	370c      	adds	r7, #12
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr

08000918 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000918:	b480      	push	{r7}
 800091a:	b085      	sub	sp, #20
 800091c:	af00      	add	r7, sp, #0
 800091e:	60f8      	str	r0, [r7, #12]
 8000920:	60b9      	str	r1, [r7, #8]
 8000922:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000924:	2300      	movs	r3, #0
}
 8000926:	4618      	mov	r0, r3
 8000928:	3714      	adds	r7, #20
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
	...

08000934 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800093c:	4a14      	ldr	r2, [pc, #80]	; (8000990 <_sbrk+0x5c>)
 800093e:	4b15      	ldr	r3, [pc, #84]	; (8000994 <_sbrk+0x60>)
 8000940:	1ad3      	subs	r3, r2, r3
 8000942:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000948:	4b13      	ldr	r3, [pc, #76]	; (8000998 <_sbrk+0x64>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d102      	bne.n	8000956 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000950:	4b11      	ldr	r3, [pc, #68]	; (8000998 <_sbrk+0x64>)
 8000952:	4a12      	ldr	r2, [pc, #72]	; (800099c <_sbrk+0x68>)
 8000954:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000956:	4b10      	ldr	r3, [pc, #64]	; (8000998 <_sbrk+0x64>)
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4413      	add	r3, r2
 800095e:	693a      	ldr	r2, [r7, #16]
 8000960:	429a      	cmp	r2, r3
 8000962:	d207      	bcs.n	8000974 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000964:	f002 fd88 	bl	8003478 <__errno>
 8000968:	4603      	mov	r3, r0
 800096a:	220c      	movs	r2, #12
 800096c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800096e:	f04f 33ff 	mov.w	r3, #4294967295
 8000972:	e009      	b.n	8000988 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000974:	4b08      	ldr	r3, [pc, #32]	; (8000998 <_sbrk+0x64>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800097a:	4b07      	ldr	r3, [pc, #28]	; (8000998 <_sbrk+0x64>)
 800097c:	681a      	ldr	r2, [r3, #0]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	4413      	add	r3, r2
 8000982:	4a05      	ldr	r2, [pc, #20]	; (8000998 <_sbrk+0x64>)
 8000984:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000986:	68fb      	ldr	r3, [r7, #12]
}
 8000988:	4618      	mov	r0, r3
 800098a:	3718      	adds	r7, #24
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20018000 	.word	0x20018000
 8000994:	00000400 	.word	0x00000400
 8000998:	2000010c 	.word	0x2000010c
 800099c:	20000260 	.word	0x20000260

080009a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80009a4:	4b06      	ldr	r3, [pc, #24]	; (80009c0 <SystemInit+0x20>)
 80009a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009aa:	4a05      	ldr	r2, [pc, #20]	; (80009c0 <SystemInit+0x20>)
 80009ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80009b4:	bf00      	nop
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	e000ed00 	.word	0xe000ed00

080009c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80009c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009fc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009c8:	f7ff ffea 	bl	80009a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009cc:	480c      	ldr	r0, [pc, #48]	; (8000a00 <LoopForever+0x6>)
  ldr r1, =_edata
 80009ce:	490d      	ldr	r1, [pc, #52]	; (8000a04 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009d0:	4a0d      	ldr	r2, [pc, #52]	; (8000a08 <LoopForever+0xe>)
  movs r3, #0
 80009d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009d4:	e002      	b.n	80009dc <LoopCopyDataInit>

080009d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009da:	3304      	adds	r3, #4

080009dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009e0:	d3f9      	bcc.n	80009d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009e2:	4a0a      	ldr	r2, [pc, #40]	; (8000a0c <LoopForever+0x12>)
  ldr r4, =_ebss
 80009e4:	4c0a      	ldr	r4, [pc, #40]	; (8000a10 <LoopForever+0x16>)
  movs r3, #0
 80009e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009e8:	e001      	b.n	80009ee <LoopFillZerobss>

080009ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009ec:	3204      	adds	r2, #4

080009ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009f0:	d3fb      	bcc.n	80009ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009f2:	f002 fd47 	bl	8003484 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009f6:	f7ff fdcb 	bl	8000590 <main>

080009fa <LoopForever>:

LoopForever:
    b LoopForever
 80009fa:	e7fe      	b.n	80009fa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80009fc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000a00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a04:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a08:	080040e4 	.word	0x080040e4
  ldr r2, =_sbss
 8000a0c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a10:	20000260 	.word	0x20000260

08000a14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a14:	e7fe      	b.n	8000a14 <ADC1_2_IRQHandler>

08000a16 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b082      	sub	sp, #8
 8000a1a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a20:	2003      	movs	r0, #3
 8000a22:	f000 f91f 	bl	8000c64 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a26:	200f      	movs	r0, #15
 8000a28:	f000 f80e 	bl	8000a48 <HAL_InitTick>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d002      	beq.n	8000a38 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a32:	2301      	movs	r3, #1
 8000a34:	71fb      	strb	r3, [r7, #7]
 8000a36:	e001      	b.n	8000a3c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a38:	f7ff fe64 	bl	8000704 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a3c:	79fb      	ldrb	r3, [r7, #7]
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
	...

08000a48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a50:	2300      	movs	r3, #0
 8000a52:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000a54:	4b17      	ldr	r3, [pc, #92]	; (8000ab4 <HAL_InitTick+0x6c>)
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d023      	beq.n	8000aa4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000a5c:	4b16      	ldr	r3, [pc, #88]	; (8000ab8 <HAL_InitTick+0x70>)
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	4b14      	ldr	r3, [pc, #80]	; (8000ab4 <HAL_InitTick+0x6c>)
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	4619      	mov	r1, r3
 8000a66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a72:	4618      	mov	r0, r3
 8000a74:	f000 f91d 	bl	8000cb2 <HAL_SYSTICK_Config>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d10f      	bne.n	8000a9e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2b0f      	cmp	r3, #15
 8000a82:	d809      	bhi.n	8000a98 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a84:	2200      	movs	r2, #0
 8000a86:	6879      	ldr	r1, [r7, #4]
 8000a88:	f04f 30ff 	mov.w	r0, #4294967295
 8000a8c:	f000 f8f5 	bl	8000c7a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a90:	4a0a      	ldr	r2, [pc, #40]	; (8000abc <HAL_InitTick+0x74>)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	6013      	str	r3, [r2, #0]
 8000a96:	e007      	b.n	8000aa8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	73fb      	strb	r3, [r7, #15]
 8000a9c:	e004      	b.n	8000aa8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	73fb      	strb	r3, [r7, #15]
 8000aa2:	e001      	b.n	8000aa8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3710      	adds	r7, #16
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20000008 	.word	0x20000008
 8000ab8:	20000000 	.word	0x20000000
 8000abc:	20000004 	.word	0x20000004

08000ac0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ac4:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <HAL_IncTick+0x20>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	461a      	mov	r2, r3
 8000aca:	4b06      	ldr	r3, [pc, #24]	; (8000ae4 <HAL_IncTick+0x24>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	4413      	add	r3, r2
 8000ad0:	4a04      	ldr	r2, [pc, #16]	; (8000ae4 <HAL_IncTick+0x24>)
 8000ad2:	6013      	str	r3, [r2, #0]
}
 8000ad4:	bf00      	nop
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	20000008 	.word	0x20000008
 8000ae4:	20000110 	.word	0x20000110

08000ae8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  return uwTick;
 8000aec:	4b03      	ldr	r3, [pc, #12]	; (8000afc <HAL_GetTick+0x14>)
 8000aee:	681b      	ldr	r3, [r3, #0]
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	20000110 	.word	0x20000110

08000b00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b085      	sub	sp, #20
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	f003 0307 	and.w	r3, r3, #7
 8000b0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b10:	4b0c      	ldr	r3, [pc, #48]	; (8000b44 <__NVIC_SetPriorityGrouping+0x44>)
 8000b12:	68db      	ldr	r3, [r3, #12]
 8000b14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b16:	68ba      	ldr	r2, [r7, #8]
 8000b18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b32:	4a04      	ldr	r2, [pc, #16]	; (8000b44 <__NVIC_SetPriorityGrouping+0x44>)
 8000b34:	68bb      	ldr	r3, [r7, #8]
 8000b36:	60d3      	str	r3, [r2, #12]
}
 8000b38:	bf00      	nop
 8000b3a:	3714      	adds	r7, #20
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr
 8000b44:	e000ed00 	.word	0xe000ed00

08000b48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b4c:	4b04      	ldr	r3, [pc, #16]	; (8000b60 <__NVIC_GetPriorityGrouping+0x18>)
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	0a1b      	lsrs	r3, r3, #8
 8000b52:	f003 0307 	and.w	r3, r3, #7
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	e000ed00 	.word	0xe000ed00

08000b64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	6039      	str	r1, [r7, #0]
 8000b6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	db0a      	blt.n	8000b8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	b2da      	uxtb	r2, r3
 8000b7c:	490c      	ldr	r1, [pc, #48]	; (8000bb0 <__NVIC_SetPriority+0x4c>)
 8000b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b82:	0112      	lsls	r2, r2, #4
 8000b84:	b2d2      	uxtb	r2, r2
 8000b86:	440b      	add	r3, r1
 8000b88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b8c:	e00a      	b.n	8000ba4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	b2da      	uxtb	r2, r3
 8000b92:	4908      	ldr	r1, [pc, #32]	; (8000bb4 <__NVIC_SetPriority+0x50>)
 8000b94:	79fb      	ldrb	r3, [r7, #7]
 8000b96:	f003 030f 	and.w	r3, r3, #15
 8000b9a:	3b04      	subs	r3, #4
 8000b9c:	0112      	lsls	r2, r2, #4
 8000b9e:	b2d2      	uxtb	r2, r2
 8000ba0:	440b      	add	r3, r1
 8000ba2:	761a      	strb	r2, [r3, #24]
}
 8000ba4:	bf00      	nop
 8000ba6:	370c      	adds	r7, #12
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	e000e100 	.word	0xe000e100
 8000bb4:	e000ed00 	.word	0xe000ed00

08000bb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b089      	sub	sp, #36	; 0x24
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	60f8      	str	r0, [r7, #12]
 8000bc0:	60b9      	str	r1, [r7, #8]
 8000bc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	f003 0307 	and.w	r3, r3, #7
 8000bca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bcc:	69fb      	ldr	r3, [r7, #28]
 8000bce:	f1c3 0307 	rsb	r3, r3, #7
 8000bd2:	2b04      	cmp	r3, #4
 8000bd4:	bf28      	it	cs
 8000bd6:	2304      	movcs	r3, #4
 8000bd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	3304      	adds	r3, #4
 8000bde:	2b06      	cmp	r3, #6
 8000be0:	d902      	bls.n	8000be8 <NVIC_EncodePriority+0x30>
 8000be2:	69fb      	ldr	r3, [r7, #28]
 8000be4:	3b03      	subs	r3, #3
 8000be6:	e000      	b.n	8000bea <NVIC_EncodePriority+0x32>
 8000be8:	2300      	movs	r3, #0
 8000bea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bec:	f04f 32ff 	mov.w	r2, #4294967295
 8000bf0:	69bb      	ldr	r3, [r7, #24]
 8000bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf6:	43da      	mvns	r2, r3
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	401a      	ands	r2, r3
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c00:	f04f 31ff 	mov.w	r1, #4294967295
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	fa01 f303 	lsl.w	r3, r1, r3
 8000c0a:	43d9      	mvns	r1, r3
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c10:	4313      	orrs	r3, r2
         );
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3724      	adds	r7, #36	; 0x24
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
	...

08000c20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c30:	d301      	bcc.n	8000c36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c32:	2301      	movs	r3, #1
 8000c34:	e00f      	b.n	8000c56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c36:	4a0a      	ldr	r2, [pc, #40]	; (8000c60 <SysTick_Config+0x40>)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	3b01      	subs	r3, #1
 8000c3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c3e:	210f      	movs	r1, #15
 8000c40:	f04f 30ff 	mov.w	r0, #4294967295
 8000c44:	f7ff ff8e 	bl	8000b64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c48:	4b05      	ldr	r3, [pc, #20]	; (8000c60 <SysTick_Config+0x40>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c4e:	4b04      	ldr	r3, [pc, #16]	; (8000c60 <SysTick_Config+0x40>)
 8000c50:	2207      	movs	r2, #7
 8000c52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c54:	2300      	movs	r3, #0
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	e000e010 	.word	0xe000e010

08000c64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f7ff ff47 	bl	8000b00 <__NVIC_SetPriorityGrouping>
}
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b086      	sub	sp, #24
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	4603      	mov	r3, r0
 8000c82:	60b9      	str	r1, [r7, #8]
 8000c84:	607a      	str	r2, [r7, #4]
 8000c86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c8c:	f7ff ff5c 	bl	8000b48 <__NVIC_GetPriorityGrouping>
 8000c90:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c92:	687a      	ldr	r2, [r7, #4]
 8000c94:	68b9      	ldr	r1, [r7, #8]
 8000c96:	6978      	ldr	r0, [r7, #20]
 8000c98:	f7ff ff8e 	bl	8000bb8 <NVIC_EncodePriority>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ca2:	4611      	mov	r1, r2
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f7ff ff5d 	bl	8000b64 <__NVIC_SetPriority>
}
 8000caa:	bf00      	nop
 8000cac:	3718      	adds	r7, #24
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b082      	sub	sp, #8
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cba:	6878      	ldr	r0, [r7, #4]
 8000cbc:	f7ff ffb0 	bl	8000c20 <SysTick_Config>
 8000cc0:	4603      	mov	r3, r0
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
	...

08000ccc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b087      	sub	sp, #28
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cda:	e17f      	b.n	8000fdc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce8:	4013      	ands	r3, r2
 8000cea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	f000 8171 	beq.w	8000fd6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f003 0303 	and.w	r3, r3, #3
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	d005      	beq.n	8000d0c <HAL_GPIO_Init+0x40>
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f003 0303 	and.w	r3, r3, #3
 8000d08:	2b02      	cmp	r3, #2
 8000d0a:	d130      	bne.n	8000d6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	689b      	ldr	r3, [r3, #8]
 8000d10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	005b      	lsls	r3, r3, #1
 8000d16:	2203      	movs	r2, #3
 8000d18:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1c:	43db      	mvns	r3, r3
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	4013      	ands	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	68da      	ldr	r2, [r3, #12]
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	005b      	lsls	r3, r3, #1
 8000d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d30:	693a      	ldr	r2, [r7, #16]
 8000d32:	4313      	orrs	r3, r2
 8000d34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	693a      	ldr	r2, [r7, #16]
 8000d3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d42:	2201      	movs	r2, #1
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	43db      	mvns	r3, r3
 8000d4c:	693a      	ldr	r2, [r7, #16]
 8000d4e:	4013      	ands	r3, r2
 8000d50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	091b      	lsrs	r3, r3, #4
 8000d58:	f003 0201 	and.w	r2, r3, #1
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	f003 0303 	and.w	r3, r3, #3
 8000d76:	2b03      	cmp	r3, #3
 8000d78:	d118      	bne.n	8000dac <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000d80:	2201      	movs	r2, #1
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	fa02 f303 	lsl.w	r3, r2, r3
 8000d88:	43db      	mvns	r3, r3
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	08db      	lsrs	r3, r3, #3
 8000d96:	f003 0201 	and.w	r2, r3, #1
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	4313      	orrs	r3, r2
 8000da4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	693a      	ldr	r2, [r7, #16]
 8000daa:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	f003 0303 	and.w	r3, r3, #3
 8000db4:	2b03      	cmp	r3, #3
 8000db6:	d017      	beq.n	8000de8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	005b      	lsls	r3, r3, #1
 8000dc2:	2203      	movs	r2, #3
 8000dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc8:	43db      	mvns	r3, r3
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	4013      	ands	r3, r2
 8000dce:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	689a      	ldr	r2, [r3, #8]
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ddc:	693a      	ldr	r2, [r7, #16]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f003 0303 	and.w	r3, r3, #3
 8000df0:	2b02      	cmp	r3, #2
 8000df2:	d123      	bne.n	8000e3c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	08da      	lsrs	r2, r3, #3
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	3208      	adds	r2, #8
 8000dfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e00:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	f003 0307 	and.w	r3, r3, #7
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	220f      	movs	r2, #15
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	43db      	mvns	r3, r3
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	4013      	ands	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	691a      	ldr	r2, [r3, #16]
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	f003 0307 	and.w	r3, r3, #7
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	08da      	lsrs	r2, r3, #3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	3208      	adds	r2, #8
 8000e36:	6939      	ldr	r1, [r7, #16]
 8000e38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	2203      	movs	r2, #3
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	4013      	ands	r3, r2
 8000e52:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	f003 0203 	and.w	r2, r3, #3
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	005b      	lsls	r3, r3, #1
 8000e60:	fa02 f303 	lsl.w	r3, r2, r3
 8000e64:	693a      	ldr	r2, [r7, #16]
 8000e66:	4313      	orrs	r3, r2
 8000e68:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	693a      	ldr	r2, [r7, #16]
 8000e6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	f000 80ac 	beq.w	8000fd6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e7e:	4b5f      	ldr	r3, [pc, #380]	; (8000ffc <HAL_GPIO_Init+0x330>)
 8000e80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e82:	4a5e      	ldr	r2, [pc, #376]	; (8000ffc <HAL_GPIO_Init+0x330>)
 8000e84:	f043 0301 	orr.w	r3, r3, #1
 8000e88:	6613      	str	r3, [r2, #96]	; 0x60
 8000e8a:	4b5c      	ldr	r3, [pc, #368]	; (8000ffc <HAL_GPIO_Init+0x330>)
 8000e8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e8e:	f003 0301 	and.w	r3, r3, #1
 8000e92:	60bb      	str	r3, [r7, #8]
 8000e94:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e96:	4a5a      	ldr	r2, [pc, #360]	; (8001000 <HAL_GPIO_Init+0x334>)
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	089b      	lsrs	r3, r3, #2
 8000e9c:	3302      	adds	r3, #2
 8000e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	f003 0303 	and.w	r3, r3, #3
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	220f      	movs	r2, #15
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	43db      	mvns	r3, r3
 8000eb4:	693a      	ldr	r2, [r7, #16]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000ec0:	d025      	beq.n	8000f0e <HAL_GPIO_Init+0x242>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a4f      	ldr	r2, [pc, #316]	; (8001004 <HAL_GPIO_Init+0x338>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d01f      	beq.n	8000f0a <HAL_GPIO_Init+0x23e>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a4e      	ldr	r2, [pc, #312]	; (8001008 <HAL_GPIO_Init+0x33c>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d019      	beq.n	8000f06 <HAL_GPIO_Init+0x23a>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4a4d      	ldr	r2, [pc, #308]	; (800100c <HAL_GPIO_Init+0x340>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d013      	beq.n	8000f02 <HAL_GPIO_Init+0x236>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4a4c      	ldr	r2, [pc, #304]	; (8001010 <HAL_GPIO_Init+0x344>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d00d      	beq.n	8000efe <HAL_GPIO_Init+0x232>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4a4b      	ldr	r2, [pc, #300]	; (8001014 <HAL_GPIO_Init+0x348>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d007      	beq.n	8000efa <HAL_GPIO_Init+0x22e>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4a4a      	ldr	r2, [pc, #296]	; (8001018 <HAL_GPIO_Init+0x34c>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d101      	bne.n	8000ef6 <HAL_GPIO_Init+0x22a>
 8000ef2:	2306      	movs	r3, #6
 8000ef4:	e00c      	b.n	8000f10 <HAL_GPIO_Init+0x244>
 8000ef6:	2307      	movs	r3, #7
 8000ef8:	e00a      	b.n	8000f10 <HAL_GPIO_Init+0x244>
 8000efa:	2305      	movs	r3, #5
 8000efc:	e008      	b.n	8000f10 <HAL_GPIO_Init+0x244>
 8000efe:	2304      	movs	r3, #4
 8000f00:	e006      	b.n	8000f10 <HAL_GPIO_Init+0x244>
 8000f02:	2303      	movs	r3, #3
 8000f04:	e004      	b.n	8000f10 <HAL_GPIO_Init+0x244>
 8000f06:	2302      	movs	r3, #2
 8000f08:	e002      	b.n	8000f10 <HAL_GPIO_Init+0x244>
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e000      	b.n	8000f10 <HAL_GPIO_Init+0x244>
 8000f0e:	2300      	movs	r3, #0
 8000f10:	697a      	ldr	r2, [r7, #20]
 8000f12:	f002 0203 	and.w	r2, r2, #3
 8000f16:	0092      	lsls	r2, r2, #2
 8000f18:	4093      	lsls	r3, r2
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f20:	4937      	ldr	r1, [pc, #220]	; (8001000 <HAL_GPIO_Init+0x334>)
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	089b      	lsrs	r3, r3, #2
 8000f26:	3302      	adds	r3, #2
 8000f28:	693a      	ldr	r2, [r7, #16]
 8000f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f2e:	4b3b      	ldr	r3, [pc, #236]	; (800101c <HAL_GPIO_Init+0x350>)
 8000f30:	689b      	ldr	r3, [r3, #8]
 8000f32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	43db      	mvns	r3, r3
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d003      	beq.n	8000f52 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000f52:	4a32      	ldr	r2, [pc, #200]	; (800101c <HAL_GPIO_Init+0x350>)
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000f58:	4b30      	ldr	r3, [pc, #192]	; (800101c <HAL_GPIO_Init+0x350>)
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	43db      	mvns	r3, r3
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	4013      	ands	r3, r2
 8000f66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d003      	beq.n	8000f7c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000f7c:	4a27      	ldr	r2, [pc, #156]	; (800101c <HAL_GPIO_Init+0x350>)
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000f82:	4b26      	ldr	r3, [pc, #152]	; (800101c <HAL_GPIO_Init+0x350>)
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	43db      	mvns	r3, r3
 8000f8c:	693a      	ldr	r2, [r7, #16]
 8000f8e:	4013      	ands	r3, r2
 8000f90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d003      	beq.n	8000fa6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000fa6:	4a1d      	ldr	r2, [pc, #116]	; (800101c <HAL_GPIO_Init+0x350>)
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000fac:	4b1b      	ldr	r3, [pc, #108]	; (800101c <HAL_GPIO_Init+0x350>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	43db      	mvns	r3, r3
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d003      	beq.n	8000fd0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000fd0:	4a12      	ldr	r2, [pc, #72]	; (800101c <HAL_GPIO_Init+0x350>)
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	fa22 f303 	lsr.w	r3, r2, r3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	f47f ae78 	bne.w	8000cdc <HAL_GPIO_Init+0x10>
  }
}
 8000fec:	bf00      	nop
 8000fee:	bf00      	nop
 8000ff0:	371c      	adds	r7, #28
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	40021000 	.word	0x40021000
 8001000:	40010000 	.word	0x40010000
 8001004:	48000400 	.word	0x48000400
 8001008:	48000800 	.word	0x48000800
 800100c:	48000c00 	.word	0x48000c00
 8001010:	48001000 	.word	0x48001000
 8001014:	48001400 	.word	0x48001400
 8001018:	48001800 	.word	0x48001800
 800101c:	40010400 	.word	0x40010400

08001020 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001024:	4b04      	ldr	r3, [pc, #16]	; (8001038 <HAL_PWREx_GetVoltageRange+0x18>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800102c:	4618      	mov	r0, r3
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	40007000 	.word	0x40007000

0800103c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800104a:	d130      	bne.n	80010ae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800104c:	4b23      	ldr	r3, [pc, #140]	; (80010dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001054:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001058:	d038      	beq.n	80010cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800105a:	4b20      	ldr	r3, [pc, #128]	; (80010dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001062:	4a1e      	ldr	r2, [pc, #120]	; (80010dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001064:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001068:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800106a:	4b1d      	ldr	r3, [pc, #116]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	2232      	movs	r2, #50	; 0x32
 8001070:	fb02 f303 	mul.w	r3, r2, r3
 8001074:	4a1b      	ldr	r2, [pc, #108]	; (80010e4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001076:	fba2 2303 	umull	r2, r3, r2, r3
 800107a:	0c9b      	lsrs	r3, r3, #18
 800107c:	3301      	adds	r3, #1
 800107e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001080:	e002      	b.n	8001088 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	3b01      	subs	r3, #1
 8001086:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001088:	4b14      	ldr	r3, [pc, #80]	; (80010dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001090:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001094:	d102      	bne.n	800109c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d1f2      	bne.n	8001082 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800109c:	4b0f      	ldr	r3, [pc, #60]	; (80010dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800109e:	695b      	ldr	r3, [r3, #20]
 80010a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010a8:	d110      	bne.n	80010cc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80010aa:	2303      	movs	r3, #3
 80010ac:	e00f      	b.n	80010ce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80010ae:	4b0b      	ldr	r3, [pc, #44]	; (80010dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80010b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010ba:	d007      	beq.n	80010cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80010bc:	4b07      	ldr	r3, [pc, #28]	; (80010dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80010c4:	4a05      	ldr	r2, [pc, #20]	; (80010dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010ca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80010cc:	2300      	movs	r3, #0
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3714      	adds	r7, #20
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	40007000 	.word	0x40007000
 80010e0:	20000000 	.word	0x20000000
 80010e4:	431bde83 	.word	0x431bde83

080010e8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b088      	sub	sp, #32
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d101      	bne.n	80010fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e3ca      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010fa:	4b97      	ldr	r3, [pc, #604]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80010fc:	689b      	ldr	r3, [r3, #8]
 80010fe:	f003 030c 	and.w	r3, r3, #12
 8001102:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001104:	4b94      	ldr	r3, [pc, #592]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	f003 0303 	and.w	r3, r3, #3
 800110c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f003 0310 	and.w	r3, r3, #16
 8001116:	2b00      	cmp	r3, #0
 8001118:	f000 80e4 	beq.w	80012e4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d007      	beq.n	8001132 <HAL_RCC_OscConfig+0x4a>
 8001122:	69bb      	ldr	r3, [r7, #24]
 8001124:	2b0c      	cmp	r3, #12
 8001126:	f040 808b 	bne.w	8001240 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	2b01      	cmp	r3, #1
 800112e:	f040 8087 	bne.w	8001240 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001132:	4b89      	ldr	r3, [pc, #548]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	2b00      	cmp	r3, #0
 800113c:	d005      	beq.n	800114a <HAL_RCC_OscConfig+0x62>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d101      	bne.n	800114a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e3a2      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6a1a      	ldr	r2, [r3, #32]
 800114e:	4b82      	ldr	r3, [pc, #520]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 0308 	and.w	r3, r3, #8
 8001156:	2b00      	cmp	r3, #0
 8001158:	d004      	beq.n	8001164 <HAL_RCC_OscConfig+0x7c>
 800115a:	4b7f      	ldr	r3, [pc, #508]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001162:	e005      	b.n	8001170 <HAL_RCC_OscConfig+0x88>
 8001164:	4b7c      	ldr	r3, [pc, #496]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 8001166:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800116a:	091b      	lsrs	r3, r3, #4
 800116c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001170:	4293      	cmp	r3, r2
 8001172:	d223      	bcs.n	80011bc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6a1b      	ldr	r3, [r3, #32]
 8001178:	4618      	mov	r0, r3
 800117a:	f000 fd55 	bl	8001c28 <RCC_SetFlashLatencyFromMSIRange>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001184:	2301      	movs	r3, #1
 8001186:	e383      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001188:	4b73      	ldr	r3, [pc, #460]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a72      	ldr	r2, [pc, #456]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 800118e:	f043 0308 	orr.w	r3, r3, #8
 8001192:	6013      	str	r3, [r2, #0]
 8001194:	4b70      	ldr	r3, [pc, #448]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6a1b      	ldr	r3, [r3, #32]
 80011a0:	496d      	ldr	r1, [pc, #436]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80011a2:	4313      	orrs	r3, r2
 80011a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011a6:	4b6c      	ldr	r3, [pc, #432]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	021b      	lsls	r3, r3, #8
 80011b4:	4968      	ldr	r1, [pc, #416]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80011b6:	4313      	orrs	r3, r2
 80011b8:	604b      	str	r3, [r1, #4]
 80011ba:	e025      	b.n	8001208 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011bc:	4b66      	ldr	r3, [pc, #408]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a65      	ldr	r2, [pc, #404]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80011c2:	f043 0308 	orr.w	r3, r3, #8
 80011c6:	6013      	str	r3, [r2, #0]
 80011c8:	4b63      	ldr	r3, [pc, #396]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6a1b      	ldr	r3, [r3, #32]
 80011d4:	4960      	ldr	r1, [pc, #384]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80011d6:	4313      	orrs	r3, r2
 80011d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011da:	4b5f      	ldr	r3, [pc, #380]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	021b      	lsls	r3, r3, #8
 80011e8:	495b      	ldr	r1, [pc, #364]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80011ea:	4313      	orrs	r3, r2
 80011ec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d109      	bne.n	8001208 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6a1b      	ldr	r3, [r3, #32]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f000 fd15 	bl	8001c28 <RCC_SetFlashLatencyFromMSIRange>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	e343      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001208:	f000 fc4a 	bl	8001aa0 <HAL_RCC_GetSysClockFreq>
 800120c:	4602      	mov	r2, r0
 800120e:	4b52      	ldr	r3, [pc, #328]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	091b      	lsrs	r3, r3, #4
 8001214:	f003 030f 	and.w	r3, r3, #15
 8001218:	4950      	ldr	r1, [pc, #320]	; (800135c <HAL_RCC_OscConfig+0x274>)
 800121a:	5ccb      	ldrb	r3, [r1, r3]
 800121c:	f003 031f 	and.w	r3, r3, #31
 8001220:	fa22 f303 	lsr.w	r3, r2, r3
 8001224:	4a4e      	ldr	r2, [pc, #312]	; (8001360 <HAL_RCC_OscConfig+0x278>)
 8001226:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001228:	4b4e      	ldr	r3, [pc, #312]	; (8001364 <HAL_RCC_OscConfig+0x27c>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff fc0b 	bl	8000a48 <HAL_InitTick>
 8001232:	4603      	mov	r3, r0
 8001234:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001236:	7bfb      	ldrb	r3, [r7, #15]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d052      	beq.n	80012e2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800123c:	7bfb      	ldrb	r3, [r7, #15]
 800123e:	e327      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d032      	beq.n	80012ae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001248:	4b43      	ldr	r3, [pc, #268]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a42      	ldr	r2, [pc, #264]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 800124e:	f043 0301 	orr.w	r3, r3, #1
 8001252:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001254:	f7ff fc48 	bl	8000ae8 <HAL_GetTick>
 8001258:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800125a:	e008      	b.n	800126e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800125c:	f7ff fc44 	bl	8000ae8 <HAL_GetTick>
 8001260:	4602      	mov	r2, r0
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	2b02      	cmp	r3, #2
 8001268:	d901      	bls.n	800126e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800126a:	2303      	movs	r3, #3
 800126c:	e310      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800126e:	4b3a      	ldr	r3, [pc, #232]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0302 	and.w	r3, r3, #2
 8001276:	2b00      	cmp	r3, #0
 8001278:	d0f0      	beq.n	800125c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800127a:	4b37      	ldr	r3, [pc, #220]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a36      	ldr	r2, [pc, #216]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 8001280:	f043 0308 	orr.w	r3, r3, #8
 8001284:	6013      	str	r3, [r2, #0]
 8001286:	4b34      	ldr	r3, [pc, #208]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6a1b      	ldr	r3, [r3, #32]
 8001292:	4931      	ldr	r1, [pc, #196]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 8001294:	4313      	orrs	r3, r2
 8001296:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001298:	4b2f      	ldr	r3, [pc, #188]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	69db      	ldr	r3, [r3, #28]
 80012a4:	021b      	lsls	r3, r3, #8
 80012a6:	492c      	ldr	r1, [pc, #176]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80012a8:	4313      	orrs	r3, r2
 80012aa:	604b      	str	r3, [r1, #4]
 80012ac:	e01a      	b.n	80012e4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80012ae:	4b2a      	ldr	r3, [pc, #168]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a29      	ldr	r2, [pc, #164]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80012b4:	f023 0301 	bic.w	r3, r3, #1
 80012b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80012ba:	f7ff fc15 	bl	8000ae8 <HAL_GetTick>
 80012be:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80012c0:	e008      	b.n	80012d4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012c2:	f7ff fc11 	bl	8000ae8 <HAL_GetTick>
 80012c6:	4602      	mov	r2, r0
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d901      	bls.n	80012d4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e2dd      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80012d4:	4b20      	ldr	r3, [pc, #128]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 0302 	and.w	r3, r3, #2
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d1f0      	bne.n	80012c2 <HAL_RCC_OscConfig+0x1da>
 80012e0:	e000      	b.n	80012e4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80012e2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f003 0301 	and.w	r3, r3, #1
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d074      	beq.n	80013da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80012f0:	69bb      	ldr	r3, [r7, #24]
 80012f2:	2b08      	cmp	r3, #8
 80012f4:	d005      	beq.n	8001302 <HAL_RCC_OscConfig+0x21a>
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	2b0c      	cmp	r3, #12
 80012fa:	d10e      	bne.n	800131a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	2b03      	cmp	r3, #3
 8001300:	d10b      	bne.n	800131a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001302:	4b15      	ldr	r3, [pc, #84]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d064      	beq.n	80013d8 <HAL_RCC_OscConfig+0x2f0>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d160      	bne.n	80013d8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	e2ba      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001322:	d106      	bne.n	8001332 <HAL_RCC_OscConfig+0x24a>
 8001324:	4b0c      	ldr	r3, [pc, #48]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a0b      	ldr	r2, [pc, #44]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 800132a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800132e:	6013      	str	r3, [r2, #0]
 8001330:	e026      	b.n	8001380 <HAL_RCC_OscConfig+0x298>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800133a:	d115      	bne.n	8001368 <HAL_RCC_OscConfig+0x280>
 800133c:	4b06      	ldr	r3, [pc, #24]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a05      	ldr	r2, [pc, #20]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 8001342:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001346:	6013      	str	r3, [r2, #0]
 8001348:	4b03      	ldr	r3, [pc, #12]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a02      	ldr	r2, [pc, #8]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 800134e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001352:	6013      	str	r3, [r2, #0]
 8001354:	e014      	b.n	8001380 <HAL_RCC_OscConfig+0x298>
 8001356:	bf00      	nop
 8001358:	40021000 	.word	0x40021000
 800135c:	08004058 	.word	0x08004058
 8001360:	20000000 	.word	0x20000000
 8001364:	20000004 	.word	0x20000004
 8001368:	4ba0      	ldr	r3, [pc, #640]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a9f      	ldr	r2, [pc, #636]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 800136e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001372:	6013      	str	r3, [r2, #0]
 8001374:	4b9d      	ldr	r3, [pc, #628]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a9c      	ldr	r2, [pc, #624]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 800137a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800137e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d013      	beq.n	80013b0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001388:	f7ff fbae 	bl	8000ae8 <HAL_GetTick>
 800138c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800138e:	e008      	b.n	80013a2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001390:	f7ff fbaa 	bl	8000ae8 <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	2b64      	cmp	r3, #100	; 0x64
 800139c:	d901      	bls.n	80013a2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800139e:	2303      	movs	r3, #3
 80013a0:	e276      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013a2:	4b92      	ldr	r3, [pc, #584]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d0f0      	beq.n	8001390 <HAL_RCC_OscConfig+0x2a8>
 80013ae:	e014      	b.n	80013da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013b0:	f7ff fb9a 	bl	8000ae8 <HAL_GetTick>
 80013b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013b6:	e008      	b.n	80013ca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013b8:	f7ff fb96 	bl	8000ae8 <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	2b64      	cmp	r3, #100	; 0x64
 80013c4:	d901      	bls.n	80013ca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80013c6:	2303      	movs	r3, #3
 80013c8:	e262      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013ca:	4b88      	ldr	r3, [pc, #544]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d1f0      	bne.n	80013b8 <HAL_RCC_OscConfig+0x2d0>
 80013d6:	e000      	b.n	80013da <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d060      	beq.n	80014a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	2b04      	cmp	r3, #4
 80013ea:	d005      	beq.n	80013f8 <HAL_RCC_OscConfig+0x310>
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	2b0c      	cmp	r3, #12
 80013f0:	d119      	bne.n	8001426 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	2b02      	cmp	r3, #2
 80013f6:	d116      	bne.n	8001426 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013f8:	4b7c      	ldr	r3, [pc, #496]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001400:	2b00      	cmp	r3, #0
 8001402:	d005      	beq.n	8001410 <HAL_RCC_OscConfig+0x328>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d101      	bne.n	8001410 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e23f      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001410:	4b76      	ldr	r3, [pc, #472]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	691b      	ldr	r3, [r3, #16]
 800141c:	061b      	lsls	r3, r3, #24
 800141e:	4973      	ldr	r1, [pc, #460]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 8001420:	4313      	orrs	r3, r2
 8001422:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001424:	e040      	b.n	80014a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d023      	beq.n	8001476 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800142e:	4b6f      	ldr	r3, [pc, #444]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a6e      	ldr	r2, [pc, #440]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 8001434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001438:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800143a:	f7ff fb55 	bl	8000ae8 <HAL_GetTick>
 800143e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001440:	e008      	b.n	8001454 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001442:	f7ff fb51 	bl	8000ae8 <HAL_GetTick>
 8001446:	4602      	mov	r2, r0
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	2b02      	cmp	r3, #2
 800144e:	d901      	bls.n	8001454 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	e21d      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001454:	4b65      	ldr	r3, [pc, #404]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800145c:	2b00      	cmp	r3, #0
 800145e:	d0f0      	beq.n	8001442 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001460:	4b62      	ldr	r3, [pc, #392]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	691b      	ldr	r3, [r3, #16]
 800146c:	061b      	lsls	r3, r3, #24
 800146e:	495f      	ldr	r1, [pc, #380]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 8001470:	4313      	orrs	r3, r2
 8001472:	604b      	str	r3, [r1, #4]
 8001474:	e018      	b.n	80014a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001476:	4b5d      	ldr	r3, [pc, #372]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a5c      	ldr	r2, [pc, #368]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 800147c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001480:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001482:	f7ff fb31 	bl	8000ae8 <HAL_GetTick>
 8001486:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001488:	e008      	b.n	800149c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800148a:	f7ff fb2d 	bl	8000ae8 <HAL_GetTick>
 800148e:	4602      	mov	r2, r0
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e1f9      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800149c:	4b53      	ldr	r3, [pc, #332]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d1f0      	bne.n	800148a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 0308 	and.w	r3, r3, #8
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d03c      	beq.n	800152e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	695b      	ldr	r3, [r3, #20]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d01c      	beq.n	80014f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014bc:	4b4b      	ldr	r3, [pc, #300]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 80014be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014c2:	4a4a      	ldr	r2, [pc, #296]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014cc:	f7ff fb0c 	bl	8000ae8 <HAL_GetTick>
 80014d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80014d2:	e008      	b.n	80014e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014d4:	f7ff fb08 	bl	8000ae8 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d901      	bls.n	80014e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e1d4      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80014e6:	4b41      	ldr	r3, [pc, #260]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 80014e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014ec:	f003 0302 	and.w	r3, r3, #2
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d0ef      	beq.n	80014d4 <HAL_RCC_OscConfig+0x3ec>
 80014f4:	e01b      	b.n	800152e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014f6:	4b3d      	ldr	r3, [pc, #244]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 80014f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014fc:	4a3b      	ldr	r2, [pc, #236]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 80014fe:	f023 0301 	bic.w	r3, r3, #1
 8001502:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001506:	f7ff faef 	bl	8000ae8 <HAL_GetTick>
 800150a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800150c:	e008      	b.n	8001520 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800150e:	f7ff faeb 	bl	8000ae8 <HAL_GetTick>
 8001512:	4602      	mov	r2, r0
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d901      	bls.n	8001520 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e1b7      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001520:	4b32      	ldr	r3, [pc, #200]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 8001522:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	2b00      	cmp	r3, #0
 800152c:	d1ef      	bne.n	800150e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0304 	and.w	r3, r3, #4
 8001536:	2b00      	cmp	r3, #0
 8001538:	f000 80a6 	beq.w	8001688 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800153c:	2300      	movs	r3, #0
 800153e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001540:	4b2a      	ldr	r3, [pc, #168]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 8001542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d10d      	bne.n	8001568 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800154c:	4b27      	ldr	r3, [pc, #156]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 800154e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001550:	4a26      	ldr	r2, [pc, #152]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 8001552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001556:	6593      	str	r3, [r2, #88]	; 0x58
 8001558:	4b24      	ldr	r3, [pc, #144]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 800155a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800155c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001560:	60bb      	str	r3, [r7, #8]
 8001562:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001564:	2301      	movs	r3, #1
 8001566:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001568:	4b21      	ldr	r3, [pc, #132]	; (80015f0 <HAL_RCC_OscConfig+0x508>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001570:	2b00      	cmp	r3, #0
 8001572:	d118      	bne.n	80015a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001574:	4b1e      	ldr	r3, [pc, #120]	; (80015f0 <HAL_RCC_OscConfig+0x508>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a1d      	ldr	r2, [pc, #116]	; (80015f0 <HAL_RCC_OscConfig+0x508>)
 800157a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800157e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001580:	f7ff fab2 	bl	8000ae8 <HAL_GetTick>
 8001584:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001586:	e008      	b.n	800159a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001588:	f7ff faae 	bl	8000ae8 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	2b02      	cmp	r3, #2
 8001594:	d901      	bls.n	800159a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001596:	2303      	movs	r3, #3
 8001598:	e17a      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800159a:	4b15      	ldr	r3, [pc, #84]	; (80015f0 <HAL_RCC_OscConfig+0x508>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d0f0      	beq.n	8001588 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	2b01      	cmp	r3, #1
 80015ac:	d108      	bne.n	80015c0 <HAL_RCC_OscConfig+0x4d8>
 80015ae:	4b0f      	ldr	r3, [pc, #60]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 80015b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015b4:	4a0d      	ldr	r2, [pc, #52]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 80015b6:	f043 0301 	orr.w	r3, r3, #1
 80015ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80015be:	e029      	b.n	8001614 <HAL_RCC_OscConfig+0x52c>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	2b05      	cmp	r3, #5
 80015c6:	d115      	bne.n	80015f4 <HAL_RCC_OscConfig+0x50c>
 80015c8:	4b08      	ldr	r3, [pc, #32]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 80015ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015ce:	4a07      	ldr	r2, [pc, #28]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 80015d0:	f043 0304 	orr.w	r3, r3, #4
 80015d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80015d8:	4b04      	ldr	r3, [pc, #16]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 80015da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015de:	4a03      	ldr	r2, [pc, #12]	; (80015ec <HAL_RCC_OscConfig+0x504>)
 80015e0:	f043 0301 	orr.w	r3, r3, #1
 80015e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80015e8:	e014      	b.n	8001614 <HAL_RCC_OscConfig+0x52c>
 80015ea:	bf00      	nop
 80015ec:	40021000 	.word	0x40021000
 80015f0:	40007000 	.word	0x40007000
 80015f4:	4b9c      	ldr	r3, [pc, #624]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 80015f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015fa:	4a9b      	ldr	r2, [pc, #620]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 80015fc:	f023 0301 	bic.w	r3, r3, #1
 8001600:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001604:	4b98      	ldr	r3, [pc, #608]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 8001606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800160a:	4a97      	ldr	r2, [pc, #604]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 800160c:	f023 0304 	bic.w	r3, r3, #4
 8001610:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d016      	beq.n	800164a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800161c:	f7ff fa64 	bl	8000ae8 <HAL_GetTick>
 8001620:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001622:	e00a      	b.n	800163a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001624:	f7ff fa60 	bl	8000ae8 <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001632:	4293      	cmp	r3, r2
 8001634:	d901      	bls.n	800163a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001636:	2303      	movs	r3, #3
 8001638:	e12a      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800163a:	4b8b      	ldr	r3, [pc, #556]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 800163c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001640:	f003 0302 	and.w	r3, r3, #2
 8001644:	2b00      	cmp	r3, #0
 8001646:	d0ed      	beq.n	8001624 <HAL_RCC_OscConfig+0x53c>
 8001648:	e015      	b.n	8001676 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800164a:	f7ff fa4d 	bl	8000ae8 <HAL_GetTick>
 800164e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001650:	e00a      	b.n	8001668 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001652:	f7ff fa49 	bl	8000ae8 <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001660:	4293      	cmp	r3, r2
 8001662:	d901      	bls.n	8001668 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001664:	2303      	movs	r3, #3
 8001666:	e113      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001668:	4b7f      	ldr	r3, [pc, #508]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 800166a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	2b00      	cmp	r3, #0
 8001674:	d1ed      	bne.n	8001652 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001676:	7ffb      	ldrb	r3, [r7, #31]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d105      	bne.n	8001688 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800167c:	4b7a      	ldr	r3, [pc, #488]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 800167e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001680:	4a79      	ldr	r2, [pc, #484]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 8001682:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001686:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800168c:	2b00      	cmp	r3, #0
 800168e:	f000 80fe 	beq.w	800188e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001696:	2b02      	cmp	r3, #2
 8001698:	f040 80d0 	bne.w	800183c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800169c:	4b72      	ldr	r3, [pc, #456]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	f003 0203 	and.w	r2, r3, #3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d130      	bne.n	8001712 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	3b01      	subs	r3, #1
 80016bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80016be:	429a      	cmp	r2, r3
 80016c0:	d127      	bne.n	8001712 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d11f      	bne.n	8001712 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80016dc:	2a07      	cmp	r2, #7
 80016de:	bf14      	ite	ne
 80016e0:	2201      	movne	r2, #1
 80016e2:	2200      	moveq	r2, #0
 80016e4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d113      	bne.n	8001712 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016f4:	085b      	lsrs	r3, r3, #1
 80016f6:	3b01      	subs	r3, #1
 80016f8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d109      	bne.n	8001712 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001708:	085b      	lsrs	r3, r3, #1
 800170a:	3b01      	subs	r3, #1
 800170c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800170e:	429a      	cmp	r2, r3
 8001710:	d06e      	beq.n	80017f0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001712:	69bb      	ldr	r3, [r7, #24]
 8001714:	2b0c      	cmp	r3, #12
 8001716:	d069      	beq.n	80017ec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001718:	4b53      	ldr	r3, [pc, #332]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001720:	2b00      	cmp	r3, #0
 8001722:	d105      	bne.n	8001730 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001724:	4b50      	ldr	r3, [pc, #320]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e0ad      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001734:	4b4c      	ldr	r3, [pc, #304]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a4b      	ldr	r2, [pc, #300]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 800173a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800173e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001740:	f7ff f9d2 	bl	8000ae8 <HAL_GetTick>
 8001744:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001746:	e008      	b.n	800175a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001748:	f7ff f9ce 	bl	8000ae8 <HAL_GetTick>
 800174c:	4602      	mov	r2, r0
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	2b02      	cmp	r3, #2
 8001754:	d901      	bls.n	800175a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e09a      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800175a:	4b43      	ldr	r3, [pc, #268]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d1f0      	bne.n	8001748 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001766:	4b40      	ldr	r3, [pc, #256]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 8001768:	68da      	ldr	r2, [r3, #12]
 800176a:	4b40      	ldr	r3, [pc, #256]	; (800186c <HAL_RCC_OscConfig+0x784>)
 800176c:	4013      	ands	r3, r2
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001776:	3a01      	subs	r2, #1
 8001778:	0112      	lsls	r2, r2, #4
 800177a:	4311      	orrs	r1, r2
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001780:	0212      	lsls	r2, r2, #8
 8001782:	4311      	orrs	r1, r2
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001788:	0852      	lsrs	r2, r2, #1
 800178a:	3a01      	subs	r2, #1
 800178c:	0552      	lsls	r2, r2, #21
 800178e:	4311      	orrs	r1, r2
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001794:	0852      	lsrs	r2, r2, #1
 8001796:	3a01      	subs	r2, #1
 8001798:	0652      	lsls	r2, r2, #25
 800179a:	4311      	orrs	r1, r2
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80017a0:	0912      	lsrs	r2, r2, #4
 80017a2:	0452      	lsls	r2, r2, #17
 80017a4:	430a      	orrs	r2, r1
 80017a6:	4930      	ldr	r1, [pc, #192]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 80017a8:	4313      	orrs	r3, r2
 80017aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80017ac:	4b2e      	ldr	r3, [pc, #184]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a2d      	ldr	r2, [pc, #180]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 80017b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80017b8:	4b2b      	ldr	r3, [pc, #172]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	4a2a      	ldr	r2, [pc, #168]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 80017be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80017c4:	f7ff f990 	bl	8000ae8 <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017cc:	f7ff f98c 	bl	8000ae8 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e058      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017de:	4b22      	ldr	r3, [pc, #136]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d0f0      	beq.n	80017cc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80017ea:	e050      	b.n	800188e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e04f      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017f0:	4b1d      	ldr	r3, [pc, #116]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d148      	bne.n	800188e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80017fc:	4b1a      	ldr	r3, [pc, #104]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a19      	ldr	r2, [pc, #100]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 8001802:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001806:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001808:	4b17      	ldr	r3, [pc, #92]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	4a16      	ldr	r2, [pc, #88]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 800180e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001812:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001814:	f7ff f968 	bl	8000ae8 <HAL_GetTick>
 8001818:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800181a:	e008      	b.n	800182e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800181c:	f7ff f964 	bl	8000ae8 <HAL_GetTick>
 8001820:	4602      	mov	r2, r0
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	2b02      	cmp	r3, #2
 8001828:	d901      	bls.n	800182e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e030      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800182e:	4b0e      	ldr	r3, [pc, #56]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001836:	2b00      	cmp	r3, #0
 8001838:	d0f0      	beq.n	800181c <HAL_RCC_OscConfig+0x734>
 800183a:	e028      	b.n	800188e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	2b0c      	cmp	r3, #12
 8001840:	d023      	beq.n	800188a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001842:	4b09      	ldr	r3, [pc, #36]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a08      	ldr	r2, [pc, #32]	; (8001868 <HAL_RCC_OscConfig+0x780>)
 8001848:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800184c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800184e:	f7ff f94b 	bl	8000ae8 <HAL_GetTick>
 8001852:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001854:	e00c      	b.n	8001870 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001856:	f7ff f947 	bl	8000ae8 <HAL_GetTick>
 800185a:	4602      	mov	r2, r0
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	2b02      	cmp	r3, #2
 8001862:	d905      	bls.n	8001870 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001864:	2303      	movs	r3, #3
 8001866:	e013      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
 8001868:	40021000 	.word	0x40021000
 800186c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001870:	4b09      	ldr	r3, [pc, #36]	; (8001898 <HAL_RCC_OscConfig+0x7b0>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001878:	2b00      	cmp	r3, #0
 800187a:	d1ec      	bne.n	8001856 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800187c:	4b06      	ldr	r3, [pc, #24]	; (8001898 <HAL_RCC_OscConfig+0x7b0>)
 800187e:	68da      	ldr	r2, [r3, #12]
 8001880:	4905      	ldr	r1, [pc, #20]	; (8001898 <HAL_RCC_OscConfig+0x7b0>)
 8001882:	4b06      	ldr	r3, [pc, #24]	; (800189c <HAL_RCC_OscConfig+0x7b4>)
 8001884:	4013      	ands	r3, r2
 8001886:	60cb      	str	r3, [r1, #12]
 8001888:	e001      	b.n	800188e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e000      	b.n	8001890 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800188e:	2300      	movs	r3, #0
}
 8001890:	4618      	mov	r0, r3
 8001892:	3720      	adds	r7, #32
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40021000 	.word	0x40021000
 800189c:	feeefffc 	.word	0xfeeefffc

080018a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e0e7      	b.n	8001a84 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018b4:	4b75      	ldr	r3, [pc, #468]	; (8001a8c <HAL_RCC_ClockConfig+0x1ec>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0307 	and.w	r3, r3, #7
 80018bc:	683a      	ldr	r2, [r7, #0]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d910      	bls.n	80018e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018c2:	4b72      	ldr	r3, [pc, #456]	; (8001a8c <HAL_RCC_ClockConfig+0x1ec>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f023 0207 	bic.w	r2, r3, #7
 80018ca:	4970      	ldr	r1, [pc, #448]	; (8001a8c <HAL_RCC_ClockConfig+0x1ec>)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	4313      	orrs	r3, r2
 80018d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018d2:	4b6e      	ldr	r3, [pc, #440]	; (8001a8c <HAL_RCC_ClockConfig+0x1ec>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	683a      	ldr	r2, [r7, #0]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d001      	beq.n	80018e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e0cf      	b.n	8001a84 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0302 	and.w	r3, r3, #2
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d010      	beq.n	8001912 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689a      	ldr	r2, [r3, #8]
 80018f4:	4b66      	ldr	r3, [pc, #408]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d908      	bls.n	8001912 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001900:	4b63      	ldr	r3, [pc, #396]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	4960      	ldr	r1, [pc, #384]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 800190e:	4313      	orrs	r3, r2
 8001910:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	2b00      	cmp	r3, #0
 800191c:	d04c      	beq.n	80019b8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	2b03      	cmp	r3, #3
 8001924:	d107      	bne.n	8001936 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001926:	4b5a      	ldr	r3, [pc, #360]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d121      	bne.n	8001976 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e0a6      	b.n	8001a84 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	2b02      	cmp	r3, #2
 800193c:	d107      	bne.n	800194e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800193e:	4b54      	ldr	r3, [pc, #336]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d115      	bne.n	8001976 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e09a      	b.n	8001a84 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d107      	bne.n	8001966 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001956:	4b4e      	ldr	r3, [pc, #312]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d109      	bne.n	8001976 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e08e      	b.n	8001a84 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001966:	4b4a      	ldr	r3, [pc, #296]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e086      	b.n	8001a84 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001976:	4b46      	ldr	r3, [pc, #280]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	f023 0203 	bic.w	r2, r3, #3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	4943      	ldr	r1, [pc, #268]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 8001984:	4313      	orrs	r3, r2
 8001986:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001988:	f7ff f8ae 	bl	8000ae8 <HAL_GetTick>
 800198c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800198e:	e00a      	b.n	80019a6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001990:	f7ff f8aa 	bl	8000ae8 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	f241 3288 	movw	r2, #5000	; 0x1388
 800199e:	4293      	cmp	r3, r2
 80019a0:	d901      	bls.n	80019a6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e06e      	b.n	8001a84 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019a6:	4b3a      	ldr	r3, [pc, #232]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f003 020c 	and.w	r2, r3, #12
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d1eb      	bne.n	8001990 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0302 	and.w	r3, r3, #2
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d010      	beq.n	80019e6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	689a      	ldr	r2, [r3, #8]
 80019c8:	4b31      	ldr	r3, [pc, #196]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d208      	bcs.n	80019e6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019d4:	4b2e      	ldr	r3, [pc, #184]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	492b      	ldr	r1, [pc, #172]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 80019e2:	4313      	orrs	r3, r2
 80019e4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019e6:	4b29      	ldr	r3, [pc, #164]	; (8001a8c <HAL_RCC_ClockConfig+0x1ec>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	683a      	ldr	r2, [r7, #0]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d210      	bcs.n	8001a16 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019f4:	4b25      	ldr	r3, [pc, #148]	; (8001a8c <HAL_RCC_ClockConfig+0x1ec>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f023 0207 	bic.w	r2, r3, #7
 80019fc:	4923      	ldr	r1, [pc, #140]	; (8001a8c <HAL_RCC_ClockConfig+0x1ec>)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a04:	4b21      	ldr	r3, [pc, #132]	; (8001a8c <HAL_RCC_ClockConfig+0x1ec>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0307 	and.w	r3, r3, #7
 8001a0c:	683a      	ldr	r2, [r7, #0]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d001      	beq.n	8001a16 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e036      	b.n	8001a84 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 0304 	and.w	r3, r3, #4
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d008      	beq.n	8001a34 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a22:	4b1b      	ldr	r3, [pc, #108]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	4918      	ldr	r1, [pc, #96]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 8001a30:	4313      	orrs	r3, r2
 8001a32:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0308 	and.w	r3, r3, #8
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d009      	beq.n	8001a54 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a40:	4b13      	ldr	r3, [pc, #76]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	691b      	ldr	r3, [r3, #16]
 8001a4c:	00db      	lsls	r3, r3, #3
 8001a4e:	4910      	ldr	r1, [pc, #64]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 8001a50:	4313      	orrs	r3, r2
 8001a52:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a54:	f000 f824 	bl	8001aa0 <HAL_RCC_GetSysClockFreq>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	4b0d      	ldr	r3, [pc, #52]	; (8001a90 <HAL_RCC_ClockConfig+0x1f0>)
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	091b      	lsrs	r3, r3, #4
 8001a60:	f003 030f 	and.w	r3, r3, #15
 8001a64:	490b      	ldr	r1, [pc, #44]	; (8001a94 <HAL_RCC_ClockConfig+0x1f4>)
 8001a66:	5ccb      	ldrb	r3, [r1, r3]
 8001a68:	f003 031f 	and.w	r3, r3, #31
 8001a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a70:	4a09      	ldr	r2, [pc, #36]	; (8001a98 <HAL_RCC_ClockConfig+0x1f8>)
 8001a72:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001a74:	4b09      	ldr	r3, [pc, #36]	; (8001a9c <HAL_RCC_ClockConfig+0x1fc>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7fe ffe5 	bl	8000a48 <HAL_InitTick>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	72fb      	strb	r3, [r7, #11]

  return status;
 8001a82:	7afb      	ldrb	r3, [r7, #11]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3710      	adds	r7, #16
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40022000 	.word	0x40022000
 8001a90:	40021000 	.word	0x40021000
 8001a94:	08004058 	.word	0x08004058
 8001a98:	20000000 	.word	0x20000000
 8001a9c:	20000004 	.word	0x20000004

08001aa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b089      	sub	sp, #36	; 0x24
 8001aa4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61fb      	str	r3, [r7, #28]
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001aae:	4b3e      	ldr	r3, [pc, #248]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f003 030c 	and.w	r3, r3, #12
 8001ab6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ab8:	4b3b      	ldr	r3, [pc, #236]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	f003 0303 	and.w	r3, r3, #3
 8001ac0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d005      	beq.n	8001ad4 <HAL_RCC_GetSysClockFreq+0x34>
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	2b0c      	cmp	r3, #12
 8001acc:	d121      	bne.n	8001b12 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d11e      	bne.n	8001b12 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001ad4:	4b34      	ldr	r3, [pc, #208]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0308 	and.w	r3, r3, #8
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d107      	bne.n	8001af0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001ae0:	4b31      	ldr	r3, [pc, #196]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ae2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ae6:	0a1b      	lsrs	r3, r3, #8
 8001ae8:	f003 030f 	and.w	r3, r3, #15
 8001aec:	61fb      	str	r3, [r7, #28]
 8001aee:	e005      	b.n	8001afc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001af0:	4b2d      	ldr	r3, [pc, #180]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	091b      	lsrs	r3, r3, #4
 8001af6:	f003 030f 	and.w	r3, r3, #15
 8001afa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001afc:	4a2b      	ldr	r2, [pc, #172]	; (8001bac <HAL_RCC_GetSysClockFreq+0x10c>)
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b04:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d10d      	bne.n	8001b28 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b10:	e00a      	b.n	8001b28 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	2b04      	cmp	r3, #4
 8001b16:	d102      	bne.n	8001b1e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001b18:	4b25      	ldr	r3, [pc, #148]	; (8001bb0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001b1a:	61bb      	str	r3, [r7, #24]
 8001b1c:	e004      	b.n	8001b28 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	2b08      	cmp	r3, #8
 8001b22:	d101      	bne.n	8001b28 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001b24:	4b23      	ldr	r3, [pc, #140]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x114>)
 8001b26:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	2b0c      	cmp	r3, #12
 8001b2c:	d134      	bne.n	8001b98 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001b2e:	4b1e      	ldr	r3, [pc, #120]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	f003 0303 	and.w	r3, r3, #3
 8001b36:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d003      	beq.n	8001b46 <HAL_RCC_GetSysClockFreq+0xa6>
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	2b03      	cmp	r3, #3
 8001b42:	d003      	beq.n	8001b4c <HAL_RCC_GetSysClockFreq+0xac>
 8001b44:	e005      	b.n	8001b52 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001b46:	4b1a      	ldr	r3, [pc, #104]	; (8001bb0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001b48:	617b      	str	r3, [r7, #20]
      break;
 8001b4a:	e005      	b.n	8001b58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001b4c:	4b19      	ldr	r3, [pc, #100]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x114>)
 8001b4e:	617b      	str	r3, [r7, #20]
      break;
 8001b50:	e002      	b.n	8001b58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	617b      	str	r3, [r7, #20]
      break;
 8001b56:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001b58:	4b13      	ldr	r3, [pc, #76]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	091b      	lsrs	r3, r3, #4
 8001b5e:	f003 0307 	and.w	r3, r3, #7
 8001b62:	3301      	adds	r3, #1
 8001b64:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001b66:	4b10      	ldr	r3, [pc, #64]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	0a1b      	lsrs	r3, r3, #8
 8001b6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b70:	697a      	ldr	r2, [r7, #20]
 8001b72:	fb03 f202 	mul.w	r2, r3, r2
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b7c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	0e5b      	lsrs	r3, r3, #25
 8001b84:	f003 0303 	and.w	r3, r3, #3
 8001b88:	3301      	adds	r3, #1
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001b8e:	697a      	ldr	r2, [r7, #20]
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b96:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001b98:	69bb      	ldr	r3, [r7, #24]
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3724      	adds	r7, #36	; 0x24
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	08004070 	.word	0x08004070
 8001bb0:	00f42400 	.word	0x00f42400
 8001bb4:	007a1200 	.word	0x007a1200

08001bb8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bbc:	4b03      	ldr	r3, [pc, #12]	; (8001bcc <HAL_RCC_GetHCLKFreq+0x14>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	20000000 	.word	0x20000000

08001bd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001bd4:	f7ff fff0 	bl	8001bb8 <HAL_RCC_GetHCLKFreq>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	0a1b      	lsrs	r3, r3, #8
 8001be0:	f003 0307 	and.w	r3, r3, #7
 8001be4:	4904      	ldr	r1, [pc, #16]	; (8001bf8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001be6:	5ccb      	ldrb	r3, [r1, r3]
 8001be8:	f003 031f 	and.w	r3, r3, #31
 8001bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	08004068 	.word	0x08004068

08001bfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001c00:	f7ff ffda 	bl	8001bb8 <HAL_RCC_GetHCLKFreq>
 8001c04:	4602      	mov	r2, r0
 8001c06:	4b06      	ldr	r3, [pc, #24]	; (8001c20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	0adb      	lsrs	r3, r3, #11
 8001c0c:	f003 0307 	and.w	r3, r3, #7
 8001c10:	4904      	ldr	r1, [pc, #16]	; (8001c24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001c12:	5ccb      	ldrb	r3, [r1, r3]
 8001c14:	f003 031f 	and.w	r3, r3, #31
 8001c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40021000 	.word	0x40021000
 8001c24:	08004068 	.word	0x08004068

08001c28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001c30:	2300      	movs	r3, #0
 8001c32:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001c34:	4b2a      	ldr	r3, [pc, #168]	; (8001ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d003      	beq.n	8001c48 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001c40:	f7ff f9ee 	bl	8001020 <HAL_PWREx_GetVoltageRange>
 8001c44:	6178      	str	r0, [r7, #20]
 8001c46:	e014      	b.n	8001c72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c48:	4b25      	ldr	r3, [pc, #148]	; (8001ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c4c:	4a24      	ldr	r2, [pc, #144]	; (8001ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c52:	6593      	str	r3, [r2, #88]	; 0x58
 8001c54:	4b22      	ldr	r3, [pc, #136]	; (8001ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001c60:	f7ff f9de 	bl	8001020 <HAL_PWREx_GetVoltageRange>
 8001c64:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001c66:	4b1e      	ldr	r3, [pc, #120]	; (8001ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c6a:	4a1d      	ldr	r2, [pc, #116]	; (8001ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c70:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c78:	d10b      	bne.n	8001c92 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2b80      	cmp	r3, #128	; 0x80
 8001c7e:	d919      	bls.n	8001cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2ba0      	cmp	r3, #160	; 0xa0
 8001c84:	d902      	bls.n	8001c8c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001c86:	2302      	movs	r3, #2
 8001c88:	613b      	str	r3, [r7, #16]
 8001c8a:	e013      	b.n	8001cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	613b      	str	r3, [r7, #16]
 8001c90:	e010      	b.n	8001cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2b80      	cmp	r3, #128	; 0x80
 8001c96:	d902      	bls.n	8001c9e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001c98:	2303      	movs	r3, #3
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	e00a      	b.n	8001cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2b80      	cmp	r3, #128	; 0x80
 8001ca2:	d102      	bne.n	8001caa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	613b      	str	r3, [r7, #16]
 8001ca8:	e004      	b.n	8001cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2b70      	cmp	r3, #112	; 0x70
 8001cae:	d101      	bne.n	8001cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001cb4:	4b0b      	ldr	r3, [pc, #44]	; (8001ce4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f023 0207 	bic.w	r2, r3, #7
 8001cbc:	4909      	ldr	r1, [pc, #36]	; (8001ce4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001cc4:	4b07      	ldr	r3, [pc, #28]	; (8001ce4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0307 	and.w	r3, r3, #7
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d001      	beq.n	8001cd6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e000      	b.n	8001cd8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001cd6:	2300      	movs	r3, #0
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3718      	adds	r7, #24
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	40022000 	.word	0x40022000

08001ce8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d041      	beq.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001d08:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001d0c:	d02a      	beq.n	8001d64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001d0e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001d12:	d824      	bhi.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001d14:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001d18:	d008      	beq.n	8001d2c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001d1a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001d1e:	d81e      	bhi.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d00a      	beq.n	8001d3a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001d24:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001d28:	d010      	beq.n	8001d4c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001d2a:	e018      	b.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001d2c:	4b86      	ldr	r3, [pc, #536]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	4a85      	ldr	r2, [pc, #532]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d36:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001d38:	e015      	b.n	8001d66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	3304      	adds	r3, #4
 8001d3e:	2100      	movs	r1, #0
 8001d40:	4618      	mov	r0, r3
 8001d42:	f000 fabb 	bl	80022bc <RCCEx_PLLSAI1_Config>
 8001d46:	4603      	mov	r3, r0
 8001d48:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001d4a:	e00c      	b.n	8001d66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	3320      	adds	r3, #32
 8001d50:	2100      	movs	r1, #0
 8001d52:	4618      	mov	r0, r3
 8001d54:	f000 fba6 	bl	80024a4 <RCCEx_PLLSAI2_Config>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001d5c:	e003      	b.n	8001d66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	74fb      	strb	r3, [r7, #19]
      break;
 8001d62:	e000      	b.n	8001d66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001d64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001d66:	7cfb      	ldrb	r3, [r7, #19]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d10b      	bne.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001d6c:	4b76      	ldr	r3, [pc, #472]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d72:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001d7a:	4973      	ldr	r1, [pc, #460]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001d82:	e001      	b.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d84:	7cfb      	ldrb	r3, [r7, #19]
 8001d86:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d041      	beq.n	8001e18 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d98:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001d9c:	d02a      	beq.n	8001df4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001d9e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001da2:	d824      	bhi.n	8001dee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001da4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001da8:	d008      	beq.n	8001dbc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001daa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001dae:	d81e      	bhi.n	8001dee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d00a      	beq.n	8001dca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001db4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001db8:	d010      	beq.n	8001ddc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001dba:	e018      	b.n	8001dee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001dbc:	4b62      	ldr	r3, [pc, #392]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	4a61      	ldr	r2, [pc, #388]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001dc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dc6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001dc8:	e015      	b.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	3304      	adds	r3, #4
 8001dce:	2100      	movs	r1, #0
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f000 fa73 	bl	80022bc <RCCEx_PLLSAI1_Config>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001dda:	e00c      	b.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	3320      	adds	r3, #32
 8001de0:	2100      	movs	r1, #0
 8001de2:	4618      	mov	r0, r3
 8001de4:	f000 fb5e 	bl	80024a4 <RCCEx_PLLSAI2_Config>
 8001de8:	4603      	mov	r3, r0
 8001dea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001dec:	e003      	b.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	74fb      	strb	r3, [r7, #19]
      break;
 8001df2:	e000      	b.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001df4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001df6:	7cfb      	ldrb	r3, [r7, #19]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d10b      	bne.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001dfc:	4b52      	ldr	r3, [pc, #328]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e02:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001e0a:	494f      	ldr	r1, [pc, #316]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001e12:	e001      	b.n	8001e18 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e14:	7cfb      	ldrb	r3, [r7, #19]
 8001e16:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	f000 80a0 	beq.w	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e26:	2300      	movs	r3, #0
 8001e28:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e2a:	4b47      	ldr	r3, [pc, #284]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d101      	bne.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8001e36:	2301      	movs	r3, #1
 8001e38:	e000      	b.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d00d      	beq.n	8001e5c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e40:	4b41      	ldr	r3, [pc, #260]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e44:	4a40      	ldr	r2, [pc, #256]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e4a:	6593      	str	r3, [r2, #88]	; 0x58
 8001e4c:	4b3e      	ldr	r3, [pc, #248]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e54:	60bb      	str	r3, [r7, #8]
 8001e56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e5c:	4b3b      	ldr	r3, [pc, #236]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a3a      	ldr	r2, [pc, #232]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001e62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e66:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001e68:	f7fe fe3e 	bl	8000ae8 <HAL_GetTick>
 8001e6c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001e6e:	e009      	b.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e70:	f7fe fe3a 	bl	8000ae8 <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d902      	bls.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	74fb      	strb	r3, [r7, #19]
        break;
 8001e82:	e005      	b.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001e84:	4b31      	ldr	r3, [pc, #196]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d0ef      	beq.n	8001e70 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8001e90:	7cfb      	ldrb	r3, [r7, #19]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d15c      	bne.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001e96:	4b2c      	ldr	r3, [pc, #176]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ea0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d01f      	beq.n	8001ee8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001eae:	697a      	ldr	r2, [r7, #20]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d019      	beq.n	8001ee8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001eb4:	4b24      	ldr	r3, [pc, #144]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001eba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ebe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001ec0:	4b21      	ldr	r3, [pc, #132]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ec6:	4a20      	ldr	r2, [pc, #128]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ec8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ecc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001ed0:	4b1d      	ldr	r3, [pc, #116]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ed6:	4a1c      	ldr	r2, [pc, #112]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ed8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001edc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001ee0:	4a19      	ldr	r2, [pc, #100]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d016      	beq.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef2:	f7fe fdf9 	bl	8000ae8 <HAL_GetTick>
 8001ef6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ef8:	e00b      	b.n	8001f12 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001efa:	f7fe fdf5 	bl	8000ae8 <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d902      	bls.n	8001f12 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	74fb      	strb	r3, [r7, #19]
            break;
 8001f10:	e006      	b.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f12:	4b0d      	ldr	r3, [pc, #52]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f18:	f003 0302 	and.w	r3, r3, #2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d0ec      	beq.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8001f20:	7cfb      	ldrb	r3, [r7, #19]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d10c      	bne.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f26:	4b08      	ldr	r3, [pc, #32]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f2c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f36:	4904      	ldr	r1, [pc, #16]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001f3e:	e009      	b.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001f40:	7cfb      	ldrb	r3, [r7, #19]
 8001f42:	74bb      	strb	r3, [r7, #18]
 8001f44:	e006      	b.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8001f46:	bf00      	nop
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f50:	7cfb      	ldrb	r3, [r7, #19]
 8001f52:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f54:	7c7b      	ldrb	r3, [r7, #17]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d105      	bne.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f5a:	4b9e      	ldr	r3, [pc, #632]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f5e:	4a9d      	ldr	r2, [pc, #628]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f64:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d00a      	beq.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f72:	4b98      	ldr	r3, [pc, #608]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f78:	f023 0203 	bic.w	r2, r3, #3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f80:	4994      	ldr	r1, [pc, #592]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f82:	4313      	orrs	r3, r2
 8001f84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0302 	and.w	r3, r3, #2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d00a      	beq.n	8001faa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f94:	4b8f      	ldr	r3, [pc, #572]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f9a:	f023 020c 	bic.w	r2, r3, #12
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fa2:	498c      	ldr	r1, [pc, #560]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0304 	and.w	r3, r3, #4
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d00a      	beq.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001fb6:	4b87      	ldr	r3, [pc, #540]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fbc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc4:	4983      	ldr	r1, [pc, #524]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0308 	and.w	r3, r3, #8
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d00a      	beq.n	8001fee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001fd8:	4b7e      	ldr	r3, [pc, #504]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fde:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe6:	497b      	ldr	r1, [pc, #492]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0310 	and.w	r3, r3, #16
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d00a      	beq.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001ffa:	4b76      	ldr	r3, [pc, #472]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002000:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002008:	4972      	ldr	r1, [pc, #456]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800200a:	4313      	orrs	r3, r2
 800200c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0320 	and.w	r3, r3, #32
 8002018:	2b00      	cmp	r3, #0
 800201a:	d00a      	beq.n	8002032 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800201c:	4b6d      	ldr	r3, [pc, #436]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800201e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002022:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800202a:	496a      	ldr	r1, [pc, #424]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800202c:	4313      	orrs	r3, r2
 800202e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800203a:	2b00      	cmp	r3, #0
 800203c:	d00a      	beq.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800203e:	4b65      	ldr	r3, [pc, #404]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002040:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002044:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800204c:	4961      	ldr	r1, [pc, #388]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800204e:	4313      	orrs	r3, r2
 8002050:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800205c:	2b00      	cmp	r3, #0
 800205e:	d00a      	beq.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002060:	4b5c      	ldr	r3, [pc, #368]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002062:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002066:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800206e:	4959      	ldr	r1, [pc, #356]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002070:	4313      	orrs	r3, r2
 8002072:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800207e:	2b00      	cmp	r3, #0
 8002080:	d00a      	beq.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002082:	4b54      	ldr	r3, [pc, #336]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002084:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002088:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002090:	4950      	ldr	r1, [pc, #320]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002092:	4313      	orrs	r3, r2
 8002094:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d00a      	beq.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80020a4:	4b4b      	ldr	r3, [pc, #300]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020aa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020b2:	4948      	ldr	r1, [pc, #288]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020b4:	4313      	orrs	r3, r2
 80020b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d00a      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80020c6:	4b43      	ldr	r3, [pc, #268]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020d4:	493f      	ldr	r1, [pc, #252]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020d6:	4313      	orrs	r3, r2
 80020d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d028      	beq.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80020e8:	4b3a      	ldr	r3, [pc, #232]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020f6:	4937      	ldr	r1, [pc, #220]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020f8:	4313      	orrs	r3, r2
 80020fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002102:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002106:	d106      	bne.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002108:	4b32      	ldr	r3, [pc, #200]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	4a31      	ldr	r2, [pc, #196]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800210e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002112:	60d3      	str	r3, [r2, #12]
 8002114:	e011      	b.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800211a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800211e:	d10c      	bne.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	3304      	adds	r3, #4
 8002124:	2101      	movs	r1, #1
 8002126:	4618      	mov	r0, r3
 8002128:	f000 f8c8 	bl	80022bc <RCCEx_PLLSAI1_Config>
 800212c:	4603      	mov	r3, r0
 800212e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002130:	7cfb      	ldrb	r3, [r7, #19]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002136:	7cfb      	ldrb	r3, [r7, #19]
 8002138:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d028      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002146:	4b23      	ldr	r3, [pc, #140]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002148:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800214c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002154:	491f      	ldr	r1, [pc, #124]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002156:	4313      	orrs	r3, r2
 8002158:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002160:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002164:	d106      	bne.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002166:	4b1b      	ldr	r3, [pc, #108]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	4a1a      	ldr	r2, [pc, #104]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800216c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002170:	60d3      	str	r3, [r2, #12]
 8002172:	e011      	b.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002178:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800217c:	d10c      	bne.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	3304      	adds	r3, #4
 8002182:	2101      	movs	r1, #1
 8002184:	4618      	mov	r0, r3
 8002186:	f000 f899 	bl	80022bc <RCCEx_PLLSAI1_Config>
 800218a:	4603      	mov	r3, r0
 800218c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800218e:	7cfb      	ldrb	r3, [r7, #19]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002194:	7cfb      	ldrb	r3, [r7, #19]
 8002196:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d02b      	beq.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80021a4:	4b0b      	ldr	r3, [pc, #44]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021b2:	4908      	ldr	r1, [pc, #32]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80021c2:	d109      	bne.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021c4:	4b03      	ldr	r3, [pc, #12]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	4a02      	ldr	r2, [pc, #8]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80021ce:	60d3      	str	r3, [r2, #12]
 80021d0:	e014      	b.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80021d2:	bf00      	nop
 80021d4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80021e0:	d10c      	bne.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	3304      	adds	r3, #4
 80021e6:	2101      	movs	r1, #1
 80021e8:	4618      	mov	r0, r3
 80021ea:	f000 f867 	bl	80022bc <RCCEx_PLLSAI1_Config>
 80021ee:	4603      	mov	r3, r0
 80021f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80021f2:	7cfb      	ldrb	r3, [r7, #19]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80021f8:	7cfb      	ldrb	r3, [r7, #19]
 80021fa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d02f      	beq.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002208:	4b2b      	ldr	r3, [pc, #172]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800220a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800220e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002216:	4928      	ldr	r1, [pc, #160]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002218:	4313      	orrs	r3, r2
 800221a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002222:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002226:	d10d      	bne.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	3304      	adds	r3, #4
 800222c:	2102      	movs	r1, #2
 800222e:	4618      	mov	r0, r3
 8002230:	f000 f844 	bl	80022bc <RCCEx_PLLSAI1_Config>
 8002234:	4603      	mov	r3, r0
 8002236:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002238:	7cfb      	ldrb	r3, [r7, #19]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d014      	beq.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800223e:	7cfb      	ldrb	r3, [r7, #19]
 8002240:	74bb      	strb	r3, [r7, #18]
 8002242:	e011      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002248:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800224c:	d10c      	bne.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	3320      	adds	r3, #32
 8002252:	2102      	movs	r1, #2
 8002254:	4618      	mov	r0, r3
 8002256:	f000 f925 	bl	80024a4 <RCCEx_PLLSAI2_Config>
 800225a:	4603      	mov	r3, r0
 800225c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800225e:	7cfb      	ldrb	r3, [r7, #19]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002264:	7cfb      	ldrb	r3, [r7, #19]
 8002266:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d00a      	beq.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002274:	4b10      	ldr	r3, [pc, #64]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002276:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800227a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002282:	490d      	ldr	r1, [pc, #52]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002284:	4313      	orrs	r3, r2
 8002286:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d00b      	beq.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002296:	4b08      	ldr	r3, [pc, #32]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002298:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800229c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80022a6:	4904      	ldr	r1, [pc, #16]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80022a8:	4313      	orrs	r3, r2
 80022aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80022ae:	7cbb      	ldrb	r3, [r7, #18]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3718      	adds	r7, #24
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	40021000 	.word	0x40021000

080022bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80022c6:	2300      	movs	r3, #0
 80022c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80022ca:	4b75      	ldr	r3, [pc, #468]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	f003 0303 	and.w	r3, r3, #3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d018      	beq.n	8002308 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80022d6:	4b72      	ldr	r3, [pc, #456]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	f003 0203 	and.w	r2, r3, #3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d10d      	bne.n	8002302 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
       ||
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d009      	beq.n	8002302 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80022ee:	4b6c      	ldr	r3, [pc, #432]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	091b      	lsrs	r3, r3, #4
 80022f4:	f003 0307 	and.w	r3, r3, #7
 80022f8:	1c5a      	adds	r2, r3, #1
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
       ||
 80022fe:	429a      	cmp	r2, r3
 8002300:	d047      	beq.n	8002392 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	73fb      	strb	r3, [r7, #15]
 8002306:	e044      	b.n	8002392 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2b03      	cmp	r3, #3
 800230e:	d018      	beq.n	8002342 <RCCEx_PLLSAI1_Config+0x86>
 8002310:	2b03      	cmp	r3, #3
 8002312:	d825      	bhi.n	8002360 <RCCEx_PLLSAI1_Config+0xa4>
 8002314:	2b01      	cmp	r3, #1
 8002316:	d002      	beq.n	800231e <RCCEx_PLLSAI1_Config+0x62>
 8002318:	2b02      	cmp	r3, #2
 800231a:	d009      	beq.n	8002330 <RCCEx_PLLSAI1_Config+0x74>
 800231c:	e020      	b.n	8002360 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800231e:	4b60      	ldr	r3, [pc, #384]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d11d      	bne.n	8002366 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800232e:	e01a      	b.n	8002366 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002330:	4b5b      	ldr	r3, [pc, #364]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002338:	2b00      	cmp	r3, #0
 800233a:	d116      	bne.n	800236a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002340:	e013      	b.n	800236a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002342:	4b57      	ldr	r3, [pc, #348]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d10f      	bne.n	800236e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800234e:	4b54      	ldr	r3, [pc, #336]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d109      	bne.n	800236e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800235e:	e006      	b.n	800236e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	73fb      	strb	r3, [r7, #15]
      break;
 8002364:	e004      	b.n	8002370 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002366:	bf00      	nop
 8002368:	e002      	b.n	8002370 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800236a:	bf00      	nop
 800236c:	e000      	b.n	8002370 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800236e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002370:	7bfb      	ldrb	r3, [r7, #15]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d10d      	bne.n	8002392 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002376:	4b4a      	ldr	r3, [pc, #296]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6819      	ldr	r1, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	3b01      	subs	r3, #1
 8002388:	011b      	lsls	r3, r3, #4
 800238a:	430b      	orrs	r3, r1
 800238c:	4944      	ldr	r1, [pc, #272]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800238e:	4313      	orrs	r3, r2
 8002390:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002392:	7bfb      	ldrb	r3, [r7, #15]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d17d      	bne.n	8002494 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002398:	4b41      	ldr	r3, [pc, #260]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a40      	ldr	r2, [pc, #256]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800239e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80023a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023a4:	f7fe fba0 	bl	8000ae8 <HAL_GetTick>
 80023a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80023aa:	e009      	b.n	80023c0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80023ac:	f7fe fb9c 	bl	8000ae8 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d902      	bls.n	80023c0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	73fb      	strb	r3, [r7, #15]
        break;
 80023be:	e005      	b.n	80023cc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80023c0:	4b37      	ldr	r3, [pc, #220]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d1ef      	bne.n	80023ac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d160      	bne.n	8002494 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d111      	bne.n	80023fc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80023d8:	4b31      	ldr	r3, [pc, #196]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80023e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	6892      	ldr	r2, [r2, #8]
 80023e8:	0211      	lsls	r1, r2, #8
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	68d2      	ldr	r2, [r2, #12]
 80023ee:	0912      	lsrs	r2, r2, #4
 80023f0:	0452      	lsls	r2, r2, #17
 80023f2:	430a      	orrs	r2, r1
 80023f4:	492a      	ldr	r1, [pc, #168]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023f6:	4313      	orrs	r3, r2
 80023f8:	610b      	str	r3, [r1, #16]
 80023fa:	e027      	b.n	800244c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d112      	bne.n	8002428 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002402:	4b27      	ldr	r3, [pc, #156]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800240a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	6892      	ldr	r2, [r2, #8]
 8002412:	0211      	lsls	r1, r2, #8
 8002414:	687a      	ldr	r2, [r7, #4]
 8002416:	6912      	ldr	r2, [r2, #16]
 8002418:	0852      	lsrs	r2, r2, #1
 800241a:	3a01      	subs	r2, #1
 800241c:	0552      	lsls	r2, r2, #21
 800241e:	430a      	orrs	r2, r1
 8002420:	491f      	ldr	r1, [pc, #124]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002422:	4313      	orrs	r3, r2
 8002424:	610b      	str	r3, [r1, #16]
 8002426:	e011      	b.n	800244c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002428:	4b1d      	ldr	r3, [pc, #116]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800242a:	691b      	ldr	r3, [r3, #16]
 800242c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002430:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	6892      	ldr	r2, [r2, #8]
 8002438:	0211      	lsls	r1, r2, #8
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	6952      	ldr	r2, [r2, #20]
 800243e:	0852      	lsrs	r2, r2, #1
 8002440:	3a01      	subs	r2, #1
 8002442:	0652      	lsls	r2, r2, #25
 8002444:	430a      	orrs	r2, r1
 8002446:	4916      	ldr	r1, [pc, #88]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002448:	4313      	orrs	r3, r2
 800244a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800244c:	4b14      	ldr	r3, [pc, #80]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a13      	ldr	r2, [pc, #76]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002452:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002456:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002458:	f7fe fb46 	bl	8000ae8 <HAL_GetTick>
 800245c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800245e:	e009      	b.n	8002474 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002460:	f7fe fb42 	bl	8000ae8 <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b02      	cmp	r3, #2
 800246c:	d902      	bls.n	8002474 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	73fb      	strb	r3, [r7, #15]
          break;
 8002472:	e005      	b.n	8002480 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002474:	4b0a      	ldr	r3, [pc, #40]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d0ef      	beq.n	8002460 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002480:	7bfb      	ldrb	r3, [r7, #15]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d106      	bne.n	8002494 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002486:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002488:	691a      	ldr	r2, [r3, #16]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	699b      	ldr	r3, [r3, #24]
 800248e:	4904      	ldr	r1, [pc, #16]	; (80024a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002490:	4313      	orrs	r3, r2
 8002492:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002494:	7bfb      	ldrb	r3, [r7, #15]
}
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	40021000 	.word	0x40021000

080024a4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80024ae:	2300      	movs	r3, #0
 80024b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80024b2:	4b6a      	ldr	r3, [pc, #424]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	f003 0303 	and.w	r3, r3, #3
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d018      	beq.n	80024f0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80024be:	4b67      	ldr	r3, [pc, #412]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	f003 0203 	and.w	r2, r3, #3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d10d      	bne.n	80024ea <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
       ||
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d009      	beq.n	80024ea <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80024d6:	4b61      	ldr	r3, [pc, #388]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	091b      	lsrs	r3, r3, #4
 80024dc:	f003 0307 	and.w	r3, r3, #7
 80024e0:	1c5a      	adds	r2, r3, #1
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
       ||
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d047      	beq.n	800257a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	73fb      	strb	r3, [r7, #15]
 80024ee:	e044      	b.n	800257a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2b03      	cmp	r3, #3
 80024f6:	d018      	beq.n	800252a <RCCEx_PLLSAI2_Config+0x86>
 80024f8:	2b03      	cmp	r3, #3
 80024fa:	d825      	bhi.n	8002548 <RCCEx_PLLSAI2_Config+0xa4>
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d002      	beq.n	8002506 <RCCEx_PLLSAI2_Config+0x62>
 8002500:	2b02      	cmp	r3, #2
 8002502:	d009      	beq.n	8002518 <RCCEx_PLLSAI2_Config+0x74>
 8002504:	e020      	b.n	8002548 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002506:	4b55      	ldr	r3, [pc, #340]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0302 	and.w	r3, r3, #2
 800250e:	2b00      	cmp	r3, #0
 8002510:	d11d      	bne.n	800254e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002516:	e01a      	b.n	800254e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002518:	4b50      	ldr	r3, [pc, #320]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002520:	2b00      	cmp	r3, #0
 8002522:	d116      	bne.n	8002552 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002528:	e013      	b.n	8002552 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800252a:	4b4c      	ldr	r3, [pc, #304]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d10f      	bne.n	8002556 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002536:	4b49      	ldr	r3, [pc, #292]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d109      	bne.n	8002556 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002546:	e006      	b.n	8002556 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	73fb      	strb	r3, [r7, #15]
      break;
 800254c:	e004      	b.n	8002558 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800254e:	bf00      	nop
 8002550:	e002      	b.n	8002558 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002552:	bf00      	nop
 8002554:	e000      	b.n	8002558 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002556:	bf00      	nop
    }

    if(status == HAL_OK)
 8002558:	7bfb      	ldrb	r3, [r7, #15]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d10d      	bne.n	800257a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800255e:	4b3f      	ldr	r3, [pc, #252]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6819      	ldr	r1, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	3b01      	subs	r3, #1
 8002570:	011b      	lsls	r3, r3, #4
 8002572:	430b      	orrs	r3, r1
 8002574:	4939      	ldr	r1, [pc, #228]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002576:	4313      	orrs	r3, r2
 8002578:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800257a:	7bfb      	ldrb	r3, [r7, #15]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d167      	bne.n	8002650 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002580:	4b36      	ldr	r3, [pc, #216]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a35      	ldr	r2, [pc, #212]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002586:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800258a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800258c:	f7fe faac 	bl	8000ae8 <HAL_GetTick>
 8002590:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002592:	e009      	b.n	80025a8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002594:	f7fe faa8 	bl	8000ae8 <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d902      	bls.n	80025a8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	73fb      	strb	r3, [r7, #15]
        break;
 80025a6:	e005      	b.n	80025b4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80025a8:	4b2c      	ldr	r3, [pc, #176]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d1ef      	bne.n	8002594 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80025b4:	7bfb      	ldrb	r3, [r7, #15]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d14a      	bne.n	8002650 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d111      	bne.n	80025e4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80025c0:	4b26      	ldr	r3, [pc, #152]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 80025c2:	695b      	ldr	r3, [r3, #20]
 80025c4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80025c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	6892      	ldr	r2, [r2, #8]
 80025d0:	0211      	lsls	r1, r2, #8
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	68d2      	ldr	r2, [r2, #12]
 80025d6:	0912      	lsrs	r2, r2, #4
 80025d8:	0452      	lsls	r2, r2, #17
 80025da:	430a      	orrs	r2, r1
 80025dc:	491f      	ldr	r1, [pc, #124]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	614b      	str	r3, [r1, #20]
 80025e2:	e011      	b.n	8002608 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80025e4:	4b1d      	ldr	r3, [pc, #116]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 80025e6:	695b      	ldr	r3, [r3, #20]
 80025e8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80025ec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	6892      	ldr	r2, [r2, #8]
 80025f4:	0211      	lsls	r1, r2, #8
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	6912      	ldr	r2, [r2, #16]
 80025fa:	0852      	lsrs	r2, r2, #1
 80025fc:	3a01      	subs	r2, #1
 80025fe:	0652      	lsls	r2, r2, #25
 8002600:	430a      	orrs	r2, r1
 8002602:	4916      	ldr	r1, [pc, #88]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002604:	4313      	orrs	r3, r2
 8002606:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002608:	4b14      	ldr	r3, [pc, #80]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a13      	ldr	r2, [pc, #76]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 800260e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002612:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002614:	f7fe fa68 	bl	8000ae8 <HAL_GetTick>
 8002618:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800261a:	e009      	b.n	8002630 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800261c:	f7fe fa64 	bl	8000ae8 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d902      	bls.n	8002630 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	73fb      	strb	r3, [r7, #15]
          break;
 800262e:	e005      	b.n	800263c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002630:	4b0a      	ldr	r3, [pc, #40]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d0ef      	beq.n	800261c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800263c:	7bfb      	ldrb	r3, [r7, #15]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d106      	bne.n	8002650 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002642:	4b06      	ldr	r3, [pc, #24]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002644:	695a      	ldr	r2, [r3, #20]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	4904      	ldr	r1, [pc, #16]	; (800265c <RCCEx_PLLSAI2_Config+0x1b8>)
 800264c:	4313      	orrs	r3, r2
 800264e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002650:	7bfb      	ldrb	r3, [r7, #15]
}
 8002652:	4618      	mov	r0, r3
 8002654:	3710      	adds	r7, #16
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40021000 	.word	0x40021000

08002660 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e040      	b.n	80026f4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002676:	2b00      	cmp	r3, #0
 8002678:	d106      	bne.n	8002688 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f7fe f862 	bl	800074c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2224      	movs	r2, #36	; 0x24
 800268c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f022 0201 	bic.w	r2, r2, #1
 800269c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d002      	beq.n	80026ac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 fb6a 	bl	8002d80 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f000 f8af 	bl	8002810 <UART_SetConfig>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d101      	bne.n	80026bc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e01b      	b.n	80026f4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	689a      	ldr	r2, [r3, #8]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80026da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f042 0201 	orr.w	r2, r2, #1
 80026ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f000 fbe9 	bl	8002ec4 <UART_CheckIdleState>
 80026f2:	4603      	mov	r3, r0
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3708      	adds	r7, #8
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b08a      	sub	sp, #40	; 0x28
 8002700:	af02      	add	r7, sp, #8
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	603b      	str	r3, [r7, #0]
 8002708:	4613      	mov	r3, r2
 800270a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002710:	2b20      	cmp	r3, #32
 8002712:	d178      	bne.n	8002806 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d002      	beq.n	8002720 <HAL_UART_Transmit+0x24>
 800271a:	88fb      	ldrh	r3, [r7, #6]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d101      	bne.n	8002724 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e071      	b.n	8002808 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2221      	movs	r2, #33	; 0x21
 8002730:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002732:	f7fe f9d9 	bl	8000ae8 <HAL_GetTick>
 8002736:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	88fa      	ldrh	r2, [r7, #6]
 800273c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	88fa      	ldrh	r2, [r7, #6]
 8002744:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002750:	d108      	bne.n	8002764 <HAL_UART_Transmit+0x68>
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d104      	bne.n	8002764 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800275a:	2300      	movs	r3, #0
 800275c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	61bb      	str	r3, [r7, #24]
 8002762:	e003      	b.n	800276c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002768:	2300      	movs	r3, #0
 800276a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800276c:	e030      	b.n	80027d0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	2200      	movs	r2, #0
 8002776:	2180      	movs	r1, #128	; 0x80
 8002778:	68f8      	ldr	r0, [r7, #12]
 800277a:	f000 fc4b 	bl	8003014 <UART_WaitOnFlagUntilTimeout>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d004      	beq.n	800278e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2220      	movs	r2, #32
 8002788:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e03c      	b.n	8002808 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d10b      	bne.n	80027ac <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	881a      	ldrh	r2, [r3, #0]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027a0:	b292      	uxth	r2, r2
 80027a2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	3302      	adds	r3, #2
 80027a8:	61bb      	str	r3, [r7, #24]
 80027aa:	e008      	b.n	80027be <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	781a      	ldrb	r2, [r3, #0]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	b292      	uxth	r2, r2
 80027b6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	3301      	adds	r3, #1
 80027bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	3b01      	subs	r3, #1
 80027c8:	b29a      	uxth	r2, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d1c8      	bne.n	800276e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	9300      	str	r3, [sp, #0]
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	2200      	movs	r2, #0
 80027e4:	2140      	movs	r1, #64	; 0x40
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 fc14 	bl	8003014 <UART_WaitOnFlagUntilTimeout>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d004      	beq.n	80027fc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2220      	movs	r2, #32
 80027f6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e005      	b.n	8002808 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2220      	movs	r2, #32
 8002800:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002802:	2300      	movs	r3, #0
 8002804:	e000      	b.n	8002808 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8002806:	2302      	movs	r3, #2
  }
}
 8002808:	4618      	mov	r0, r3
 800280a:	3720      	adds	r7, #32
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002810:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002814:	b08a      	sub	sp, #40	; 0x28
 8002816:	af00      	add	r7, sp, #0
 8002818:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800281a:	2300      	movs	r3, #0
 800281c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	689a      	ldr	r2, [r3, #8]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	691b      	ldr	r3, [r3, #16]
 8002828:	431a      	orrs	r2, r3
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	695b      	ldr	r3, [r3, #20]
 800282e:	431a      	orrs	r2, r3
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	69db      	ldr	r3, [r3, #28]
 8002834:	4313      	orrs	r3, r2
 8002836:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	4ba4      	ldr	r3, [pc, #656]	; (8002ad0 <UART_SetConfig+0x2c0>)
 8002840:	4013      	ands	r3, r2
 8002842:	68fa      	ldr	r2, [r7, #12]
 8002844:	6812      	ldr	r2, [r2, #0]
 8002846:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002848:	430b      	orrs	r3, r1
 800284a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	68da      	ldr	r2, [r3, #12]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	430a      	orrs	r2, r1
 8002860:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	699b      	ldr	r3, [r3, #24]
 8002866:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a99      	ldr	r2, [pc, #612]	; (8002ad4 <UART_SetConfig+0x2c4>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d004      	beq.n	800287c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	6a1b      	ldr	r3, [r3, #32]
 8002876:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002878:	4313      	orrs	r3, r2
 800287a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800288c:	430a      	orrs	r2, r1
 800288e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a90      	ldr	r2, [pc, #576]	; (8002ad8 <UART_SetConfig+0x2c8>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d126      	bne.n	80028e8 <UART_SetConfig+0xd8>
 800289a:	4b90      	ldr	r3, [pc, #576]	; (8002adc <UART_SetConfig+0x2cc>)
 800289c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028a0:	f003 0303 	and.w	r3, r3, #3
 80028a4:	2b03      	cmp	r3, #3
 80028a6:	d81b      	bhi.n	80028e0 <UART_SetConfig+0xd0>
 80028a8:	a201      	add	r2, pc, #4	; (adr r2, 80028b0 <UART_SetConfig+0xa0>)
 80028aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028ae:	bf00      	nop
 80028b0:	080028c1 	.word	0x080028c1
 80028b4:	080028d1 	.word	0x080028d1
 80028b8:	080028c9 	.word	0x080028c9
 80028bc:	080028d9 	.word	0x080028d9
 80028c0:	2301      	movs	r3, #1
 80028c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80028c6:	e116      	b.n	8002af6 <UART_SetConfig+0x2e6>
 80028c8:	2302      	movs	r3, #2
 80028ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80028ce:	e112      	b.n	8002af6 <UART_SetConfig+0x2e6>
 80028d0:	2304      	movs	r3, #4
 80028d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80028d6:	e10e      	b.n	8002af6 <UART_SetConfig+0x2e6>
 80028d8:	2308      	movs	r3, #8
 80028da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80028de:	e10a      	b.n	8002af6 <UART_SetConfig+0x2e6>
 80028e0:	2310      	movs	r3, #16
 80028e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80028e6:	e106      	b.n	8002af6 <UART_SetConfig+0x2e6>
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a7c      	ldr	r2, [pc, #496]	; (8002ae0 <UART_SetConfig+0x2d0>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d138      	bne.n	8002964 <UART_SetConfig+0x154>
 80028f2:	4b7a      	ldr	r3, [pc, #488]	; (8002adc <UART_SetConfig+0x2cc>)
 80028f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028f8:	f003 030c 	and.w	r3, r3, #12
 80028fc:	2b0c      	cmp	r3, #12
 80028fe:	d82d      	bhi.n	800295c <UART_SetConfig+0x14c>
 8002900:	a201      	add	r2, pc, #4	; (adr r2, 8002908 <UART_SetConfig+0xf8>)
 8002902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002906:	bf00      	nop
 8002908:	0800293d 	.word	0x0800293d
 800290c:	0800295d 	.word	0x0800295d
 8002910:	0800295d 	.word	0x0800295d
 8002914:	0800295d 	.word	0x0800295d
 8002918:	0800294d 	.word	0x0800294d
 800291c:	0800295d 	.word	0x0800295d
 8002920:	0800295d 	.word	0x0800295d
 8002924:	0800295d 	.word	0x0800295d
 8002928:	08002945 	.word	0x08002945
 800292c:	0800295d 	.word	0x0800295d
 8002930:	0800295d 	.word	0x0800295d
 8002934:	0800295d 	.word	0x0800295d
 8002938:	08002955 	.word	0x08002955
 800293c:	2300      	movs	r3, #0
 800293e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002942:	e0d8      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002944:	2302      	movs	r3, #2
 8002946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800294a:	e0d4      	b.n	8002af6 <UART_SetConfig+0x2e6>
 800294c:	2304      	movs	r3, #4
 800294e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002952:	e0d0      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002954:	2308      	movs	r3, #8
 8002956:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800295a:	e0cc      	b.n	8002af6 <UART_SetConfig+0x2e6>
 800295c:	2310      	movs	r3, #16
 800295e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002962:	e0c8      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a5e      	ldr	r2, [pc, #376]	; (8002ae4 <UART_SetConfig+0x2d4>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d125      	bne.n	80029ba <UART_SetConfig+0x1aa>
 800296e:	4b5b      	ldr	r3, [pc, #364]	; (8002adc <UART_SetConfig+0x2cc>)
 8002970:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002974:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002978:	2b30      	cmp	r3, #48	; 0x30
 800297a:	d016      	beq.n	80029aa <UART_SetConfig+0x19a>
 800297c:	2b30      	cmp	r3, #48	; 0x30
 800297e:	d818      	bhi.n	80029b2 <UART_SetConfig+0x1a2>
 8002980:	2b20      	cmp	r3, #32
 8002982:	d00a      	beq.n	800299a <UART_SetConfig+0x18a>
 8002984:	2b20      	cmp	r3, #32
 8002986:	d814      	bhi.n	80029b2 <UART_SetConfig+0x1a2>
 8002988:	2b00      	cmp	r3, #0
 800298a:	d002      	beq.n	8002992 <UART_SetConfig+0x182>
 800298c:	2b10      	cmp	r3, #16
 800298e:	d008      	beq.n	80029a2 <UART_SetConfig+0x192>
 8002990:	e00f      	b.n	80029b2 <UART_SetConfig+0x1a2>
 8002992:	2300      	movs	r3, #0
 8002994:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002998:	e0ad      	b.n	8002af6 <UART_SetConfig+0x2e6>
 800299a:	2302      	movs	r3, #2
 800299c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029a0:	e0a9      	b.n	8002af6 <UART_SetConfig+0x2e6>
 80029a2:	2304      	movs	r3, #4
 80029a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029a8:	e0a5      	b.n	8002af6 <UART_SetConfig+0x2e6>
 80029aa:	2308      	movs	r3, #8
 80029ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029b0:	e0a1      	b.n	8002af6 <UART_SetConfig+0x2e6>
 80029b2:	2310      	movs	r3, #16
 80029b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029b8:	e09d      	b.n	8002af6 <UART_SetConfig+0x2e6>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a4a      	ldr	r2, [pc, #296]	; (8002ae8 <UART_SetConfig+0x2d8>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d125      	bne.n	8002a10 <UART_SetConfig+0x200>
 80029c4:	4b45      	ldr	r3, [pc, #276]	; (8002adc <UART_SetConfig+0x2cc>)
 80029c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ca:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80029ce:	2bc0      	cmp	r3, #192	; 0xc0
 80029d0:	d016      	beq.n	8002a00 <UART_SetConfig+0x1f0>
 80029d2:	2bc0      	cmp	r3, #192	; 0xc0
 80029d4:	d818      	bhi.n	8002a08 <UART_SetConfig+0x1f8>
 80029d6:	2b80      	cmp	r3, #128	; 0x80
 80029d8:	d00a      	beq.n	80029f0 <UART_SetConfig+0x1e0>
 80029da:	2b80      	cmp	r3, #128	; 0x80
 80029dc:	d814      	bhi.n	8002a08 <UART_SetConfig+0x1f8>
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d002      	beq.n	80029e8 <UART_SetConfig+0x1d8>
 80029e2:	2b40      	cmp	r3, #64	; 0x40
 80029e4:	d008      	beq.n	80029f8 <UART_SetConfig+0x1e8>
 80029e6:	e00f      	b.n	8002a08 <UART_SetConfig+0x1f8>
 80029e8:	2300      	movs	r3, #0
 80029ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029ee:	e082      	b.n	8002af6 <UART_SetConfig+0x2e6>
 80029f0:	2302      	movs	r3, #2
 80029f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029f6:	e07e      	b.n	8002af6 <UART_SetConfig+0x2e6>
 80029f8:	2304      	movs	r3, #4
 80029fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029fe:	e07a      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002a00:	2308      	movs	r3, #8
 8002a02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a06:	e076      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002a08:	2310      	movs	r3, #16
 8002a0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a0e:	e072      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a35      	ldr	r2, [pc, #212]	; (8002aec <UART_SetConfig+0x2dc>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d12a      	bne.n	8002a70 <UART_SetConfig+0x260>
 8002a1a:	4b30      	ldr	r3, [pc, #192]	; (8002adc <UART_SetConfig+0x2cc>)
 8002a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a24:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002a28:	d01a      	beq.n	8002a60 <UART_SetConfig+0x250>
 8002a2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002a2e:	d81b      	bhi.n	8002a68 <UART_SetConfig+0x258>
 8002a30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a34:	d00c      	beq.n	8002a50 <UART_SetConfig+0x240>
 8002a36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a3a:	d815      	bhi.n	8002a68 <UART_SetConfig+0x258>
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d003      	beq.n	8002a48 <UART_SetConfig+0x238>
 8002a40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a44:	d008      	beq.n	8002a58 <UART_SetConfig+0x248>
 8002a46:	e00f      	b.n	8002a68 <UART_SetConfig+0x258>
 8002a48:	2300      	movs	r3, #0
 8002a4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a4e:	e052      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002a50:	2302      	movs	r3, #2
 8002a52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a56:	e04e      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002a58:	2304      	movs	r3, #4
 8002a5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a5e:	e04a      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002a60:	2308      	movs	r3, #8
 8002a62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a66:	e046      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002a68:	2310      	movs	r3, #16
 8002a6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a6e:	e042      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a17      	ldr	r2, [pc, #92]	; (8002ad4 <UART_SetConfig+0x2c4>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d13a      	bne.n	8002af0 <UART_SetConfig+0x2e0>
 8002a7a:	4b18      	ldr	r3, [pc, #96]	; (8002adc <UART_SetConfig+0x2cc>)
 8002a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a80:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002a84:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002a88:	d01a      	beq.n	8002ac0 <UART_SetConfig+0x2b0>
 8002a8a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002a8e:	d81b      	bhi.n	8002ac8 <UART_SetConfig+0x2b8>
 8002a90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a94:	d00c      	beq.n	8002ab0 <UART_SetConfig+0x2a0>
 8002a96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a9a:	d815      	bhi.n	8002ac8 <UART_SetConfig+0x2b8>
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <UART_SetConfig+0x298>
 8002aa0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002aa4:	d008      	beq.n	8002ab8 <UART_SetConfig+0x2a8>
 8002aa6:	e00f      	b.n	8002ac8 <UART_SetConfig+0x2b8>
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002aae:	e022      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002ab6:	e01e      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002ab8:	2304      	movs	r3, #4
 8002aba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002abe:	e01a      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002ac0:	2308      	movs	r3, #8
 8002ac2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002ac6:	e016      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002ac8:	2310      	movs	r3, #16
 8002aca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002ace:	e012      	b.n	8002af6 <UART_SetConfig+0x2e6>
 8002ad0:	efff69f3 	.word	0xefff69f3
 8002ad4:	40008000 	.word	0x40008000
 8002ad8:	40013800 	.word	0x40013800
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	40004400 	.word	0x40004400
 8002ae4:	40004800 	.word	0x40004800
 8002ae8:	40004c00 	.word	0x40004c00
 8002aec:	40005000 	.word	0x40005000
 8002af0:	2310      	movs	r3, #16
 8002af2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a9f      	ldr	r2, [pc, #636]	; (8002d78 <UART_SetConfig+0x568>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d17a      	bne.n	8002bf6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002b00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002b04:	2b08      	cmp	r3, #8
 8002b06:	d824      	bhi.n	8002b52 <UART_SetConfig+0x342>
 8002b08:	a201      	add	r2, pc, #4	; (adr r2, 8002b10 <UART_SetConfig+0x300>)
 8002b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b0e:	bf00      	nop
 8002b10:	08002b35 	.word	0x08002b35
 8002b14:	08002b53 	.word	0x08002b53
 8002b18:	08002b3d 	.word	0x08002b3d
 8002b1c:	08002b53 	.word	0x08002b53
 8002b20:	08002b43 	.word	0x08002b43
 8002b24:	08002b53 	.word	0x08002b53
 8002b28:	08002b53 	.word	0x08002b53
 8002b2c:	08002b53 	.word	0x08002b53
 8002b30:	08002b4b 	.word	0x08002b4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b34:	f7ff f84c 	bl	8001bd0 <HAL_RCC_GetPCLK1Freq>
 8002b38:	61f8      	str	r0, [r7, #28]
        break;
 8002b3a:	e010      	b.n	8002b5e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b3c:	4b8f      	ldr	r3, [pc, #572]	; (8002d7c <UART_SetConfig+0x56c>)
 8002b3e:	61fb      	str	r3, [r7, #28]
        break;
 8002b40:	e00d      	b.n	8002b5e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b42:	f7fe ffad 	bl	8001aa0 <HAL_RCC_GetSysClockFreq>
 8002b46:	61f8      	str	r0, [r7, #28]
        break;
 8002b48:	e009      	b.n	8002b5e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b4e:	61fb      	str	r3, [r7, #28]
        break;
 8002b50:	e005      	b.n	8002b5e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8002b52:	2300      	movs	r3, #0
 8002b54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002b5c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	f000 80fb 	beq.w	8002d5c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	685a      	ldr	r2, [r3, #4]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	4413      	add	r3, r2
 8002b70:	69fa      	ldr	r2, [r7, #28]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d305      	bcc.n	8002b82 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002b7c:	69fa      	ldr	r2, [r7, #28]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d903      	bls.n	8002b8a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002b88:	e0e8      	b.n	8002d5c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	461c      	mov	r4, r3
 8002b90:	4615      	mov	r5, r2
 8002b92:	f04f 0200 	mov.w	r2, #0
 8002b96:	f04f 0300 	mov.w	r3, #0
 8002b9a:	022b      	lsls	r3, r5, #8
 8002b9c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002ba0:	0222      	lsls	r2, r4, #8
 8002ba2:	68f9      	ldr	r1, [r7, #12]
 8002ba4:	6849      	ldr	r1, [r1, #4]
 8002ba6:	0849      	lsrs	r1, r1, #1
 8002ba8:	2000      	movs	r0, #0
 8002baa:	4688      	mov	r8, r1
 8002bac:	4681      	mov	r9, r0
 8002bae:	eb12 0a08 	adds.w	sl, r2, r8
 8002bb2:	eb43 0b09 	adc.w	fp, r3, r9
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	603b      	str	r3, [r7, #0]
 8002bbe:	607a      	str	r2, [r7, #4]
 8002bc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002bc4:	4650      	mov	r0, sl
 8002bc6:	4659      	mov	r1, fp
 8002bc8:	f7fd fb52 	bl	8000270 <__aeabi_uldivmod>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	460b      	mov	r3, r1
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002bda:	d308      	bcc.n	8002bee <UART_SetConfig+0x3de>
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002be2:	d204      	bcs.n	8002bee <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	60da      	str	r2, [r3, #12]
 8002bec:	e0b6      	b.n	8002d5c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002bf4:	e0b2      	b.n	8002d5c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	69db      	ldr	r3, [r3, #28]
 8002bfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bfe:	d15e      	bne.n	8002cbe <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8002c00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002c04:	2b08      	cmp	r3, #8
 8002c06:	d828      	bhi.n	8002c5a <UART_SetConfig+0x44a>
 8002c08:	a201      	add	r2, pc, #4	; (adr r2, 8002c10 <UART_SetConfig+0x400>)
 8002c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c0e:	bf00      	nop
 8002c10:	08002c35 	.word	0x08002c35
 8002c14:	08002c3d 	.word	0x08002c3d
 8002c18:	08002c45 	.word	0x08002c45
 8002c1c:	08002c5b 	.word	0x08002c5b
 8002c20:	08002c4b 	.word	0x08002c4b
 8002c24:	08002c5b 	.word	0x08002c5b
 8002c28:	08002c5b 	.word	0x08002c5b
 8002c2c:	08002c5b 	.word	0x08002c5b
 8002c30:	08002c53 	.word	0x08002c53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c34:	f7fe ffcc 	bl	8001bd0 <HAL_RCC_GetPCLK1Freq>
 8002c38:	61f8      	str	r0, [r7, #28]
        break;
 8002c3a:	e014      	b.n	8002c66 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c3c:	f7fe ffde 	bl	8001bfc <HAL_RCC_GetPCLK2Freq>
 8002c40:	61f8      	str	r0, [r7, #28]
        break;
 8002c42:	e010      	b.n	8002c66 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c44:	4b4d      	ldr	r3, [pc, #308]	; (8002d7c <UART_SetConfig+0x56c>)
 8002c46:	61fb      	str	r3, [r7, #28]
        break;
 8002c48:	e00d      	b.n	8002c66 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c4a:	f7fe ff29 	bl	8001aa0 <HAL_RCC_GetSysClockFreq>
 8002c4e:	61f8      	str	r0, [r7, #28]
        break;
 8002c50:	e009      	b.n	8002c66 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c56:	61fb      	str	r3, [r7, #28]
        break;
 8002c58:	e005      	b.n	8002c66 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002c64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d077      	beq.n	8002d5c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	005a      	lsls	r2, r3, #1
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	085b      	lsrs	r3, r3, #1
 8002c76:	441a      	add	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c80:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	2b0f      	cmp	r3, #15
 8002c86:	d916      	bls.n	8002cb6 <UART_SetConfig+0x4a6>
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c8e:	d212      	bcs.n	8002cb6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	f023 030f 	bic.w	r3, r3, #15
 8002c98:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	085b      	lsrs	r3, r3, #1
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	f003 0307 	and.w	r3, r3, #7
 8002ca4:	b29a      	uxth	r2, r3
 8002ca6:	8afb      	ldrh	r3, [r7, #22]
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	8afa      	ldrh	r2, [r7, #22]
 8002cb2:	60da      	str	r2, [r3, #12]
 8002cb4:	e052      	b.n	8002d5c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002cbc:	e04e      	b.n	8002d5c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002cbe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002cc2:	2b08      	cmp	r3, #8
 8002cc4:	d827      	bhi.n	8002d16 <UART_SetConfig+0x506>
 8002cc6:	a201      	add	r2, pc, #4	; (adr r2, 8002ccc <UART_SetConfig+0x4bc>)
 8002cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ccc:	08002cf1 	.word	0x08002cf1
 8002cd0:	08002cf9 	.word	0x08002cf9
 8002cd4:	08002d01 	.word	0x08002d01
 8002cd8:	08002d17 	.word	0x08002d17
 8002cdc:	08002d07 	.word	0x08002d07
 8002ce0:	08002d17 	.word	0x08002d17
 8002ce4:	08002d17 	.word	0x08002d17
 8002ce8:	08002d17 	.word	0x08002d17
 8002cec:	08002d0f 	.word	0x08002d0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cf0:	f7fe ff6e 	bl	8001bd0 <HAL_RCC_GetPCLK1Freq>
 8002cf4:	61f8      	str	r0, [r7, #28]
        break;
 8002cf6:	e014      	b.n	8002d22 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002cf8:	f7fe ff80 	bl	8001bfc <HAL_RCC_GetPCLK2Freq>
 8002cfc:	61f8      	str	r0, [r7, #28]
        break;
 8002cfe:	e010      	b.n	8002d22 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d00:	4b1e      	ldr	r3, [pc, #120]	; (8002d7c <UART_SetConfig+0x56c>)
 8002d02:	61fb      	str	r3, [r7, #28]
        break;
 8002d04:	e00d      	b.n	8002d22 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d06:	f7fe fecb 	bl	8001aa0 <HAL_RCC_GetSysClockFreq>
 8002d0a:	61f8      	str	r0, [r7, #28]
        break;
 8002d0c:	e009      	b.n	8002d22 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d12:	61fb      	str	r3, [r7, #28]
        break;
 8002d14:	e005      	b.n	8002d22 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8002d16:	2300      	movs	r3, #0
 8002d18:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002d20:	bf00      	nop
    }

    if (pclk != 0U)
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d019      	beq.n	8002d5c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	085a      	lsrs	r2, r3, #1
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	441a      	add	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d3a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	2b0f      	cmp	r3, #15
 8002d40:	d909      	bls.n	8002d56 <UART_SetConfig+0x546>
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d48:	d205      	bcs.n	8002d56 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	b29a      	uxth	r2, r3
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	60da      	str	r2, [r3, #12]
 8002d54:	e002      	b.n	8002d5c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2200      	movs	r2, #0
 8002d66:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002d68:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3728      	adds	r7, #40	; 0x28
 8002d70:	46bd      	mov	sp, r7
 8002d72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d76:	bf00      	nop
 8002d78:	40008000 	.word	0x40008000
 8002d7c:	00f42400 	.word	0x00f42400

08002d80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8c:	f003 0308 	and.w	r3, r3, #8
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00a      	beq.n	8002daa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	430a      	orrs	r2, r1
 8002da8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d00a      	beq.n	8002dcc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd0:	f003 0302 	and.w	r3, r3, #2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00a      	beq.n	8002dee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	430a      	orrs	r2, r1
 8002dec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df2:	f003 0304 	and.w	r3, r3, #4
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d00a      	beq.n	8002e10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	430a      	orrs	r2, r1
 8002e0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e14:	f003 0310 	and.w	r3, r3, #16
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00a      	beq.n	8002e32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e36:	f003 0320 	and.w	r3, r3, #32
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00a      	beq.n	8002e54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	430a      	orrs	r2, r1
 8002e52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d01a      	beq.n	8002e96 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	430a      	orrs	r2, r1
 8002e74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e7e:	d10a      	bne.n	8002e96 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	430a      	orrs	r2, r1
 8002e94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00a      	beq.n	8002eb8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	430a      	orrs	r2, r1
 8002eb6:	605a      	str	r2, [r3, #4]
  }
}
 8002eb8:	bf00      	nop
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr

08002ec4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b098      	sub	sp, #96	; 0x60
 8002ec8:	af02      	add	r7, sp, #8
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002ed4:	f7fd fe08 	bl	8000ae8 <HAL_GetTick>
 8002ed8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0308 	and.w	r3, r3, #8
 8002ee4:	2b08      	cmp	r3, #8
 8002ee6:	d12e      	bne.n	8002f46 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ee8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f000 f88c 	bl	8003014 <UART_WaitOnFlagUntilTimeout>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d021      	beq.n	8002f46 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f0a:	e853 3f00 	ldrex	r3, [r3]
 8002f0e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002f10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f16:	653b      	str	r3, [r7, #80]	; 0x50
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f20:	647b      	str	r3, [r7, #68]	; 0x44
 8002f22:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f24:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002f26:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f28:	e841 2300 	strex	r3, r2, [r1]
 8002f2c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002f2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d1e6      	bne.n	8002f02 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2220      	movs	r2, #32
 8002f38:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e062      	b.n	800300c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0304 	and.w	r3, r3, #4
 8002f50:	2b04      	cmp	r3, #4
 8002f52:	d149      	bne.n	8002fe8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f54:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002f58:	9300      	str	r3, [sp, #0]
 8002f5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f000 f856 	bl	8003014 <UART_WaitOnFlagUntilTimeout>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d03c      	beq.n	8002fe8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f76:	e853 3f00 	ldrex	r3, [r3]
 8002f7a:	623b      	str	r3, [r7, #32]
   return(result);
 8002f7c:	6a3b      	ldr	r3, [r7, #32]
 8002f7e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002f82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	461a      	mov	r2, r3
 8002f8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f8c:	633b      	str	r3, [r7, #48]	; 0x30
 8002f8e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f90:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002f92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f94:	e841 2300 	strex	r3, r2, [r1]
 8002f98:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d1e6      	bne.n	8002f6e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	3308      	adds	r3, #8
 8002fa6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	e853 3f00 	ldrex	r3, [r3]
 8002fae:	60fb      	str	r3, [r7, #12]
   return(result);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f023 0301 	bic.w	r3, r3, #1
 8002fb6:	64bb      	str	r3, [r7, #72]	; 0x48
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	3308      	adds	r3, #8
 8002fbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002fc0:	61fa      	str	r2, [r7, #28]
 8002fc2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fc4:	69b9      	ldr	r1, [r7, #24]
 8002fc6:	69fa      	ldr	r2, [r7, #28]
 8002fc8:	e841 2300 	strex	r3, r2, [r1]
 8002fcc:	617b      	str	r3, [r7, #20]
   return(result);
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d1e5      	bne.n	8002fa0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2220      	movs	r2, #32
 8002fd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e011      	b.n	800300c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2220      	movs	r2, #32
 8002fec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2220      	movs	r2, #32
 8002ff2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800300a:	2300      	movs	r3, #0
}
 800300c:	4618      	mov	r0, r3
 800300e:	3758      	adds	r7, #88	; 0x58
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}

08003014 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	603b      	str	r3, [r7, #0]
 8003020:	4613      	mov	r3, r2
 8003022:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003024:	e049      	b.n	80030ba <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800302c:	d045      	beq.n	80030ba <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800302e:	f7fd fd5b 	bl	8000ae8 <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	429a      	cmp	r2, r3
 800303c:	d302      	bcc.n	8003044 <UART_WaitOnFlagUntilTimeout+0x30>
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d101      	bne.n	8003048 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	e048      	b.n	80030da <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0304 	and.w	r3, r3, #4
 8003052:	2b00      	cmp	r3, #0
 8003054:	d031      	beq.n	80030ba <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	f003 0308 	and.w	r3, r3, #8
 8003060:	2b08      	cmp	r3, #8
 8003062:	d110      	bne.n	8003086 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2208      	movs	r2, #8
 800306a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f000 f838 	bl	80030e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2208      	movs	r2, #8
 8003076:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e029      	b.n	80030da <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	69db      	ldr	r3, [r3, #28]
 800308c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003090:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003094:	d111      	bne.n	80030ba <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800309e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f000 f81e 	bl	80030e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2220      	movs	r2, #32
 80030aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e00f      	b.n	80030da <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	69da      	ldr	r2, [r3, #28]
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	4013      	ands	r3, r2
 80030c4:	68ba      	ldr	r2, [r7, #8]
 80030c6:	429a      	cmp	r2, r3
 80030c8:	bf0c      	ite	eq
 80030ca:	2301      	moveq	r3, #1
 80030cc:	2300      	movne	r3, #0
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	461a      	mov	r2, r3
 80030d2:	79fb      	ldrb	r3, [r7, #7]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d0a6      	beq.n	8003026 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030e2:	b480      	push	{r7}
 80030e4:	b095      	sub	sp, #84	; 0x54
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030f2:	e853 3f00 	ldrex	r3, [r3]
 80030f6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80030f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030fa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80030fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	461a      	mov	r2, r3
 8003106:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003108:	643b      	str	r3, [r7, #64]	; 0x40
 800310a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800310c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800310e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003110:	e841 2300 	strex	r3, r2, [r1]
 8003114:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1e6      	bne.n	80030ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	3308      	adds	r3, #8
 8003122:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003124:	6a3b      	ldr	r3, [r7, #32]
 8003126:	e853 3f00 	ldrex	r3, [r3]
 800312a:	61fb      	str	r3, [r7, #28]
   return(result);
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	f023 0301 	bic.w	r3, r3, #1
 8003132:	64bb      	str	r3, [r7, #72]	; 0x48
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	3308      	adds	r3, #8
 800313a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800313c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800313e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003140:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003142:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003144:	e841 2300 	strex	r3, r2, [r1]
 8003148:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800314a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314c:	2b00      	cmp	r3, #0
 800314e:	d1e5      	bne.n	800311c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003154:	2b01      	cmp	r3, #1
 8003156:	d118      	bne.n	800318a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	e853 3f00 	ldrex	r3, [r3]
 8003164:	60bb      	str	r3, [r7, #8]
   return(result);
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	f023 0310 	bic.w	r3, r3, #16
 800316c:	647b      	str	r3, [r7, #68]	; 0x44
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	461a      	mov	r2, r3
 8003174:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003176:	61bb      	str	r3, [r7, #24]
 8003178:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800317a:	6979      	ldr	r1, [r7, #20]
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	e841 2300 	strex	r3, r2, [r1]
 8003182:	613b      	str	r3, [r7, #16]
   return(result);
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1e6      	bne.n	8003158 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2220      	movs	r2, #32
 800318e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2200      	movs	r2, #0
 8003196:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2200      	movs	r2, #0
 800319c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800319e:	bf00      	nop
 80031a0:	3754      	adds	r7, #84	; 0x54
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
	...

080031ac <std>:
 80031ac:	2300      	movs	r3, #0
 80031ae:	b510      	push	{r4, lr}
 80031b0:	4604      	mov	r4, r0
 80031b2:	e9c0 3300 	strd	r3, r3, [r0]
 80031b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80031ba:	6083      	str	r3, [r0, #8]
 80031bc:	8181      	strh	r1, [r0, #12]
 80031be:	6643      	str	r3, [r0, #100]	; 0x64
 80031c0:	81c2      	strh	r2, [r0, #14]
 80031c2:	6183      	str	r3, [r0, #24]
 80031c4:	4619      	mov	r1, r3
 80031c6:	2208      	movs	r2, #8
 80031c8:	305c      	adds	r0, #92	; 0x5c
 80031ca:	f000 f906 	bl	80033da <memset>
 80031ce:	4b0d      	ldr	r3, [pc, #52]	; (8003204 <std+0x58>)
 80031d0:	6263      	str	r3, [r4, #36]	; 0x24
 80031d2:	4b0d      	ldr	r3, [pc, #52]	; (8003208 <std+0x5c>)
 80031d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80031d6:	4b0d      	ldr	r3, [pc, #52]	; (800320c <std+0x60>)
 80031d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80031da:	4b0d      	ldr	r3, [pc, #52]	; (8003210 <std+0x64>)
 80031dc:	6323      	str	r3, [r4, #48]	; 0x30
 80031de:	4b0d      	ldr	r3, [pc, #52]	; (8003214 <std+0x68>)
 80031e0:	6224      	str	r4, [r4, #32]
 80031e2:	429c      	cmp	r4, r3
 80031e4:	d006      	beq.n	80031f4 <std+0x48>
 80031e6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80031ea:	4294      	cmp	r4, r2
 80031ec:	d002      	beq.n	80031f4 <std+0x48>
 80031ee:	33d0      	adds	r3, #208	; 0xd0
 80031f0:	429c      	cmp	r4, r3
 80031f2:	d105      	bne.n	8003200 <std+0x54>
 80031f4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80031f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031fc:	f000 b966 	b.w	80034cc <__retarget_lock_init_recursive>
 8003200:	bd10      	pop	{r4, pc}
 8003202:	bf00      	nop
 8003204:	08003355 	.word	0x08003355
 8003208:	08003377 	.word	0x08003377
 800320c:	080033af 	.word	0x080033af
 8003210:	080033d3 	.word	0x080033d3
 8003214:	20000114 	.word	0x20000114

08003218 <stdio_exit_handler>:
 8003218:	4a02      	ldr	r2, [pc, #8]	; (8003224 <stdio_exit_handler+0xc>)
 800321a:	4903      	ldr	r1, [pc, #12]	; (8003228 <stdio_exit_handler+0x10>)
 800321c:	4803      	ldr	r0, [pc, #12]	; (800322c <stdio_exit_handler+0x14>)
 800321e:	f000 b869 	b.w	80032f4 <_fwalk_sglue>
 8003222:	bf00      	nop
 8003224:	2000000c 	.word	0x2000000c
 8003228:	08003d79 	.word	0x08003d79
 800322c:	20000018 	.word	0x20000018

08003230 <cleanup_stdio>:
 8003230:	6841      	ldr	r1, [r0, #4]
 8003232:	4b0c      	ldr	r3, [pc, #48]	; (8003264 <cleanup_stdio+0x34>)
 8003234:	4299      	cmp	r1, r3
 8003236:	b510      	push	{r4, lr}
 8003238:	4604      	mov	r4, r0
 800323a:	d001      	beq.n	8003240 <cleanup_stdio+0x10>
 800323c:	f000 fd9c 	bl	8003d78 <_fflush_r>
 8003240:	68a1      	ldr	r1, [r4, #8]
 8003242:	4b09      	ldr	r3, [pc, #36]	; (8003268 <cleanup_stdio+0x38>)
 8003244:	4299      	cmp	r1, r3
 8003246:	d002      	beq.n	800324e <cleanup_stdio+0x1e>
 8003248:	4620      	mov	r0, r4
 800324a:	f000 fd95 	bl	8003d78 <_fflush_r>
 800324e:	68e1      	ldr	r1, [r4, #12]
 8003250:	4b06      	ldr	r3, [pc, #24]	; (800326c <cleanup_stdio+0x3c>)
 8003252:	4299      	cmp	r1, r3
 8003254:	d004      	beq.n	8003260 <cleanup_stdio+0x30>
 8003256:	4620      	mov	r0, r4
 8003258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800325c:	f000 bd8c 	b.w	8003d78 <_fflush_r>
 8003260:	bd10      	pop	{r4, pc}
 8003262:	bf00      	nop
 8003264:	20000114 	.word	0x20000114
 8003268:	2000017c 	.word	0x2000017c
 800326c:	200001e4 	.word	0x200001e4

08003270 <global_stdio_init.part.0>:
 8003270:	b510      	push	{r4, lr}
 8003272:	4b0b      	ldr	r3, [pc, #44]	; (80032a0 <global_stdio_init.part.0+0x30>)
 8003274:	4c0b      	ldr	r4, [pc, #44]	; (80032a4 <global_stdio_init.part.0+0x34>)
 8003276:	4a0c      	ldr	r2, [pc, #48]	; (80032a8 <global_stdio_init.part.0+0x38>)
 8003278:	601a      	str	r2, [r3, #0]
 800327a:	4620      	mov	r0, r4
 800327c:	2200      	movs	r2, #0
 800327e:	2104      	movs	r1, #4
 8003280:	f7ff ff94 	bl	80031ac <std>
 8003284:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003288:	2201      	movs	r2, #1
 800328a:	2109      	movs	r1, #9
 800328c:	f7ff ff8e 	bl	80031ac <std>
 8003290:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003294:	2202      	movs	r2, #2
 8003296:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800329a:	2112      	movs	r1, #18
 800329c:	f7ff bf86 	b.w	80031ac <std>
 80032a0:	2000024c 	.word	0x2000024c
 80032a4:	20000114 	.word	0x20000114
 80032a8:	08003219 	.word	0x08003219

080032ac <__sfp_lock_acquire>:
 80032ac:	4801      	ldr	r0, [pc, #4]	; (80032b4 <__sfp_lock_acquire+0x8>)
 80032ae:	f000 b90e 	b.w	80034ce <__retarget_lock_acquire_recursive>
 80032b2:	bf00      	nop
 80032b4:	20000255 	.word	0x20000255

080032b8 <__sfp_lock_release>:
 80032b8:	4801      	ldr	r0, [pc, #4]	; (80032c0 <__sfp_lock_release+0x8>)
 80032ba:	f000 b909 	b.w	80034d0 <__retarget_lock_release_recursive>
 80032be:	bf00      	nop
 80032c0:	20000255 	.word	0x20000255

080032c4 <__sinit>:
 80032c4:	b510      	push	{r4, lr}
 80032c6:	4604      	mov	r4, r0
 80032c8:	f7ff fff0 	bl	80032ac <__sfp_lock_acquire>
 80032cc:	6a23      	ldr	r3, [r4, #32]
 80032ce:	b11b      	cbz	r3, 80032d8 <__sinit+0x14>
 80032d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032d4:	f7ff bff0 	b.w	80032b8 <__sfp_lock_release>
 80032d8:	4b04      	ldr	r3, [pc, #16]	; (80032ec <__sinit+0x28>)
 80032da:	6223      	str	r3, [r4, #32]
 80032dc:	4b04      	ldr	r3, [pc, #16]	; (80032f0 <__sinit+0x2c>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1f5      	bne.n	80032d0 <__sinit+0xc>
 80032e4:	f7ff ffc4 	bl	8003270 <global_stdio_init.part.0>
 80032e8:	e7f2      	b.n	80032d0 <__sinit+0xc>
 80032ea:	bf00      	nop
 80032ec:	08003231 	.word	0x08003231
 80032f0:	2000024c 	.word	0x2000024c

080032f4 <_fwalk_sglue>:
 80032f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032f8:	4607      	mov	r7, r0
 80032fa:	4688      	mov	r8, r1
 80032fc:	4614      	mov	r4, r2
 80032fe:	2600      	movs	r6, #0
 8003300:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003304:	f1b9 0901 	subs.w	r9, r9, #1
 8003308:	d505      	bpl.n	8003316 <_fwalk_sglue+0x22>
 800330a:	6824      	ldr	r4, [r4, #0]
 800330c:	2c00      	cmp	r4, #0
 800330e:	d1f7      	bne.n	8003300 <_fwalk_sglue+0xc>
 8003310:	4630      	mov	r0, r6
 8003312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003316:	89ab      	ldrh	r3, [r5, #12]
 8003318:	2b01      	cmp	r3, #1
 800331a:	d907      	bls.n	800332c <_fwalk_sglue+0x38>
 800331c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003320:	3301      	adds	r3, #1
 8003322:	d003      	beq.n	800332c <_fwalk_sglue+0x38>
 8003324:	4629      	mov	r1, r5
 8003326:	4638      	mov	r0, r7
 8003328:	47c0      	blx	r8
 800332a:	4306      	orrs	r6, r0
 800332c:	3568      	adds	r5, #104	; 0x68
 800332e:	e7e9      	b.n	8003304 <_fwalk_sglue+0x10>

08003330 <iprintf>:
 8003330:	b40f      	push	{r0, r1, r2, r3}
 8003332:	b507      	push	{r0, r1, r2, lr}
 8003334:	4906      	ldr	r1, [pc, #24]	; (8003350 <iprintf+0x20>)
 8003336:	ab04      	add	r3, sp, #16
 8003338:	6808      	ldr	r0, [r1, #0]
 800333a:	f853 2b04 	ldr.w	r2, [r3], #4
 800333e:	6881      	ldr	r1, [r0, #8]
 8003340:	9301      	str	r3, [sp, #4]
 8003342:	f000 f9e9 	bl	8003718 <_vfiprintf_r>
 8003346:	b003      	add	sp, #12
 8003348:	f85d eb04 	ldr.w	lr, [sp], #4
 800334c:	b004      	add	sp, #16
 800334e:	4770      	bx	lr
 8003350:	20000064 	.word	0x20000064

08003354 <__sread>:
 8003354:	b510      	push	{r4, lr}
 8003356:	460c      	mov	r4, r1
 8003358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800335c:	f000 f868 	bl	8003430 <_read_r>
 8003360:	2800      	cmp	r0, #0
 8003362:	bfab      	itete	ge
 8003364:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003366:	89a3      	ldrhlt	r3, [r4, #12]
 8003368:	181b      	addge	r3, r3, r0
 800336a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800336e:	bfac      	ite	ge
 8003370:	6563      	strge	r3, [r4, #84]	; 0x54
 8003372:	81a3      	strhlt	r3, [r4, #12]
 8003374:	bd10      	pop	{r4, pc}

08003376 <__swrite>:
 8003376:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800337a:	461f      	mov	r7, r3
 800337c:	898b      	ldrh	r3, [r1, #12]
 800337e:	05db      	lsls	r3, r3, #23
 8003380:	4605      	mov	r5, r0
 8003382:	460c      	mov	r4, r1
 8003384:	4616      	mov	r6, r2
 8003386:	d505      	bpl.n	8003394 <__swrite+0x1e>
 8003388:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800338c:	2302      	movs	r3, #2
 800338e:	2200      	movs	r2, #0
 8003390:	f000 f83c 	bl	800340c <_lseek_r>
 8003394:	89a3      	ldrh	r3, [r4, #12]
 8003396:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800339a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800339e:	81a3      	strh	r3, [r4, #12]
 80033a0:	4632      	mov	r2, r6
 80033a2:	463b      	mov	r3, r7
 80033a4:	4628      	mov	r0, r5
 80033a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80033aa:	f000 b853 	b.w	8003454 <_write_r>

080033ae <__sseek>:
 80033ae:	b510      	push	{r4, lr}
 80033b0:	460c      	mov	r4, r1
 80033b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033b6:	f000 f829 	bl	800340c <_lseek_r>
 80033ba:	1c43      	adds	r3, r0, #1
 80033bc:	89a3      	ldrh	r3, [r4, #12]
 80033be:	bf15      	itete	ne
 80033c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80033c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80033c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80033ca:	81a3      	strheq	r3, [r4, #12]
 80033cc:	bf18      	it	ne
 80033ce:	81a3      	strhne	r3, [r4, #12]
 80033d0:	bd10      	pop	{r4, pc}

080033d2 <__sclose>:
 80033d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033d6:	f000 b809 	b.w	80033ec <_close_r>

080033da <memset>:
 80033da:	4402      	add	r2, r0
 80033dc:	4603      	mov	r3, r0
 80033de:	4293      	cmp	r3, r2
 80033e0:	d100      	bne.n	80033e4 <memset+0xa>
 80033e2:	4770      	bx	lr
 80033e4:	f803 1b01 	strb.w	r1, [r3], #1
 80033e8:	e7f9      	b.n	80033de <memset+0x4>
	...

080033ec <_close_r>:
 80033ec:	b538      	push	{r3, r4, r5, lr}
 80033ee:	4d06      	ldr	r5, [pc, #24]	; (8003408 <_close_r+0x1c>)
 80033f0:	2300      	movs	r3, #0
 80033f2:	4604      	mov	r4, r0
 80033f4:	4608      	mov	r0, r1
 80033f6:	602b      	str	r3, [r5, #0]
 80033f8:	f7fd fa67 	bl	80008ca <_close>
 80033fc:	1c43      	adds	r3, r0, #1
 80033fe:	d102      	bne.n	8003406 <_close_r+0x1a>
 8003400:	682b      	ldr	r3, [r5, #0]
 8003402:	b103      	cbz	r3, 8003406 <_close_r+0x1a>
 8003404:	6023      	str	r3, [r4, #0]
 8003406:	bd38      	pop	{r3, r4, r5, pc}
 8003408:	20000250 	.word	0x20000250

0800340c <_lseek_r>:
 800340c:	b538      	push	{r3, r4, r5, lr}
 800340e:	4d07      	ldr	r5, [pc, #28]	; (800342c <_lseek_r+0x20>)
 8003410:	4604      	mov	r4, r0
 8003412:	4608      	mov	r0, r1
 8003414:	4611      	mov	r1, r2
 8003416:	2200      	movs	r2, #0
 8003418:	602a      	str	r2, [r5, #0]
 800341a:	461a      	mov	r2, r3
 800341c:	f7fd fa7c 	bl	8000918 <_lseek>
 8003420:	1c43      	adds	r3, r0, #1
 8003422:	d102      	bne.n	800342a <_lseek_r+0x1e>
 8003424:	682b      	ldr	r3, [r5, #0]
 8003426:	b103      	cbz	r3, 800342a <_lseek_r+0x1e>
 8003428:	6023      	str	r3, [r4, #0]
 800342a:	bd38      	pop	{r3, r4, r5, pc}
 800342c:	20000250 	.word	0x20000250

08003430 <_read_r>:
 8003430:	b538      	push	{r3, r4, r5, lr}
 8003432:	4d07      	ldr	r5, [pc, #28]	; (8003450 <_read_r+0x20>)
 8003434:	4604      	mov	r4, r0
 8003436:	4608      	mov	r0, r1
 8003438:	4611      	mov	r1, r2
 800343a:	2200      	movs	r2, #0
 800343c:	602a      	str	r2, [r5, #0]
 800343e:	461a      	mov	r2, r3
 8003440:	f7fd fa0a 	bl	8000858 <_read>
 8003444:	1c43      	adds	r3, r0, #1
 8003446:	d102      	bne.n	800344e <_read_r+0x1e>
 8003448:	682b      	ldr	r3, [r5, #0]
 800344a:	b103      	cbz	r3, 800344e <_read_r+0x1e>
 800344c:	6023      	str	r3, [r4, #0]
 800344e:	bd38      	pop	{r3, r4, r5, pc}
 8003450:	20000250 	.word	0x20000250

08003454 <_write_r>:
 8003454:	b538      	push	{r3, r4, r5, lr}
 8003456:	4d07      	ldr	r5, [pc, #28]	; (8003474 <_write_r+0x20>)
 8003458:	4604      	mov	r4, r0
 800345a:	4608      	mov	r0, r1
 800345c:	4611      	mov	r1, r2
 800345e:	2200      	movs	r2, #0
 8003460:	602a      	str	r2, [r5, #0]
 8003462:	461a      	mov	r2, r3
 8003464:	f7fd fa15 	bl	8000892 <_write>
 8003468:	1c43      	adds	r3, r0, #1
 800346a:	d102      	bne.n	8003472 <_write_r+0x1e>
 800346c:	682b      	ldr	r3, [r5, #0]
 800346e:	b103      	cbz	r3, 8003472 <_write_r+0x1e>
 8003470:	6023      	str	r3, [r4, #0]
 8003472:	bd38      	pop	{r3, r4, r5, pc}
 8003474:	20000250 	.word	0x20000250

08003478 <__errno>:
 8003478:	4b01      	ldr	r3, [pc, #4]	; (8003480 <__errno+0x8>)
 800347a:	6818      	ldr	r0, [r3, #0]
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	20000064 	.word	0x20000064

08003484 <__libc_init_array>:
 8003484:	b570      	push	{r4, r5, r6, lr}
 8003486:	4d0d      	ldr	r5, [pc, #52]	; (80034bc <__libc_init_array+0x38>)
 8003488:	4c0d      	ldr	r4, [pc, #52]	; (80034c0 <__libc_init_array+0x3c>)
 800348a:	1b64      	subs	r4, r4, r5
 800348c:	10a4      	asrs	r4, r4, #2
 800348e:	2600      	movs	r6, #0
 8003490:	42a6      	cmp	r6, r4
 8003492:	d109      	bne.n	80034a8 <__libc_init_array+0x24>
 8003494:	4d0b      	ldr	r5, [pc, #44]	; (80034c4 <__libc_init_array+0x40>)
 8003496:	4c0c      	ldr	r4, [pc, #48]	; (80034c8 <__libc_init_array+0x44>)
 8003498:	f000 fdc0 	bl	800401c <_init>
 800349c:	1b64      	subs	r4, r4, r5
 800349e:	10a4      	asrs	r4, r4, #2
 80034a0:	2600      	movs	r6, #0
 80034a2:	42a6      	cmp	r6, r4
 80034a4:	d105      	bne.n	80034b2 <__libc_init_array+0x2e>
 80034a6:	bd70      	pop	{r4, r5, r6, pc}
 80034a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80034ac:	4798      	blx	r3
 80034ae:	3601      	adds	r6, #1
 80034b0:	e7ee      	b.n	8003490 <__libc_init_array+0xc>
 80034b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80034b6:	4798      	blx	r3
 80034b8:	3601      	adds	r6, #1
 80034ba:	e7f2      	b.n	80034a2 <__libc_init_array+0x1e>
 80034bc:	080040dc 	.word	0x080040dc
 80034c0:	080040dc 	.word	0x080040dc
 80034c4:	080040dc 	.word	0x080040dc
 80034c8:	080040e0 	.word	0x080040e0

080034cc <__retarget_lock_init_recursive>:
 80034cc:	4770      	bx	lr

080034ce <__retarget_lock_acquire_recursive>:
 80034ce:	4770      	bx	lr

080034d0 <__retarget_lock_release_recursive>:
 80034d0:	4770      	bx	lr
	...

080034d4 <_free_r>:
 80034d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80034d6:	2900      	cmp	r1, #0
 80034d8:	d044      	beq.n	8003564 <_free_r+0x90>
 80034da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034de:	9001      	str	r0, [sp, #4]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	f1a1 0404 	sub.w	r4, r1, #4
 80034e6:	bfb8      	it	lt
 80034e8:	18e4      	addlt	r4, r4, r3
 80034ea:	f000 f8df 	bl	80036ac <__malloc_lock>
 80034ee:	4a1e      	ldr	r2, [pc, #120]	; (8003568 <_free_r+0x94>)
 80034f0:	9801      	ldr	r0, [sp, #4]
 80034f2:	6813      	ldr	r3, [r2, #0]
 80034f4:	b933      	cbnz	r3, 8003504 <_free_r+0x30>
 80034f6:	6063      	str	r3, [r4, #4]
 80034f8:	6014      	str	r4, [r2, #0]
 80034fa:	b003      	add	sp, #12
 80034fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003500:	f000 b8da 	b.w	80036b8 <__malloc_unlock>
 8003504:	42a3      	cmp	r3, r4
 8003506:	d908      	bls.n	800351a <_free_r+0x46>
 8003508:	6825      	ldr	r5, [r4, #0]
 800350a:	1961      	adds	r1, r4, r5
 800350c:	428b      	cmp	r3, r1
 800350e:	bf01      	itttt	eq
 8003510:	6819      	ldreq	r1, [r3, #0]
 8003512:	685b      	ldreq	r3, [r3, #4]
 8003514:	1949      	addeq	r1, r1, r5
 8003516:	6021      	streq	r1, [r4, #0]
 8003518:	e7ed      	b.n	80034f6 <_free_r+0x22>
 800351a:	461a      	mov	r2, r3
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	b10b      	cbz	r3, 8003524 <_free_r+0x50>
 8003520:	42a3      	cmp	r3, r4
 8003522:	d9fa      	bls.n	800351a <_free_r+0x46>
 8003524:	6811      	ldr	r1, [r2, #0]
 8003526:	1855      	adds	r5, r2, r1
 8003528:	42a5      	cmp	r5, r4
 800352a:	d10b      	bne.n	8003544 <_free_r+0x70>
 800352c:	6824      	ldr	r4, [r4, #0]
 800352e:	4421      	add	r1, r4
 8003530:	1854      	adds	r4, r2, r1
 8003532:	42a3      	cmp	r3, r4
 8003534:	6011      	str	r1, [r2, #0]
 8003536:	d1e0      	bne.n	80034fa <_free_r+0x26>
 8003538:	681c      	ldr	r4, [r3, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	6053      	str	r3, [r2, #4]
 800353e:	440c      	add	r4, r1
 8003540:	6014      	str	r4, [r2, #0]
 8003542:	e7da      	b.n	80034fa <_free_r+0x26>
 8003544:	d902      	bls.n	800354c <_free_r+0x78>
 8003546:	230c      	movs	r3, #12
 8003548:	6003      	str	r3, [r0, #0]
 800354a:	e7d6      	b.n	80034fa <_free_r+0x26>
 800354c:	6825      	ldr	r5, [r4, #0]
 800354e:	1961      	adds	r1, r4, r5
 8003550:	428b      	cmp	r3, r1
 8003552:	bf04      	itt	eq
 8003554:	6819      	ldreq	r1, [r3, #0]
 8003556:	685b      	ldreq	r3, [r3, #4]
 8003558:	6063      	str	r3, [r4, #4]
 800355a:	bf04      	itt	eq
 800355c:	1949      	addeq	r1, r1, r5
 800355e:	6021      	streq	r1, [r4, #0]
 8003560:	6054      	str	r4, [r2, #4]
 8003562:	e7ca      	b.n	80034fa <_free_r+0x26>
 8003564:	b003      	add	sp, #12
 8003566:	bd30      	pop	{r4, r5, pc}
 8003568:	20000258 	.word	0x20000258

0800356c <sbrk_aligned>:
 800356c:	b570      	push	{r4, r5, r6, lr}
 800356e:	4e0e      	ldr	r6, [pc, #56]	; (80035a8 <sbrk_aligned+0x3c>)
 8003570:	460c      	mov	r4, r1
 8003572:	6831      	ldr	r1, [r6, #0]
 8003574:	4605      	mov	r5, r0
 8003576:	b911      	cbnz	r1, 800357e <sbrk_aligned+0x12>
 8003578:	f000 fcbc 	bl	8003ef4 <_sbrk_r>
 800357c:	6030      	str	r0, [r6, #0]
 800357e:	4621      	mov	r1, r4
 8003580:	4628      	mov	r0, r5
 8003582:	f000 fcb7 	bl	8003ef4 <_sbrk_r>
 8003586:	1c43      	adds	r3, r0, #1
 8003588:	d00a      	beq.n	80035a0 <sbrk_aligned+0x34>
 800358a:	1cc4      	adds	r4, r0, #3
 800358c:	f024 0403 	bic.w	r4, r4, #3
 8003590:	42a0      	cmp	r0, r4
 8003592:	d007      	beq.n	80035a4 <sbrk_aligned+0x38>
 8003594:	1a21      	subs	r1, r4, r0
 8003596:	4628      	mov	r0, r5
 8003598:	f000 fcac 	bl	8003ef4 <_sbrk_r>
 800359c:	3001      	adds	r0, #1
 800359e:	d101      	bne.n	80035a4 <sbrk_aligned+0x38>
 80035a0:	f04f 34ff 	mov.w	r4, #4294967295
 80035a4:	4620      	mov	r0, r4
 80035a6:	bd70      	pop	{r4, r5, r6, pc}
 80035a8:	2000025c 	.word	0x2000025c

080035ac <_malloc_r>:
 80035ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035b0:	1ccd      	adds	r5, r1, #3
 80035b2:	f025 0503 	bic.w	r5, r5, #3
 80035b6:	3508      	adds	r5, #8
 80035b8:	2d0c      	cmp	r5, #12
 80035ba:	bf38      	it	cc
 80035bc:	250c      	movcc	r5, #12
 80035be:	2d00      	cmp	r5, #0
 80035c0:	4607      	mov	r7, r0
 80035c2:	db01      	blt.n	80035c8 <_malloc_r+0x1c>
 80035c4:	42a9      	cmp	r1, r5
 80035c6:	d905      	bls.n	80035d4 <_malloc_r+0x28>
 80035c8:	230c      	movs	r3, #12
 80035ca:	603b      	str	r3, [r7, #0]
 80035cc:	2600      	movs	r6, #0
 80035ce:	4630      	mov	r0, r6
 80035d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035d4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80036a8 <_malloc_r+0xfc>
 80035d8:	f000 f868 	bl	80036ac <__malloc_lock>
 80035dc:	f8d8 3000 	ldr.w	r3, [r8]
 80035e0:	461c      	mov	r4, r3
 80035e2:	bb5c      	cbnz	r4, 800363c <_malloc_r+0x90>
 80035e4:	4629      	mov	r1, r5
 80035e6:	4638      	mov	r0, r7
 80035e8:	f7ff ffc0 	bl	800356c <sbrk_aligned>
 80035ec:	1c43      	adds	r3, r0, #1
 80035ee:	4604      	mov	r4, r0
 80035f0:	d155      	bne.n	800369e <_malloc_r+0xf2>
 80035f2:	f8d8 4000 	ldr.w	r4, [r8]
 80035f6:	4626      	mov	r6, r4
 80035f8:	2e00      	cmp	r6, #0
 80035fa:	d145      	bne.n	8003688 <_malloc_r+0xdc>
 80035fc:	2c00      	cmp	r4, #0
 80035fe:	d048      	beq.n	8003692 <_malloc_r+0xe6>
 8003600:	6823      	ldr	r3, [r4, #0]
 8003602:	4631      	mov	r1, r6
 8003604:	4638      	mov	r0, r7
 8003606:	eb04 0903 	add.w	r9, r4, r3
 800360a:	f000 fc73 	bl	8003ef4 <_sbrk_r>
 800360e:	4581      	cmp	r9, r0
 8003610:	d13f      	bne.n	8003692 <_malloc_r+0xe6>
 8003612:	6821      	ldr	r1, [r4, #0]
 8003614:	1a6d      	subs	r5, r5, r1
 8003616:	4629      	mov	r1, r5
 8003618:	4638      	mov	r0, r7
 800361a:	f7ff ffa7 	bl	800356c <sbrk_aligned>
 800361e:	3001      	adds	r0, #1
 8003620:	d037      	beq.n	8003692 <_malloc_r+0xe6>
 8003622:	6823      	ldr	r3, [r4, #0]
 8003624:	442b      	add	r3, r5
 8003626:	6023      	str	r3, [r4, #0]
 8003628:	f8d8 3000 	ldr.w	r3, [r8]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d038      	beq.n	80036a2 <_malloc_r+0xf6>
 8003630:	685a      	ldr	r2, [r3, #4]
 8003632:	42a2      	cmp	r2, r4
 8003634:	d12b      	bne.n	800368e <_malloc_r+0xe2>
 8003636:	2200      	movs	r2, #0
 8003638:	605a      	str	r2, [r3, #4]
 800363a:	e00f      	b.n	800365c <_malloc_r+0xb0>
 800363c:	6822      	ldr	r2, [r4, #0]
 800363e:	1b52      	subs	r2, r2, r5
 8003640:	d41f      	bmi.n	8003682 <_malloc_r+0xd6>
 8003642:	2a0b      	cmp	r2, #11
 8003644:	d917      	bls.n	8003676 <_malloc_r+0xca>
 8003646:	1961      	adds	r1, r4, r5
 8003648:	42a3      	cmp	r3, r4
 800364a:	6025      	str	r5, [r4, #0]
 800364c:	bf18      	it	ne
 800364e:	6059      	strne	r1, [r3, #4]
 8003650:	6863      	ldr	r3, [r4, #4]
 8003652:	bf08      	it	eq
 8003654:	f8c8 1000 	streq.w	r1, [r8]
 8003658:	5162      	str	r2, [r4, r5]
 800365a:	604b      	str	r3, [r1, #4]
 800365c:	4638      	mov	r0, r7
 800365e:	f104 060b 	add.w	r6, r4, #11
 8003662:	f000 f829 	bl	80036b8 <__malloc_unlock>
 8003666:	f026 0607 	bic.w	r6, r6, #7
 800366a:	1d23      	adds	r3, r4, #4
 800366c:	1af2      	subs	r2, r6, r3
 800366e:	d0ae      	beq.n	80035ce <_malloc_r+0x22>
 8003670:	1b9b      	subs	r3, r3, r6
 8003672:	50a3      	str	r3, [r4, r2]
 8003674:	e7ab      	b.n	80035ce <_malloc_r+0x22>
 8003676:	42a3      	cmp	r3, r4
 8003678:	6862      	ldr	r2, [r4, #4]
 800367a:	d1dd      	bne.n	8003638 <_malloc_r+0x8c>
 800367c:	f8c8 2000 	str.w	r2, [r8]
 8003680:	e7ec      	b.n	800365c <_malloc_r+0xb0>
 8003682:	4623      	mov	r3, r4
 8003684:	6864      	ldr	r4, [r4, #4]
 8003686:	e7ac      	b.n	80035e2 <_malloc_r+0x36>
 8003688:	4634      	mov	r4, r6
 800368a:	6876      	ldr	r6, [r6, #4]
 800368c:	e7b4      	b.n	80035f8 <_malloc_r+0x4c>
 800368e:	4613      	mov	r3, r2
 8003690:	e7cc      	b.n	800362c <_malloc_r+0x80>
 8003692:	230c      	movs	r3, #12
 8003694:	603b      	str	r3, [r7, #0]
 8003696:	4638      	mov	r0, r7
 8003698:	f000 f80e 	bl	80036b8 <__malloc_unlock>
 800369c:	e797      	b.n	80035ce <_malloc_r+0x22>
 800369e:	6025      	str	r5, [r4, #0]
 80036a0:	e7dc      	b.n	800365c <_malloc_r+0xb0>
 80036a2:	605b      	str	r3, [r3, #4]
 80036a4:	deff      	udf	#255	; 0xff
 80036a6:	bf00      	nop
 80036a8:	20000258 	.word	0x20000258

080036ac <__malloc_lock>:
 80036ac:	4801      	ldr	r0, [pc, #4]	; (80036b4 <__malloc_lock+0x8>)
 80036ae:	f7ff bf0e 	b.w	80034ce <__retarget_lock_acquire_recursive>
 80036b2:	bf00      	nop
 80036b4:	20000254 	.word	0x20000254

080036b8 <__malloc_unlock>:
 80036b8:	4801      	ldr	r0, [pc, #4]	; (80036c0 <__malloc_unlock+0x8>)
 80036ba:	f7ff bf09 	b.w	80034d0 <__retarget_lock_release_recursive>
 80036be:	bf00      	nop
 80036c0:	20000254 	.word	0x20000254

080036c4 <__sfputc_r>:
 80036c4:	6893      	ldr	r3, [r2, #8]
 80036c6:	3b01      	subs	r3, #1
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	b410      	push	{r4}
 80036cc:	6093      	str	r3, [r2, #8]
 80036ce:	da08      	bge.n	80036e2 <__sfputc_r+0x1e>
 80036d0:	6994      	ldr	r4, [r2, #24]
 80036d2:	42a3      	cmp	r3, r4
 80036d4:	db01      	blt.n	80036da <__sfputc_r+0x16>
 80036d6:	290a      	cmp	r1, #10
 80036d8:	d103      	bne.n	80036e2 <__sfputc_r+0x1e>
 80036da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036de:	f000 bb73 	b.w	8003dc8 <__swbuf_r>
 80036e2:	6813      	ldr	r3, [r2, #0]
 80036e4:	1c58      	adds	r0, r3, #1
 80036e6:	6010      	str	r0, [r2, #0]
 80036e8:	7019      	strb	r1, [r3, #0]
 80036ea:	4608      	mov	r0, r1
 80036ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036f0:	4770      	bx	lr

080036f2 <__sfputs_r>:
 80036f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036f4:	4606      	mov	r6, r0
 80036f6:	460f      	mov	r7, r1
 80036f8:	4614      	mov	r4, r2
 80036fa:	18d5      	adds	r5, r2, r3
 80036fc:	42ac      	cmp	r4, r5
 80036fe:	d101      	bne.n	8003704 <__sfputs_r+0x12>
 8003700:	2000      	movs	r0, #0
 8003702:	e007      	b.n	8003714 <__sfputs_r+0x22>
 8003704:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003708:	463a      	mov	r2, r7
 800370a:	4630      	mov	r0, r6
 800370c:	f7ff ffda 	bl	80036c4 <__sfputc_r>
 8003710:	1c43      	adds	r3, r0, #1
 8003712:	d1f3      	bne.n	80036fc <__sfputs_r+0xa>
 8003714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003718 <_vfiprintf_r>:
 8003718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800371c:	460d      	mov	r5, r1
 800371e:	b09d      	sub	sp, #116	; 0x74
 8003720:	4614      	mov	r4, r2
 8003722:	4698      	mov	r8, r3
 8003724:	4606      	mov	r6, r0
 8003726:	b118      	cbz	r0, 8003730 <_vfiprintf_r+0x18>
 8003728:	6a03      	ldr	r3, [r0, #32]
 800372a:	b90b      	cbnz	r3, 8003730 <_vfiprintf_r+0x18>
 800372c:	f7ff fdca 	bl	80032c4 <__sinit>
 8003730:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003732:	07d9      	lsls	r1, r3, #31
 8003734:	d405      	bmi.n	8003742 <_vfiprintf_r+0x2a>
 8003736:	89ab      	ldrh	r3, [r5, #12]
 8003738:	059a      	lsls	r2, r3, #22
 800373a:	d402      	bmi.n	8003742 <_vfiprintf_r+0x2a>
 800373c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800373e:	f7ff fec6 	bl	80034ce <__retarget_lock_acquire_recursive>
 8003742:	89ab      	ldrh	r3, [r5, #12]
 8003744:	071b      	lsls	r3, r3, #28
 8003746:	d501      	bpl.n	800374c <_vfiprintf_r+0x34>
 8003748:	692b      	ldr	r3, [r5, #16]
 800374a:	b99b      	cbnz	r3, 8003774 <_vfiprintf_r+0x5c>
 800374c:	4629      	mov	r1, r5
 800374e:	4630      	mov	r0, r6
 8003750:	f000 fb78 	bl	8003e44 <__swsetup_r>
 8003754:	b170      	cbz	r0, 8003774 <_vfiprintf_r+0x5c>
 8003756:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003758:	07dc      	lsls	r4, r3, #31
 800375a:	d504      	bpl.n	8003766 <_vfiprintf_r+0x4e>
 800375c:	f04f 30ff 	mov.w	r0, #4294967295
 8003760:	b01d      	add	sp, #116	; 0x74
 8003762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003766:	89ab      	ldrh	r3, [r5, #12]
 8003768:	0598      	lsls	r0, r3, #22
 800376a:	d4f7      	bmi.n	800375c <_vfiprintf_r+0x44>
 800376c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800376e:	f7ff feaf 	bl	80034d0 <__retarget_lock_release_recursive>
 8003772:	e7f3      	b.n	800375c <_vfiprintf_r+0x44>
 8003774:	2300      	movs	r3, #0
 8003776:	9309      	str	r3, [sp, #36]	; 0x24
 8003778:	2320      	movs	r3, #32
 800377a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800377e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003782:	2330      	movs	r3, #48	; 0x30
 8003784:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003938 <_vfiprintf_r+0x220>
 8003788:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800378c:	f04f 0901 	mov.w	r9, #1
 8003790:	4623      	mov	r3, r4
 8003792:	469a      	mov	sl, r3
 8003794:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003798:	b10a      	cbz	r2, 800379e <_vfiprintf_r+0x86>
 800379a:	2a25      	cmp	r2, #37	; 0x25
 800379c:	d1f9      	bne.n	8003792 <_vfiprintf_r+0x7a>
 800379e:	ebba 0b04 	subs.w	fp, sl, r4
 80037a2:	d00b      	beq.n	80037bc <_vfiprintf_r+0xa4>
 80037a4:	465b      	mov	r3, fp
 80037a6:	4622      	mov	r2, r4
 80037a8:	4629      	mov	r1, r5
 80037aa:	4630      	mov	r0, r6
 80037ac:	f7ff ffa1 	bl	80036f2 <__sfputs_r>
 80037b0:	3001      	adds	r0, #1
 80037b2:	f000 80a9 	beq.w	8003908 <_vfiprintf_r+0x1f0>
 80037b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80037b8:	445a      	add	r2, fp
 80037ba:	9209      	str	r2, [sp, #36]	; 0x24
 80037bc:	f89a 3000 	ldrb.w	r3, [sl]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	f000 80a1 	beq.w	8003908 <_vfiprintf_r+0x1f0>
 80037c6:	2300      	movs	r3, #0
 80037c8:	f04f 32ff 	mov.w	r2, #4294967295
 80037cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80037d0:	f10a 0a01 	add.w	sl, sl, #1
 80037d4:	9304      	str	r3, [sp, #16]
 80037d6:	9307      	str	r3, [sp, #28]
 80037d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80037dc:	931a      	str	r3, [sp, #104]	; 0x68
 80037de:	4654      	mov	r4, sl
 80037e0:	2205      	movs	r2, #5
 80037e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037e6:	4854      	ldr	r0, [pc, #336]	; (8003938 <_vfiprintf_r+0x220>)
 80037e8:	f7fc fcf2 	bl	80001d0 <memchr>
 80037ec:	9a04      	ldr	r2, [sp, #16]
 80037ee:	b9d8      	cbnz	r0, 8003828 <_vfiprintf_r+0x110>
 80037f0:	06d1      	lsls	r1, r2, #27
 80037f2:	bf44      	itt	mi
 80037f4:	2320      	movmi	r3, #32
 80037f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80037fa:	0713      	lsls	r3, r2, #28
 80037fc:	bf44      	itt	mi
 80037fe:	232b      	movmi	r3, #43	; 0x2b
 8003800:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003804:	f89a 3000 	ldrb.w	r3, [sl]
 8003808:	2b2a      	cmp	r3, #42	; 0x2a
 800380a:	d015      	beq.n	8003838 <_vfiprintf_r+0x120>
 800380c:	9a07      	ldr	r2, [sp, #28]
 800380e:	4654      	mov	r4, sl
 8003810:	2000      	movs	r0, #0
 8003812:	f04f 0c0a 	mov.w	ip, #10
 8003816:	4621      	mov	r1, r4
 8003818:	f811 3b01 	ldrb.w	r3, [r1], #1
 800381c:	3b30      	subs	r3, #48	; 0x30
 800381e:	2b09      	cmp	r3, #9
 8003820:	d94d      	bls.n	80038be <_vfiprintf_r+0x1a6>
 8003822:	b1b0      	cbz	r0, 8003852 <_vfiprintf_r+0x13a>
 8003824:	9207      	str	r2, [sp, #28]
 8003826:	e014      	b.n	8003852 <_vfiprintf_r+0x13a>
 8003828:	eba0 0308 	sub.w	r3, r0, r8
 800382c:	fa09 f303 	lsl.w	r3, r9, r3
 8003830:	4313      	orrs	r3, r2
 8003832:	9304      	str	r3, [sp, #16]
 8003834:	46a2      	mov	sl, r4
 8003836:	e7d2      	b.n	80037de <_vfiprintf_r+0xc6>
 8003838:	9b03      	ldr	r3, [sp, #12]
 800383a:	1d19      	adds	r1, r3, #4
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	9103      	str	r1, [sp, #12]
 8003840:	2b00      	cmp	r3, #0
 8003842:	bfbb      	ittet	lt
 8003844:	425b      	neglt	r3, r3
 8003846:	f042 0202 	orrlt.w	r2, r2, #2
 800384a:	9307      	strge	r3, [sp, #28]
 800384c:	9307      	strlt	r3, [sp, #28]
 800384e:	bfb8      	it	lt
 8003850:	9204      	strlt	r2, [sp, #16]
 8003852:	7823      	ldrb	r3, [r4, #0]
 8003854:	2b2e      	cmp	r3, #46	; 0x2e
 8003856:	d10c      	bne.n	8003872 <_vfiprintf_r+0x15a>
 8003858:	7863      	ldrb	r3, [r4, #1]
 800385a:	2b2a      	cmp	r3, #42	; 0x2a
 800385c:	d134      	bne.n	80038c8 <_vfiprintf_r+0x1b0>
 800385e:	9b03      	ldr	r3, [sp, #12]
 8003860:	1d1a      	adds	r2, r3, #4
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	9203      	str	r2, [sp, #12]
 8003866:	2b00      	cmp	r3, #0
 8003868:	bfb8      	it	lt
 800386a:	f04f 33ff 	movlt.w	r3, #4294967295
 800386e:	3402      	adds	r4, #2
 8003870:	9305      	str	r3, [sp, #20]
 8003872:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003948 <_vfiprintf_r+0x230>
 8003876:	7821      	ldrb	r1, [r4, #0]
 8003878:	2203      	movs	r2, #3
 800387a:	4650      	mov	r0, sl
 800387c:	f7fc fca8 	bl	80001d0 <memchr>
 8003880:	b138      	cbz	r0, 8003892 <_vfiprintf_r+0x17a>
 8003882:	9b04      	ldr	r3, [sp, #16]
 8003884:	eba0 000a 	sub.w	r0, r0, sl
 8003888:	2240      	movs	r2, #64	; 0x40
 800388a:	4082      	lsls	r2, r0
 800388c:	4313      	orrs	r3, r2
 800388e:	3401      	adds	r4, #1
 8003890:	9304      	str	r3, [sp, #16]
 8003892:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003896:	4829      	ldr	r0, [pc, #164]	; (800393c <_vfiprintf_r+0x224>)
 8003898:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800389c:	2206      	movs	r2, #6
 800389e:	f7fc fc97 	bl	80001d0 <memchr>
 80038a2:	2800      	cmp	r0, #0
 80038a4:	d03f      	beq.n	8003926 <_vfiprintf_r+0x20e>
 80038a6:	4b26      	ldr	r3, [pc, #152]	; (8003940 <_vfiprintf_r+0x228>)
 80038a8:	bb1b      	cbnz	r3, 80038f2 <_vfiprintf_r+0x1da>
 80038aa:	9b03      	ldr	r3, [sp, #12]
 80038ac:	3307      	adds	r3, #7
 80038ae:	f023 0307 	bic.w	r3, r3, #7
 80038b2:	3308      	adds	r3, #8
 80038b4:	9303      	str	r3, [sp, #12]
 80038b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038b8:	443b      	add	r3, r7
 80038ba:	9309      	str	r3, [sp, #36]	; 0x24
 80038bc:	e768      	b.n	8003790 <_vfiprintf_r+0x78>
 80038be:	fb0c 3202 	mla	r2, ip, r2, r3
 80038c2:	460c      	mov	r4, r1
 80038c4:	2001      	movs	r0, #1
 80038c6:	e7a6      	b.n	8003816 <_vfiprintf_r+0xfe>
 80038c8:	2300      	movs	r3, #0
 80038ca:	3401      	adds	r4, #1
 80038cc:	9305      	str	r3, [sp, #20]
 80038ce:	4619      	mov	r1, r3
 80038d0:	f04f 0c0a 	mov.w	ip, #10
 80038d4:	4620      	mov	r0, r4
 80038d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80038da:	3a30      	subs	r2, #48	; 0x30
 80038dc:	2a09      	cmp	r2, #9
 80038de:	d903      	bls.n	80038e8 <_vfiprintf_r+0x1d0>
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d0c6      	beq.n	8003872 <_vfiprintf_r+0x15a>
 80038e4:	9105      	str	r1, [sp, #20]
 80038e6:	e7c4      	b.n	8003872 <_vfiprintf_r+0x15a>
 80038e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80038ec:	4604      	mov	r4, r0
 80038ee:	2301      	movs	r3, #1
 80038f0:	e7f0      	b.n	80038d4 <_vfiprintf_r+0x1bc>
 80038f2:	ab03      	add	r3, sp, #12
 80038f4:	9300      	str	r3, [sp, #0]
 80038f6:	462a      	mov	r2, r5
 80038f8:	4b12      	ldr	r3, [pc, #72]	; (8003944 <_vfiprintf_r+0x22c>)
 80038fa:	a904      	add	r1, sp, #16
 80038fc:	4630      	mov	r0, r6
 80038fe:	f3af 8000 	nop.w
 8003902:	4607      	mov	r7, r0
 8003904:	1c78      	adds	r0, r7, #1
 8003906:	d1d6      	bne.n	80038b6 <_vfiprintf_r+0x19e>
 8003908:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800390a:	07d9      	lsls	r1, r3, #31
 800390c:	d405      	bmi.n	800391a <_vfiprintf_r+0x202>
 800390e:	89ab      	ldrh	r3, [r5, #12]
 8003910:	059a      	lsls	r2, r3, #22
 8003912:	d402      	bmi.n	800391a <_vfiprintf_r+0x202>
 8003914:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003916:	f7ff fddb 	bl	80034d0 <__retarget_lock_release_recursive>
 800391a:	89ab      	ldrh	r3, [r5, #12]
 800391c:	065b      	lsls	r3, r3, #25
 800391e:	f53f af1d 	bmi.w	800375c <_vfiprintf_r+0x44>
 8003922:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003924:	e71c      	b.n	8003760 <_vfiprintf_r+0x48>
 8003926:	ab03      	add	r3, sp, #12
 8003928:	9300      	str	r3, [sp, #0]
 800392a:	462a      	mov	r2, r5
 800392c:	4b05      	ldr	r3, [pc, #20]	; (8003944 <_vfiprintf_r+0x22c>)
 800392e:	a904      	add	r1, sp, #16
 8003930:	4630      	mov	r0, r6
 8003932:	f000 f879 	bl	8003a28 <_printf_i>
 8003936:	e7e4      	b.n	8003902 <_vfiprintf_r+0x1ea>
 8003938:	080040a0 	.word	0x080040a0
 800393c:	080040aa 	.word	0x080040aa
 8003940:	00000000 	.word	0x00000000
 8003944:	080036f3 	.word	0x080036f3
 8003948:	080040a6 	.word	0x080040a6

0800394c <_printf_common>:
 800394c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003950:	4616      	mov	r6, r2
 8003952:	4699      	mov	r9, r3
 8003954:	688a      	ldr	r2, [r1, #8]
 8003956:	690b      	ldr	r3, [r1, #16]
 8003958:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800395c:	4293      	cmp	r3, r2
 800395e:	bfb8      	it	lt
 8003960:	4613      	movlt	r3, r2
 8003962:	6033      	str	r3, [r6, #0]
 8003964:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003968:	4607      	mov	r7, r0
 800396a:	460c      	mov	r4, r1
 800396c:	b10a      	cbz	r2, 8003972 <_printf_common+0x26>
 800396e:	3301      	adds	r3, #1
 8003970:	6033      	str	r3, [r6, #0]
 8003972:	6823      	ldr	r3, [r4, #0]
 8003974:	0699      	lsls	r1, r3, #26
 8003976:	bf42      	ittt	mi
 8003978:	6833      	ldrmi	r3, [r6, #0]
 800397a:	3302      	addmi	r3, #2
 800397c:	6033      	strmi	r3, [r6, #0]
 800397e:	6825      	ldr	r5, [r4, #0]
 8003980:	f015 0506 	ands.w	r5, r5, #6
 8003984:	d106      	bne.n	8003994 <_printf_common+0x48>
 8003986:	f104 0a19 	add.w	sl, r4, #25
 800398a:	68e3      	ldr	r3, [r4, #12]
 800398c:	6832      	ldr	r2, [r6, #0]
 800398e:	1a9b      	subs	r3, r3, r2
 8003990:	42ab      	cmp	r3, r5
 8003992:	dc26      	bgt.n	80039e2 <_printf_common+0x96>
 8003994:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003998:	1e13      	subs	r3, r2, #0
 800399a:	6822      	ldr	r2, [r4, #0]
 800399c:	bf18      	it	ne
 800399e:	2301      	movne	r3, #1
 80039a0:	0692      	lsls	r2, r2, #26
 80039a2:	d42b      	bmi.n	80039fc <_printf_common+0xb0>
 80039a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80039a8:	4649      	mov	r1, r9
 80039aa:	4638      	mov	r0, r7
 80039ac:	47c0      	blx	r8
 80039ae:	3001      	adds	r0, #1
 80039b0:	d01e      	beq.n	80039f0 <_printf_common+0xa4>
 80039b2:	6823      	ldr	r3, [r4, #0]
 80039b4:	6922      	ldr	r2, [r4, #16]
 80039b6:	f003 0306 	and.w	r3, r3, #6
 80039ba:	2b04      	cmp	r3, #4
 80039bc:	bf02      	ittt	eq
 80039be:	68e5      	ldreq	r5, [r4, #12]
 80039c0:	6833      	ldreq	r3, [r6, #0]
 80039c2:	1aed      	subeq	r5, r5, r3
 80039c4:	68a3      	ldr	r3, [r4, #8]
 80039c6:	bf0c      	ite	eq
 80039c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039cc:	2500      	movne	r5, #0
 80039ce:	4293      	cmp	r3, r2
 80039d0:	bfc4      	itt	gt
 80039d2:	1a9b      	subgt	r3, r3, r2
 80039d4:	18ed      	addgt	r5, r5, r3
 80039d6:	2600      	movs	r6, #0
 80039d8:	341a      	adds	r4, #26
 80039da:	42b5      	cmp	r5, r6
 80039dc:	d11a      	bne.n	8003a14 <_printf_common+0xc8>
 80039de:	2000      	movs	r0, #0
 80039e0:	e008      	b.n	80039f4 <_printf_common+0xa8>
 80039e2:	2301      	movs	r3, #1
 80039e4:	4652      	mov	r2, sl
 80039e6:	4649      	mov	r1, r9
 80039e8:	4638      	mov	r0, r7
 80039ea:	47c0      	blx	r8
 80039ec:	3001      	adds	r0, #1
 80039ee:	d103      	bne.n	80039f8 <_printf_common+0xac>
 80039f0:	f04f 30ff 	mov.w	r0, #4294967295
 80039f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039f8:	3501      	adds	r5, #1
 80039fa:	e7c6      	b.n	800398a <_printf_common+0x3e>
 80039fc:	18e1      	adds	r1, r4, r3
 80039fe:	1c5a      	adds	r2, r3, #1
 8003a00:	2030      	movs	r0, #48	; 0x30
 8003a02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003a06:	4422      	add	r2, r4
 8003a08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003a10:	3302      	adds	r3, #2
 8003a12:	e7c7      	b.n	80039a4 <_printf_common+0x58>
 8003a14:	2301      	movs	r3, #1
 8003a16:	4622      	mov	r2, r4
 8003a18:	4649      	mov	r1, r9
 8003a1a:	4638      	mov	r0, r7
 8003a1c:	47c0      	blx	r8
 8003a1e:	3001      	adds	r0, #1
 8003a20:	d0e6      	beq.n	80039f0 <_printf_common+0xa4>
 8003a22:	3601      	adds	r6, #1
 8003a24:	e7d9      	b.n	80039da <_printf_common+0x8e>
	...

08003a28 <_printf_i>:
 8003a28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a2c:	7e0f      	ldrb	r7, [r1, #24]
 8003a2e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003a30:	2f78      	cmp	r7, #120	; 0x78
 8003a32:	4691      	mov	r9, r2
 8003a34:	4680      	mov	r8, r0
 8003a36:	460c      	mov	r4, r1
 8003a38:	469a      	mov	sl, r3
 8003a3a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003a3e:	d807      	bhi.n	8003a50 <_printf_i+0x28>
 8003a40:	2f62      	cmp	r7, #98	; 0x62
 8003a42:	d80a      	bhi.n	8003a5a <_printf_i+0x32>
 8003a44:	2f00      	cmp	r7, #0
 8003a46:	f000 80d4 	beq.w	8003bf2 <_printf_i+0x1ca>
 8003a4a:	2f58      	cmp	r7, #88	; 0x58
 8003a4c:	f000 80c0 	beq.w	8003bd0 <_printf_i+0x1a8>
 8003a50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003a58:	e03a      	b.n	8003ad0 <_printf_i+0xa8>
 8003a5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003a5e:	2b15      	cmp	r3, #21
 8003a60:	d8f6      	bhi.n	8003a50 <_printf_i+0x28>
 8003a62:	a101      	add	r1, pc, #4	; (adr r1, 8003a68 <_printf_i+0x40>)
 8003a64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003a68:	08003ac1 	.word	0x08003ac1
 8003a6c:	08003ad5 	.word	0x08003ad5
 8003a70:	08003a51 	.word	0x08003a51
 8003a74:	08003a51 	.word	0x08003a51
 8003a78:	08003a51 	.word	0x08003a51
 8003a7c:	08003a51 	.word	0x08003a51
 8003a80:	08003ad5 	.word	0x08003ad5
 8003a84:	08003a51 	.word	0x08003a51
 8003a88:	08003a51 	.word	0x08003a51
 8003a8c:	08003a51 	.word	0x08003a51
 8003a90:	08003a51 	.word	0x08003a51
 8003a94:	08003bd9 	.word	0x08003bd9
 8003a98:	08003b01 	.word	0x08003b01
 8003a9c:	08003b93 	.word	0x08003b93
 8003aa0:	08003a51 	.word	0x08003a51
 8003aa4:	08003a51 	.word	0x08003a51
 8003aa8:	08003bfb 	.word	0x08003bfb
 8003aac:	08003a51 	.word	0x08003a51
 8003ab0:	08003b01 	.word	0x08003b01
 8003ab4:	08003a51 	.word	0x08003a51
 8003ab8:	08003a51 	.word	0x08003a51
 8003abc:	08003b9b 	.word	0x08003b9b
 8003ac0:	682b      	ldr	r3, [r5, #0]
 8003ac2:	1d1a      	adds	r2, r3, #4
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	602a      	str	r2, [r5, #0]
 8003ac8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003acc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e09f      	b.n	8003c14 <_printf_i+0x1ec>
 8003ad4:	6820      	ldr	r0, [r4, #0]
 8003ad6:	682b      	ldr	r3, [r5, #0]
 8003ad8:	0607      	lsls	r7, r0, #24
 8003ada:	f103 0104 	add.w	r1, r3, #4
 8003ade:	6029      	str	r1, [r5, #0]
 8003ae0:	d501      	bpl.n	8003ae6 <_printf_i+0xbe>
 8003ae2:	681e      	ldr	r6, [r3, #0]
 8003ae4:	e003      	b.n	8003aee <_printf_i+0xc6>
 8003ae6:	0646      	lsls	r6, r0, #25
 8003ae8:	d5fb      	bpl.n	8003ae2 <_printf_i+0xba>
 8003aea:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003aee:	2e00      	cmp	r6, #0
 8003af0:	da03      	bge.n	8003afa <_printf_i+0xd2>
 8003af2:	232d      	movs	r3, #45	; 0x2d
 8003af4:	4276      	negs	r6, r6
 8003af6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003afa:	485a      	ldr	r0, [pc, #360]	; (8003c64 <_printf_i+0x23c>)
 8003afc:	230a      	movs	r3, #10
 8003afe:	e012      	b.n	8003b26 <_printf_i+0xfe>
 8003b00:	682b      	ldr	r3, [r5, #0]
 8003b02:	6820      	ldr	r0, [r4, #0]
 8003b04:	1d19      	adds	r1, r3, #4
 8003b06:	6029      	str	r1, [r5, #0]
 8003b08:	0605      	lsls	r5, r0, #24
 8003b0a:	d501      	bpl.n	8003b10 <_printf_i+0xe8>
 8003b0c:	681e      	ldr	r6, [r3, #0]
 8003b0e:	e002      	b.n	8003b16 <_printf_i+0xee>
 8003b10:	0641      	lsls	r1, r0, #25
 8003b12:	d5fb      	bpl.n	8003b0c <_printf_i+0xe4>
 8003b14:	881e      	ldrh	r6, [r3, #0]
 8003b16:	4853      	ldr	r0, [pc, #332]	; (8003c64 <_printf_i+0x23c>)
 8003b18:	2f6f      	cmp	r7, #111	; 0x6f
 8003b1a:	bf0c      	ite	eq
 8003b1c:	2308      	moveq	r3, #8
 8003b1e:	230a      	movne	r3, #10
 8003b20:	2100      	movs	r1, #0
 8003b22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003b26:	6865      	ldr	r5, [r4, #4]
 8003b28:	60a5      	str	r5, [r4, #8]
 8003b2a:	2d00      	cmp	r5, #0
 8003b2c:	bfa2      	ittt	ge
 8003b2e:	6821      	ldrge	r1, [r4, #0]
 8003b30:	f021 0104 	bicge.w	r1, r1, #4
 8003b34:	6021      	strge	r1, [r4, #0]
 8003b36:	b90e      	cbnz	r6, 8003b3c <_printf_i+0x114>
 8003b38:	2d00      	cmp	r5, #0
 8003b3a:	d04b      	beq.n	8003bd4 <_printf_i+0x1ac>
 8003b3c:	4615      	mov	r5, r2
 8003b3e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003b42:	fb03 6711 	mls	r7, r3, r1, r6
 8003b46:	5dc7      	ldrb	r7, [r0, r7]
 8003b48:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003b4c:	4637      	mov	r7, r6
 8003b4e:	42bb      	cmp	r3, r7
 8003b50:	460e      	mov	r6, r1
 8003b52:	d9f4      	bls.n	8003b3e <_printf_i+0x116>
 8003b54:	2b08      	cmp	r3, #8
 8003b56:	d10b      	bne.n	8003b70 <_printf_i+0x148>
 8003b58:	6823      	ldr	r3, [r4, #0]
 8003b5a:	07de      	lsls	r6, r3, #31
 8003b5c:	d508      	bpl.n	8003b70 <_printf_i+0x148>
 8003b5e:	6923      	ldr	r3, [r4, #16]
 8003b60:	6861      	ldr	r1, [r4, #4]
 8003b62:	4299      	cmp	r1, r3
 8003b64:	bfde      	ittt	le
 8003b66:	2330      	movle	r3, #48	; 0x30
 8003b68:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003b6c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003b70:	1b52      	subs	r2, r2, r5
 8003b72:	6122      	str	r2, [r4, #16]
 8003b74:	f8cd a000 	str.w	sl, [sp]
 8003b78:	464b      	mov	r3, r9
 8003b7a:	aa03      	add	r2, sp, #12
 8003b7c:	4621      	mov	r1, r4
 8003b7e:	4640      	mov	r0, r8
 8003b80:	f7ff fee4 	bl	800394c <_printf_common>
 8003b84:	3001      	adds	r0, #1
 8003b86:	d14a      	bne.n	8003c1e <_printf_i+0x1f6>
 8003b88:	f04f 30ff 	mov.w	r0, #4294967295
 8003b8c:	b004      	add	sp, #16
 8003b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b92:	6823      	ldr	r3, [r4, #0]
 8003b94:	f043 0320 	orr.w	r3, r3, #32
 8003b98:	6023      	str	r3, [r4, #0]
 8003b9a:	4833      	ldr	r0, [pc, #204]	; (8003c68 <_printf_i+0x240>)
 8003b9c:	2778      	movs	r7, #120	; 0x78
 8003b9e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003ba2:	6823      	ldr	r3, [r4, #0]
 8003ba4:	6829      	ldr	r1, [r5, #0]
 8003ba6:	061f      	lsls	r7, r3, #24
 8003ba8:	f851 6b04 	ldr.w	r6, [r1], #4
 8003bac:	d402      	bmi.n	8003bb4 <_printf_i+0x18c>
 8003bae:	065f      	lsls	r7, r3, #25
 8003bb0:	bf48      	it	mi
 8003bb2:	b2b6      	uxthmi	r6, r6
 8003bb4:	07df      	lsls	r7, r3, #31
 8003bb6:	bf48      	it	mi
 8003bb8:	f043 0320 	orrmi.w	r3, r3, #32
 8003bbc:	6029      	str	r1, [r5, #0]
 8003bbe:	bf48      	it	mi
 8003bc0:	6023      	strmi	r3, [r4, #0]
 8003bc2:	b91e      	cbnz	r6, 8003bcc <_printf_i+0x1a4>
 8003bc4:	6823      	ldr	r3, [r4, #0]
 8003bc6:	f023 0320 	bic.w	r3, r3, #32
 8003bca:	6023      	str	r3, [r4, #0]
 8003bcc:	2310      	movs	r3, #16
 8003bce:	e7a7      	b.n	8003b20 <_printf_i+0xf8>
 8003bd0:	4824      	ldr	r0, [pc, #144]	; (8003c64 <_printf_i+0x23c>)
 8003bd2:	e7e4      	b.n	8003b9e <_printf_i+0x176>
 8003bd4:	4615      	mov	r5, r2
 8003bd6:	e7bd      	b.n	8003b54 <_printf_i+0x12c>
 8003bd8:	682b      	ldr	r3, [r5, #0]
 8003bda:	6826      	ldr	r6, [r4, #0]
 8003bdc:	6961      	ldr	r1, [r4, #20]
 8003bde:	1d18      	adds	r0, r3, #4
 8003be0:	6028      	str	r0, [r5, #0]
 8003be2:	0635      	lsls	r5, r6, #24
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	d501      	bpl.n	8003bec <_printf_i+0x1c4>
 8003be8:	6019      	str	r1, [r3, #0]
 8003bea:	e002      	b.n	8003bf2 <_printf_i+0x1ca>
 8003bec:	0670      	lsls	r0, r6, #25
 8003bee:	d5fb      	bpl.n	8003be8 <_printf_i+0x1c0>
 8003bf0:	8019      	strh	r1, [r3, #0]
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	6123      	str	r3, [r4, #16]
 8003bf6:	4615      	mov	r5, r2
 8003bf8:	e7bc      	b.n	8003b74 <_printf_i+0x14c>
 8003bfa:	682b      	ldr	r3, [r5, #0]
 8003bfc:	1d1a      	adds	r2, r3, #4
 8003bfe:	602a      	str	r2, [r5, #0]
 8003c00:	681d      	ldr	r5, [r3, #0]
 8003c02:	6862      	ldr	r2, [r4, #4]
 8003c04:	2100      	movs	r1, #0
 8003c06:	4628      	mov	r0, r5
 8003c08:	f7fc fae2 	bl	80001d0 <memchr>
 8003c0c:	b108      	cbz	r0, 8003c12 <_printf_i+0x1ea>
 8003c0e:	1b40      	subs	r0, r0, r5
 8003c10:	6060      	str	r0, [r4, #4]
 8003c12:	6863      	ldr	r3, [r4, #4]
 8003c14:	6123      	str	r3, [r4, #16]
 8003c16:	2300      	movs	r3, #0
 8003c18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c1c:	e7aa      	b.n	8003b74 <_printf_i+0x14c>
 8003c1e:	6923      	ldr	r3, [r4, #16]
 8003c20:	462a      	mov	r2, r5
 8003c22:	4649      	mov	r1, r9
 8003c24:	4640      	mov	r0, r8
 8003c26:	47d0      	blx	sl
 8003c28:	3001      	adds	r0, #1
 8003c2a:	d0ad      	beq.n	8003b88 <_printf_i+0x160>
 8003c2c:	6823      	ldr	r3, [r4, #0]
 8003c2e:	079b      	lsls	r3, r3, #30
 8003c30:	d413      	bmi.n	8003c5a <_printf_i+0x232>
 8003c32:	68e0      	ldr	r0, [r4, #12]
 8003c34:	9b03      	ldr	r3, [sp, #12]
 8003c36:	4298      	cmp	r0, r3
 8003c38:	bfb8      	it	lt
 8003c3a:	4618      	movlt	r0, r3
 8003c3c:	e7a6      	b.n	8003b8c <_printf_i+0x164>
 8003c3e:	2301      	movs	r3, #1
 8003c40:	4632      	mov	r2, r6
 8003c42:	4649      	mov	r1, r9
 8003c44:	4640      	mov	r0, r8
 8003c46:	47d0      	blx	sl
 8003c48:	3001      	adds	r0, #1
 8003c4a:	d09d      	beq.n	8003b88 <_printf_i+0x160>
 8003c4c:	3501      	adds	r5, #1
 8003c4e:	68e3      	ldr	r3, [r4, #12]
 8003c50:	9903      	ldr	r1, [sp, #12]
 8003c52:	1a5b      	subs	r3, r3, r1
 8003c54:	42ab      	cmp	r3, r5
 8003c56:	dcf2      	bgt.n	8003c3e <_printf_i+0x216>
 8003c58:	e7eb      	b.n	8003c32 <_printf_i+0x20a>
 8003c5a:	2500      	movs	r5, #0
 8003c5c:	f104 0619 	add.w	r6, r4, #25
 8003c60:	e7f5      	b.n	8003c4e <_printf_i+0x226>
 8003c62:	bf00      	nop
 8003c64:	080040b1 	.word	0x080040b1
 8003c68:	080040c2 	.word	0x080040c2

08003c6c <__sflush_r>:
 8003c6c:	898a      	ldrh	r2, [r1, #12]
 8003c6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c72:	4605      	mov	r5, r0
 8003c74:	0710      	lsls	r0, r2, #28
 8003c76:	460c      	mov	r4, r1
 8003c78:	d458      	bmi.n	8003d2c <__sflush_r+0xc0>
 8003c7a:	684b      	ldr	r3, [r1, #4]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	dc05      	bgt.n	8003c8c <__sflush_r+0x20>
 8003c80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	dc02      	bgt.n	8003c8c <__sflush_r+0x20>
 8003c86:	2000      	movs	r0, #0
 8003c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003c8e:	2e00      	cmp	r6, #0
 8003c90:	d0f9      	beq.n	8003c86 <__sflush_r+0x1a>
 8003c92:	2300      	movs	r3, #0
 8003c94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003c98:	682f      	ldr	r7, [r5, #0]
 8003c9a:	6a21      	ldr	r1, [r4, #32]
 8003c9c:	602b      	str	r3, [r5, #0]
 8003c9e:	d032      	beq.n	8003d06 <__sflush_r+0x9a>
 8003ca0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003ca2:	89a3      	ldrh	r3, [r4, #12]
 8003ca4:	075a      	lsls	r2, r3, #29
 8003ca6:	d505      	bpl.n	8003cb4 <__sflush_r+0x48>
 8003ca8:	6863      	ldr	r3, [r4, #4]
 8003caa:	1ac0      	subs	r0, r0, r3
 8003cac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003cae:	b10b      	cbz	r3, 8003cb4 <__sflush_r+0x48>
 8003cb0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003cb2:	1ac0      	subs	r0, r0, r3
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003cba:	6a21      	ldr	r1, [r4, #32]
 8003cbc:	4628      	mov	r0, r5
 8003cbe:	47b0      	blx	r6
 8003cc0:	1c43      	adds	r3, r0, #1
 8003cc2:	89a3      	ldrh	r3, [r4, #12]
 8003cc4:	d106      	bne.n	8003cd4 <__sflush_r+0x68>
 8003cc6:	6829      	ldr	r1, [r5, #0]
 8003cc8:	291d      	cmp	r1, #29
 8003cca:	d82b      	bhi.n	8003d24 <__sflush_r+0xb8>
 8003ccc:	4a29      	ldr	r2, [pc, #164]	; (8003d74 <__sflush_r+0x108>)
 8003cce:	410a      	asrs	r2, r1
 8003cd0:	07d6      	lsls	r6, r2, #31
 8003cd2:	d427      	bmi.n	8003d24 <__sflush_r+0xb8>
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	6062      	str	r2, [r4, #4]
 8003cd8:	04d9      	lsls	r1, r3, #19
 8003cda:	6922      	ldr	r2, [r4, #16]
 8003cdc:	6022      	str	r2, [r4, #0]
 8003cde:	d504      	bpl.n	8003cea <__sflush_r+0x7e>
 8003ce0:	1c42      	adds	r2, r0, #1
 8003ce2:	d101      	bne.n	8003ce8 <__sflush_r+0x7c>
 8003ce4:	682b      	ldr	r3, [r5, #0]
 8003ce6:	b903      	cbnz	r3, 8003cea <__sflush_r+0x7e>
 8003ce8:	6560      	str	r0, [r4, #84]	; 0x54
 8003cea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003cec:	602f      	str	r7, [r5, #0]
 8003cee:	2900      	cmp	r1, #0
 8003cf0:	d0c9      	beq.n	8003c86 <__sflush_r+0x1a>
 8003cf2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003cf6:	4299      	cmp	r1, r3
 8003cf8:	d002      	beq.n	8003d00 <__sflush_r+0x94>
 8003cfa:	4628      	mov	r0, r5
 8003cfc:	f7ff fbea 	bl	80034d4 <_free_r>
 8003d00:	2000      	movs	r0, #0
 8003d02:	6360      	str	r0, [r4, #52]	; 0x34
 8003d04:	e7c0      	b.n	8003c88 <__sflush_r+0x1c>
 8003d06:	2301      	movs	r3, #1
 8003d08:	4628      	mov	r0, r5
 8003d0a:	47b0      	blx	r6
 8003d0c:	1c41      	adds	r1, r0, #1
 8003d0e:	d1c8      	bne.n	8003ca2 <__sflush_r+0x36>
 8003d10:	682b      	ldr	r3, [r5, #0]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d0c5      	beq.n	8003ca2 <__sflush_r+0x36>
 8003d16:	2b1d      	cmp	r3, #29
 8003d18:	d001      	beq.n	8003d1e <__sflush_r+0xb2>
 8003d1a:	2b16      	cmp	r3, #22
 8003d1c:	d101      	bne.n	8003d22 <__sflush_r+0xb6>
 8003d1e:	602f      	str	r7, [r5, #0]
 8003d20:	e7b1      	b.n	8003c86 <__sflush_r+0x1a>
 8003d22:	89a3      	ldrh	r3, [r4, #12]
 8003d24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d28:	81a3      	strh	r3, [r4, #12]
 8003d2a:	e7ad      	b.n	8003c88 <__sflush_r+0x1c>
 8003d2c:	690f      	ldr	r7, [r1, #16]
 8003d2e:	2f00      	cmp	r7, #0
 8003d30:	d0a9      	beq.n	8003c86 <__sflush_r+0x1a>
 8003d32:	0793      	lsls	r3, r2, #30
 8003d34:	680e      	ldr	r6, [r1, #0]
 8003d36:	bf08      	it	eq
 8003d38:	694b      	ldreq	r3, [r1, #20]
 8003d3a:	600f      	str	r7, [r1, #0]
 8003d3c:	bf18      	it	ne
 8003d3e:	2300      	movne	r3, #0
 8003d40:	eba6 0807 	sub.w	r8, r6, r7
 8003d44:	608b      	str	r3, [r1, #8]
 8003d46:	f1b8 0f00 	cmp.w	r8, #0
 8003d4a:	dd9c      	ble.n	8003c86 <__sflush_r+0x1a>
 8003d4c:	6a21      	ldr	r1, [r4, #32]
 8003d4e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003d50:	4643      	mov	r3, r8
 8003d52:	463a      	mov	r2, r7
 8003d54:	4628      	mov	r0, r5
 8003d56:	47b0      	blx	r6
 8003d58:	2800      	cmp	r0, #0
 8003d5a:	dc06      	bgt.n	8003d6a <__sflush_r+0xfe>
 8003d5c:	89a3      	ldrh	r3, [r4, #12]
 8003d5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d62:	81a3      	strh	r3, [r4, #12]
 8003d64:	f04f 30ff 	mov.w	r0, #4294967295
 8003d68:	e78e      	b.n	8003c88 <__sflush_r+0x1c>
 8003d6a:	4407      	add	r7, r0
 8003d6c:	eba8 0800 	sub.w	r8, r8, r0
 8003d70:	e7e9      	b.n	8003d46 <__sflush_r+0xda>
 8003d72:	bf00      	nop
 8003d74:	dfbffffe 	.word	0xdfbffffe

08003d78 <_fflush_r>:
 8003d78:	b538      	push	{r3, r4, r5, lr}
 8003d7a:	690b      	ldr	r3, [r1, #16]
 8003d7c:	4605      	mov	r5, r0
 8003d7e:	460c      	mov	r4, r1
 8003d80:	b913      	cbnz	r3, 8003d88 <_fflush_r+0x10>
 8003d82:	2500      	movs	r5, #0
 8003d84:	4628      	mov	r0, r5
 8003d86:	bd38      	pop	{r3, r4, r5, pc}
 8003d88:	b118      	cbz	r0, 8003d92 <_fflush_r+0x1a>
 8003d8a:	6a03      	ldr	r3, [r0, #32]
 8003d8c:	b90b      	cbnz	r3, 8003d92 <_fflush_r+0x1a>
 8003d8e:	f7ff fa99 	bl	80032c4 <__sinit>
 8003d92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d0f3      	beq.n	8003d82 <_fflush_r+0xa>
 8003d9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003d9c:	07d0      	lsls	r0, r2, #31
 8003d9e:	d404      	bmi.n	8003daa <_fflush_r+0x32>
 8003da0:	0599      	lsls	r1, r3, #22
 8003da2:	d402      	bmi.n	8003daa <_fflush_r+0x32>
 8003da4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003da6:	f7ff fb92 	bl	80034ce <__retarget_lock_acquire_recursive>
 8003daa:	4628      	mov	r0, r5
 8003dac:	4621      	mov	r1, r4
 8003dae:	f7ff ff5d 	bl	8003c6c <__sflush_r>
 8003db2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003db4:	07da      	lsls	r2, r3, #31
 8003db6:	4605      	mov	r5, r0
 8003db8:	d4e4      	bmi.n	8003d84 <_fflush_r+0xc>
 8003dba:	89a3      	ldrh	r3, [r4, #12]
 8003dbc:	059b      	lsls	r3, r3, #22
 8003dbe:	d4e1      	bmi.n	8003d84 <_fflush_r+0xc>
 8003dc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003dc2:	f7ff fb85 	bl	80034d0 <__retarget_lock_release_recursive>
 8003dc6:	e7dd      	b.n	8003d84 <_fflush_r+0xc>

08003dc8 <__swbuf_r>:
 8003dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dca:	460e      	mov	r6, r1
 8003dcc:	4614      	mov	r4, r2
 8003dce:	4605      	mov	r5, r0
 8003dd0:	b118      	cbz	r0, 8003dda <__swbuf_r+0x12>
 8003dd2:	6a03      	ldr	r3, [r0, #32]
 8003dd4:	b90b      	cbnz	r3, 8003dda <__swbuf_r+0x12>
 8003dd6:	f7ff fa75 	bl	80032c4 <__sinit>
 8003dda:	69a3      	ldr	r3, [r4, #24]
 8003ddc:	60a3      	str	r3, [r4, #8]
 8003dde:	89a3      	ldrh	r3, [r4, #12]
 8003de0:	071a      	lsls	r2, r3, #28
 8003de2:	d525      	bpl.n	8003e30 <__swbuf_r+0x68>
 8003de4:	6923      	ldr	r3, [r4, #16]
 8003de6:	b31b      	cbz	r3, 8003e30 <__swbuf_r+0x68>
 8003de8:	6823      	ldr	r3, [r4, #0]
 8003dea:	6922      	ldr	r2, [r4, #16]
 8003dec:	1a98      	subs	r0, r3, r2
 8003dee:	6963      	ldr	r3, [r4, #20]
 8003df0:	b2f6      	uxtb	r6, r6
 8003df2:	4283      	cmp	r3, r0
 8003df4:	4637      	mov	r7, r6
 8003df6:	dc04      	bgt.n	8003e02 <__swbuf_r+0x3a>
 8003df8:	4621      	mov	r1, r4
 8003dfa:	4628      	mov	r0, r5
 8003dfc:	f7ff ffbc 	bl	8003d78 <_fflush_r>
 8003e00:	b9e0      	cbnz	r0, 8003e3c <__swbuf_r+0x74>
 8003e02:	68a3      	ldr	r3, [r4, #8]
 8003e04:	3b01      	subs	r3, #1
 8003e06:	60a3      	str	r3, [r4, #8]
 8003e08:	6823      	ldr	r3, [r4, #0]
 8003e0a:	1c5a      	adds	r2, r3, #1
 8003e0c:	6022      	str	r2, [r4, #0]
 8003e0e:	701e      	strb	r6, [r3, #0]
 8003e10:	6962      	ldr	r2, [r4, #20]
 8003e12:	1c43      	adds	r3, r0, #1
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d004      	beq.n	8003e22 <__swbuf_r+0x5a>
 8003e18:	89a3      	ldrh	r3, [r4, #12]
 8003e1a:	07db      	lsls	r3, r3, #31
 8003e1c:	d506      	bpl.n	8003e2c <__swbuf_r+0x64>
 8003e1e:	2e0a      	cmp	r6, #10
 8003e20:	d104      	bne.n	8003e2c <__swbuf_r+0x64>
 8003e22:	4621      	mov	r1, r4
 8003e24:	4628      	mov	r0, r5
 8003e26:	f7ff ffa7 	bl	8003d78 <_fflush_r>
 8003e2a:	b938      	cbnz	r0, 8003e3c <__swbuf_r+0x74>
 8003e2c:	4638      	mov	r0, r7
 8003e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e30:	4621      	mov	r1, r4
 8003e32:	4628      	mov	r0, r5
 8003e34:	f000 f806 	bl	8003e44 <__swsetup_r>
 8003e38:	2800      	cmp	r0, #0
 8003e3a:	d0d5      	beq.n	8003de8 <__swbuf_r+0x20>
 8003e3c:	f04f 37ff 	mov.w	r7, #4294967295
 8003e40:	e7f4      	b.n	8003e2c <__swbuf_r+0x64>
	...

08003e44 <__swsetup_r>:
 8003e44:	b538      	push	{r3, r4, r5, lr}
 8003e46:	4b2a      	ldr	r3, [pc, #168]	; (8003ef0 <__swsetup_r+0xac>)
 8003e48:	4605      	mov	r5, r0
 8003e4a:	6818      	ldr	r0, [r3, #0]
 8003e4c:	460c      	mov	r4, r1
 8003e4e:	b118      	cbz	r0, 8003e58 <__swsetup_r+0x14>
 8003e50:	6a03      	ldr	r3, [r0, #32]
 8003e52:	b90b      	cbnz	r3, 8003e58 <__swsetup_r+0x14>
 8003e54:	f7ff fa36 	bl	80032c4 <__sinit>
 8003e58:	89a3      	ldrh	r3, [r4, #12]
 8003e5a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003e5e:	0718      	lsls	r0, r3, #28
 8003e60:	d422      	bmi.n	8003ea8 <__swsetup_r+0x64>
 8003e62:	06d9      	lsls	r1, r3, #27
 8003e64:	d407      	bmi.n	8003e76 <__swsetup_r+0x32>
 8003e66:	2309      	movs	r3, #9
 8003e68:	602b      	str	r3, [r5, #0]
 8003e6a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003e6e:	81a3      	strh	r3, [r4, #12]
 8003e70:	f04f 30ff 	mov.w	r0, #4294967295
 8003e74:	e034      	b.n	8003ee0 <__swsetup_r+0x9c>
 8003e76:	0758      	lsls	r0, r3, #29
 8003e78:	d512      	bpl.n	8003ea0 <__swsetup_r+0x5c>
 8003e7a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e7c:	b141      	cbz	r1, 8003e90 <__swsetup_r+0x4c>
 8003e7e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e82:	4299      	cmp	r1, r3
 8003e84:	d002      	beq.n	8003e8c <__swsetup_r+0x48>
 8003e86:	4628      	mov	r0, r5
 8003e88:	f7ff fb24 	bl	80034d4 <_free_r>
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	6363      	str	r3, [r4, #52]	; 0x34
 8003e90:	89a3      	ldrh	r3, [r4, #12]
 8003e92:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003e96:	81a3      	strh	r3, [r4, #12]
 8003e98:	2300      	movs	r3, #0
 8003e9a:	6063      	str	r3, [r4, #4]
 8003e9c:	6923      	ldr	r3, [r4, #16]
 8003e9e:	6023      	str	r3, [r4, #0]
 8003ea0:	89a3      	ldrh	r3, [r4, #12]
 8003ea2:	f043 0308 	orr.w	r3, r3, #8
 8003ea6:	81a3      	strh	r3, [r4, #12]
 8003ea8:	6923      	ldr	r3, [r4, #16]
 8003eaa:	b94b      	cbnz	r3, 8003ec0 <__swsetup_r+0x7c>
 8003eac:	89a3      	ldrh	r3, [r4, #12]
 8003eae:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003eb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003eb6:	d003      	beq.n	8003ec0 <__swsetup_r+0x7c>
 8003eb8:	4621      	mov	r1, r4
 8003eba:	4628      	mov	r0, r5
 8003ebc:	f000 f850 	bl	8003f60 <__smakebuf_r>
 8003ec0:	89a0      	ldrh	r0, [r4, #12]
 8003ec2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003ec6:	f010 0301 	ands.w	r3, r0, #1
 8003eca:	d00a      	beq.n	8003ee2 <__swsetup_r+0x9e>
 8003ecc:	2300      	movs	r3, #0
 8003ece:	60a3      	str	r3, [r4, #8]
 8003ed0:	6963      	ldr	r3, [r4, #20]
 8003ed2:	425b      	negs	r3, r3
 8003ed4:	61a3      	str	r3, [r4, #24]
 8003ed6:	6923      	ldr	r3, [r4, #16]
 8003ed8:	b943      	cbnz	r3, 8003eec <__swsetup_r+0xa8>
 8003eda:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003ede:	d1c4      	bne.n	8003e6a <__swsetup_r+0x26>
 8003ee0:	bd38      	pop	{r3, r4, r5, pc}
 8003ee2:	0781      	lsls	r1, r0, #30
 8003ee4:	bf58      	it	pl
 8003ee6:	6963      	ldrpl	r3, [r4, #20]
 8003ee8:	60a3      	str	r3, [r4, #8]
 8003eea:	e7f4      	b.n	8003ed6 <__swsetup_r+0x92>
 8003eec:	2000      	movs	r0, #0
 8003eee:	e7f7      	b.n	8003ee0 <__swsetup_r+0x9c>
 8003ef0:	20000064 	.word	0x20000064

08003ef4 <_sbrk_r>:
 8003ef4:	b538      	push	{r3, r4, r5, lr}
 8003ef6:	4d06      	ldr	r5, [pc, #24]	; (8003f10 <_sbrk_r+0x1c>)
 8003ef8:	2300      	movs	r3, #0
 8003efa:	4604      	mov	r4, r0
 8003efc:	4608      	mov	r0, r1
 8003efe:	602b      	str	r3, [r5, #0]
 8003f00:	f7fc fd18 	bl	8000934 <_sbrk>
 8003f04:	1c43      	adds	r3, r0, #1
 8003f06:	d102      	bne.n	8003f0e <_sbrk_r+0x1a>
 8003f08:	682b      	ldr	r3, [r5, #0]
 8003f0a:	b103      	cbz	r3, 8003f0e <_sbrk_r+0x1a>
 8003f0c:	6023      	str	r3, [r4, #0]
 8003f0e:	bd38      	pop	{r3, r4, r5, pc}
 8003f10:	20000250 	.word	0x20000250

08003f14 <__swhatbuf_r>:
 8003f14:	b570      	push	{r4, r5, r6, lr}
 8003f16:	460c      	mov	r4, r1
 8003f18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f1c:	2900      	cmp	r1, #0
 8003f1e:	b096      	sub	sp, #88	; 0x58
 8003f20:	4615      	mov	r5, r2
 8003f22:	461e      	mov	r6, r3
 8003f24:	da0d      	bge.n	8003f42 <__swhatbuf_r+0x2e>
 8003f26:	89a3      	ldrh	r3, [r4, #12]
 8003f28:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003f2c:	f04f 0100 	mov.w	r1, #0
 8003f30:	bf0c      	ite	eq
 8003f32:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003f36:	2340      	movne	r3, #64	; 0x40
 8003f38:	2000      	movs	r0, #0
 8003f3a:	6031      	str	r1, [r6, #0]
 8003f3c:	602b      	str	r3, [r5, #0]
 8003f3e:	b016      	add	sp, #88	; 0x58
 8003f40:	bd70      	pop	{r4, r5, r6, pc}
 8003f42:	466a      	mov	r2, sp
 8003f44:	f000 f848 	bl	8003fd8 <_fstat_r>
 8003f48:	2800      	cmp	r0, #0
 8003f4a:	dbec      	blt.n	8003f26 <__swhatbuf_r+0x12>
 8003f4c:	9901      	ldr	r1, [sp, #4]
 8003f4e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003f52:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003f56:	4259      	negs	r1, r3
 8003f58:	4159      	adcs	r1, r3
 8003f5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f5e:	e7eb      	b.n	8003f38 <__swhatbuf_r+0x24>

08003f60 <__smakebuf_r>:
 8003f60:	898b      	ldrh	r3, [r1, #12]
 8003f62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003f64:	079d      	lsls	r5, r3, #30
 8003f66:	4606      	mov	r6, r0
 8003f68:	460c      	mov	r4, r1
 8003f6a:	d507      	bpl.n	8003f7c <__smakebuf_r+0x1c>
 8003f6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003f70:	6023      	str	r3, [r4, #0]
 8003f72:	6123      	str	r3, [r4, #16]
 8003f74:	2301      	movs	r3, #1
 8003f76:	6163      	str	r3, [r4, #20]
 8003f78:	b002      	add	sp, #8
 8003f7a:	bd70      	pop	{r4, r5, r6, pc}
 8003f7c:	ab01      	add	r3, sp, #4
 8003f7e:	466a      	mov	r2, sp
 8003f80:	f7ff ffc8 	bl	8003f14 <__swhatbuf_r>
 8003f84:	9900      	ldr	r1, [sp, #0]
 8003f86:	4605      	mov	r5, r0
 8003f88:	4630      	mov	r0, r6
 8003f8a:	f7ff fb0f 	bl	80035ac <_malloc_r>
 8003f8e:	b948      	cbnz	r0, 8003fa4 <__smakebuf_r+0x44>
 8003f90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f94:	059a      	lsls	r2, r3, #22
 8003f96:	d4ef      	bmi.n	8003f78 <__smakebuf_r+0x18>
 8003f98:	f023 0303 	bic.w	r3, r3, #3
 8003f9c:	f043 0302 	orr.w	r3, r3, #2
 8003fa0:	81a3      	strh	r3, [r4, #12]
 8003fa2:	e7e3      	b.n	8003f6c <__smakebuf_r+0xc>
 8003fa4:	89a3      	ldrh	r3, [r4, #12]
 8003fa6:	6020      	str	r0, [r4, #0]
 8003fa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fac:	81a3      	strh	r3, [r4, #12]
 8003fae:	9b00      	ldr	r3, [sp, #0]
 8003fb0:	6163      	str	r3, [r4, #20]
 8003fb2:	9b01      	ldr	r3, [sp, #4]
 8003fb4:	6120      	str	r0, [r4, #16]
 8003fb6:	b15b      	cbz	r3, 8003fd0 <__smakebuf_r+0x70>
 8003fb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003fbc:	4630      	mov	r0, r6
 8003fbe:	f000 f81d 	bl	8003ffc <_isatty_r>
 8003fc2:	b128      	cbz	r0, 8003fd0 <__smakebuf_r+0x70>
 8003fc4:	89a3      	ldrh	r3, [r4, #12]
 8003fc6:	f023 0303 	bic.w	r3, r3, #3
 8003fca:	f043 0301 	orr.w	r3, r3, #1
 8003fce:	81a3      	strh	r3, [r4, #12]
 8003fd0:	89a3      	ldrh	r3, [r4, #12]
 8003fd2:	431d      	orrs	r5, r3
 8003fd4:	81a5      	strh	r5, [r4, #12]
 8003fd6:	e7cf      	b.n	8003f78 <__smakebuf_r+0x18>

08003fd8 <_fstat_r>:
 8003fd8:	b538      	push	{r3, r4, r5, lr}
 8003fda:	4d07      	ldr	r5, [pc, #28]	; (8003ff8 <_fstat_r+0x20>)
 8003fdc:	2300      	movs	r3, #0
 8003fde:	4604      	mov	r4, r0
 8003fe0:	4608      	mov	r0, r1
 8003fe2:	4611      	mov	r1, r2
 8003fe4:	602b      	str	r3, [r5, #0]
 8003fe6:	f7fc fc7c 	bl	80008e2 <_fstat>
 8003fea:	1c43      	adds	r3, r0, #1
 8003fec:	d102      	bne.n	8003ff4 <_fstat_r+0x1c>
 8003fee:	682b      	ldr	r3, [r5, #0]
 8003ff0:	b103      	cbz	r3, 8003ff4 <_fstat_r+0x1c>
 8003ff2:	6023      	str	r3, [r4, #0]
 8003ff4:	bd38      	pop	{r3, r4, r5, pc}
 8003ff6:	bf00      	nop
 8003ff8:	20000250 	.word	0x20000250

08003ffc <_isatty_r>:
 8003ffc:	b538      	push	{r3, r4, r5, lr}
 8003ffe:	4d06      	ldr	r5, [pc, #24]	; (8004018 <_isatty_r+0x1c>)
 8004000:	2300      	movs	r3, #0
 8004002:	4604      	mov	r4, r0
 8004004:	4608      	mov	r0, r1
 8004006:	602b      	str	r3, [r5, #0]
 8004008:	f7fc fc7b 	bl	8000902 <_isatty>
 800400c:	1c43      	adds	r3, r0, #1
 800400e:	d102      	bne.n	8004016 <_isatty_r+0x1a>
 8004010:	682b      	ldr	r3, [r5, #0]
 8004012:	b103      	cbz	r3, 8004016 <_isatty_r+0x1a>
 8004014:	6023      	str	r3, [r4, #0]
 8004016:	bd38      	pop	{r3, r4, r5, pc}
 8004018:	20000250 	.word	0x20000250

0800401c <_init>:
 800401c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800401e:	bf00      	nop
 8004020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004022:	bc08      	pop	{r3}
 8004024:	469e      	mov	lr, r3
 8004026:	4770      	bx	lr

08004028 <_fini>:
 8004028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800402a:	bf00      	nop
 800402c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800402e:	bc08      	pop	{r3}
 8004030:	469e      	mov	lr, r3
 8004032:	4770      	bx	lr
