// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/13/2018 19:25:39"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AutomaticRestaurant (
	Random1,
	seed1,
	seed2,
	RandomGame_BTN,
	CLK1,
	Random2,
	Display1a,
	table0,
	table1,
	table2,
	table3,
	color_input0,
	color_input1,
	color_input2,
	OpenerPlusBTN,
	OpenerMinusBTN,
	OpenerSendBTN,
	take_order,
	Display1b,
	Display1c,
	Display1d,
	Display1e,
	Display1f,
	Display1g,
	Display1h,
	Display1i,
	Display1j,
	Display1l,
	Display1k,
	Display1m,
	Display1n,
	Display2a,
	Display2b,
	Display2c,
	Display2d,
	Display2e,
	Display2f,
	Display2g,
	Display2h,
	Display2i,
	Display2j,
	Display2k,
	Display2l,
	Display2m,
	Display2n,
	DoorDisplayRemain1,
	DoorMinusBTN,
	DoorPlusBTN,
	DoorResetBTN,
	DoorDisplayRemain2,
	DoorDisplayRemain3,
	DoorDisplayRemain4,
	NumOfOrder2POS1,
	NumOfOrder2POS2,
	NumOfOrder2POS3,
	NumOfOrder2POS4,
	TotalPrice1,
	TotalPrice2,
	TotalPrice3,
	TotalPrice4,
	TotalPrice5,
	TotalPrice6,
	TotalPrice7,
	TotalPrice8,
	TotalPrice9,
	OpenerDisplay1,
	OpenerDisplay2,
	OpenerDisplay3,
	OpenerDisplay4);
output 	Random1;
input 	seed1;
input 	seed2;
input 	RandomGame_BTN;
input 	CLK1;
output 	Random2;
output 	Display1a;
input 	table0;
input 	table1;
input 	table2;
input 	table3;
input 	color_input0;
input 	color_input1;
input 	color_input2;
input 	OpenerPlusBTN;
input 	OpenerMinusBTN;
input 	OpenerSendBTN;
input 	take_order;
output 	Display1b;
output 	Display1c;
output 	Display1d;
output 	Display1e;
output 	Display1f;
output 	Display1g;
output 	Display1h;
output 	Display1i;
output 	Display1j;
output 	Display1l;
output 	Display1k;
output 	Display1m;
output 	Display1n;
output 	Display2a;
output 	Display2b;
output 	Display2c;
output 	Display2d;
output 	Display2e;
output 	Display2f;
output 	Display2g;
output 	Display2h;
output 	Display2i;
output 	Display2j;
output 	Display2k;
output 	Display2l;
output 	Display2m;
output 	Display2n;
output 	DoorDisplayRemain1;
input 	DoorMinusBTN;
input 	DoorPlusBTN;
input 	DoorResetBTN;
output 	DoorDisplayRemain2;
output 	DoorDisplayRemain3;
output 	DoorDisplayRemain4;
output 	NumOfOrder2POS1;
output 	NumOfOrder2POS2;
output 	NumOfOrder2POS3;
output 	NumOfOrder2POS4;
output 	TotalPrice1;
output 	TotalPrice2;
output 	TotalPrice3;
output 	TotalPrice4;
output 	TotalPrice5;
output 	TotalPrice6;
output 	TotalPrice7;
output 	TotalPrice8;
output 	TotalPrice9;
output 	OpenerDisplay1;
output 	OpenerDisplay2;
output 	OpenerDisplay3;
output 	OpenerDisplay4;

// Design Ports Information
// Random1	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Random2	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display1a	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display1b	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display1c	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display1d	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display1e	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display1f	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display1g	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display1h	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display1i	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display1j	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display1l	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display1k	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display1m	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display1n	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display2a	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display2b	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display2c	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display2d	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display2e	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display2f	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display2g	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display2h	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display2i	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display2j	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display2k	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display2l	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display2m	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Display2n	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DoorDisplayRemain1	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DoorDisplayRemain2	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DoorDisplayRemain3	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DoorDisplayRemain4	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NumOfOrder2POS1	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NumOfOrder2POS2	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NumOfOrder2POS3	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NumOfOrder2POS4	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TotalPrice1	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TotalPrice2	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TotalPrice3	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TotalPrice4	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TotalPrice5	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TotalPrice6	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TotalPrice7	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TotalPrice8	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TotalPrice9	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OpenerDisplay1	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OpenerDisplay2	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OpenerDisplay3	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OpenerDisplay4	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RandomGame_BTN	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// take_order	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DoorResetBTN	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DoorMinusBTN	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DoorPlusBTN	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OpenerSendBTN	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OpenerPlusBTN	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OpenerMinusBTN	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK1	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seed1	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seed2	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// color_input2	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// color_input0	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// color_input1	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// table1	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// table2	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// table0	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// table3	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("AutomaticRestaurant_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \Random1~output_o ;
wire \Random2~output_o ;
wire \Display1a~output_o ;
wire \Display1b~output_o ;
wire \Display1c~output_o ;
wire \Display1d~output_o ;
wire \Display1e~output_o ;
wire \Display1f~output_o ;
wire \Display1g~output_o ;
wire \Display1h~output_o ;
wire \Display1i~output_o ;
wire \Display1j~output_o ;
wire \Display1l~output_o ;
wire \Display1k~output_o ;
wire \Display1m~output_o ;
wire \Display1n~output_o ;
wire \Display2a~output_o ;
wire \Display2b~output_o ;
wire \Display2c~output_o ;
wire \Display2d~output_o ;
wire \Display2e~output_o ;
wire \Display2f~output_o ;
wire \Display2g~output_o ;
wire \Display2h~output_o ;
wire \Display2i~output_o ;
wire \Display2j~output_o ;
wire \Display2k~output_o ;
wire \Display2l~output_o ;
wire \Display2m~output_o ;
wire \Display2n~output_o ;
wire \DoorDisplayRemain1~output_o ;
wire \DoorDisplayRemain2~output_o ;
wire \DoorDisplayRemain3~output_o ;
wire \DoorDisplayRemain4~output_o ;
wire \NumOfOrder2POS1~output_o ;
wire \NumOfOrder2POS2~output_o ;
wire \NumOfOrder2POS3~output_o ;
wire \NumOfOrder2POS4~output_o ;
wire \TotalPrice1~output_o ;
wire \TotalPrice2~output_o ;
wire \TotalPrice3~output_o ;
wire \TotalPrice4~output_o ;
wire \TotalPrice5~output_o ;
wire \TotalPrice6~output_o ;
wire \TotalPrice7~output_o ;
wire \TotalPrice8~output_o ;
wire \TotalPrice9~output_o ;
wire \OpenerDisplay1~output_o ;
wire \OpenerDisplay2~output_o ;
wire \OpenerDisplay3~output_o ;
wire \OpenerDisplay4~output_o ;
wire \RandomGame_BTN~input_o ;
wire \RandomGame_BTN~inputclkctrl_outclk ;
wire \CLK1~input_o ;
wire \CLK1~inputclkctrl_outclk ;
wire \seed1~input_o ;
wire \inst123|inst9~combout ;
wire \inst123|inst~q ;
wire \inst123|inst3~feeder_combout ;
wire \inst123|inst3~q ;
wire \inst123|inst4~feeder_combout ;
wire \inst123|inst4~q ;
wire \inst123|inst5~feeder_combout ;
wire \inst123|inst5~q ;
wire \inst123|inst6~feeder_combout ;
wire \inst123|inst6~q ;
wire \inst123|inst20~feeder_combout ;
wire \inst123|inst20~q ;
wire \seed2~input_o ;
wire \inst123|inst15~combout ;
wire \inst123|inst10~q ;
wire \inst123|inst7~feeder_combout ;
wire \inst123|inst7~q ;
wire \inst123|inst11~feeder_combout ;
wire \inst123|inst11~q ;
wire \inst123|inst12~feeder_combout ;
wire \inst123|inst12~q ;
wire \inst123|inst13~feeder_combout ;
wire \inst123|inst13~q ;
wire \inst123|inst21~feeder_combout ;
wire \inst123|inst21~q ;
wire \OpenerSendBTN~input_o ;
wire \OpenerSendBTN~inputclkctrl_outclk ;
wire \OpenerPlusBTN~input_o ;
wire \OpenerMinusBTN~input_o ;
wire \OpenerRemoteCtrl|inst123~combout ;
wire \OpenerRemoteCtrl|inst123~clkctrl_outclk ;
wire \color_input0~input_o ;
wire \OpenerRemoteCtrl|inst36~q ;
wire \OpenerRemoteCtrl|inst39~feeder_combout ;
wire \OpenerRemoteCtrl|inst26~combout ;
wire \OpenerRemoteCtrl|inst26~clkctrl_outclk ;
wire \OpenerRemoteCtrl|inst~0_combout ;
wire \OpenerRemoteCtrl|inst~feeder_combout ;
wire \OpenerRemoteCtrl|inst~q ;
wire \OpenerRemoteCtrl|inst1~0_combout ;
wire \OpenerRemoteCtrl|inst1~feeder_combout ;
wire \OpenerRemoteCtrl|inst1~q ;
wire \OpenerRemoteCtrl|inst12~0_combout ;
wire \OpenerRemoteCtrl|inst12~1_combout ;
wire \OpenerRemoteCtrl|inst2~0_combout ;
wire \OpenerRemoteCtrl|inst2~feeder_combout ;
wire \OpenerRemoteCtrl|inst2~q ;
wire \OpenerRemoteCtrl|inst34~feeder_combout ;
wire \OpenerRemoteCtrl|inst34~q ;
wire \OpenerRemoteCtrl|inst51~feeder_combout ;
wire \OpenerRemoteCtrl|inst51~q ;
wire \OpenerRemoteCtrl|inst3~0_combout ;
wire \OpenerRemoteCtrl|inst3~feeder_combout ;
wire \OpenerRemoteCtrl|inst3~q ;
wire \OpenerRemoteCtrl|inst35~feeder_combout ;
wire \OpenerRemoteCtrl|inst35~q ;
wire \OpenerRemoteCtrl|inst50~feeder_combout ;
wire \OpenerRemoteCtrl|inst50~q ;
wire \OpenerRemoteCtrl|inst33~feeder_combout ;
wire \OpenerRemoteCtrl|inst33~q ;
wire \OpenerRemoteCtrl|inst52~q ;
wire \OpenerRemoteCtrl|inst32~feeder_combout ;
wire \OpenerRemoteCtrl|inst32~q ;
wire \OpenerRemoteCtrl|inst53~feeder_combout ;
wire \OpenerRemoteCtrl|inst53~q ;
wire \OpenerRemoteCtrl|inst22~0_combout ;
wire \OpenerRemoteCtrl|inst39~q ;
wire \table0~input_o ;
wire \OpenerRemoteCtrl|inst46~q ;
wire \OpenerRemoteCtrl|inst42~feeder_combout ;
wire \OpenerRemoteCtrl|inst42~q ;
wire \Order_Register|inst115~feeder_combout ;
wire \Order_Register|inst115~q ;
wire \table3~input_o ;
wire \OpenerRemoteCtrl|inst49~feeder_combout ;
wire \OpenerRemoteCtrl|inst49~q ;
wire \OpenerRemoteCtrl|inst45~feeder_combout ;
wire \OpenerRemoteCtrl|inst45~q ;
wire \Order_Register|inst118~feeder_combout ;
wire \Order_Register|inst118~q ;
wire \table1~input_o ;
wire \OpenerRemoteCtrl|inst47~q ;
wire \OpenerRemoteCtrl|inst43~feeder_combout ;
wire \OpenerRemoteCtrl|inst43~q ;
wire \Order_Register|inst116~feeder_combout ;
wire \Order_Register|inst116~q ;
wire \Order_Register|inst23~0_combout ;
wire \Order_Register|inst23~combout ;
wire \Order_Register|inst23~clkctrl_outclk ;
wire \table2~input_o ;
wire \OpenerRemoteCtrl|inst48~feeder_combout ;
wire \OpenerRemoteCtrl|inst48~q ;
wire \OpenerRemoteCtrl|inst44~feeder_combout ;
wire \OpenerRemoteCtrl|inst44~q ;
wire \Order_Register|inst117~feeder_combout ;
wire \Order_Register|inst117~q ;
wire \Order_Register|inst113~feeder_combout ;
wire \Order_Register|inst111~feeder_combout ;
wire \Order_Register|inst111~q ;
wire \Order_Register|inst107~feeder_combout ;
wire \Order_Register|inst95~feeder_combout ;
wire \Order_Register|inst95~q ;
wire \Order_Register|inst91~feeder_combout ;
wire \Order_Register|inst91~q ;
wire \Order_Register|inst87~feeder_combout ;
wire \take_order~input_o ;
wire \Order_Register|inst87~q ;
wire \Order_Register|inst106~q ;
wire \Order_Register|inst112~feeder_combout ;
wire \Order_Register|inst112~q ;
wire \Order_Register|inst108~feeder_combout ;
wire \Order_Register|inst108~q ;
wire \Order_Register|inst104~q ;
wire \Order_Register|inst109~feeder_combout ;
wire \Order_Register|inst109~q ;
wire \Order_Register|inst105~feeder_combout ;
wire \Order_Register|inst105~q ;
wire \Order_Register|inst20~0_combout ;
wire \Order_Register|inst20~combout ;
wire \Order_Register|inst20~clkctrl_outclk ;
wire \Order_Register|inst103~feeder_combout ;
wire \Order_Register|inst103~q ;
wire \Order_Register|inst256~5_combout ;
wire \Order_Register|inst84~feeder_combout ;
wire \Order_Register|inst84~q ;
wire \Order_Register|inst85~q ;
wire \Order_Register|inst83~feeder_combout ;
wire \Order_Register|inst83~q ;
wire \Order_Register|inst11~0_combout ;
wire \Order_Register|inst11~combout ;
wire \Order_Register|inst11~clkctrl_outclk ;
wire \Order_Register|inst86~feeder_combout ;
wire \Order_Register|inst86~q ;
wire \Order_Register|inst82~feeder_combout ;
wire \Order_Register|inst82~q ;
wire \Order_Register|inst81~feeder_combout ;
wire \Order_Register|inst81~q ;
wire \Order_Register|inst79~feeder_combout ;
wire \Order_Register|inst79~q ;
wire \Order_Register|inst8~0_combout ;
wire \Order_Register|inst8~combout ;
wire \Order_Register|inst8~clkctrl_outclk ;
wire \Order_Register|inst80~q ;
wire \Order_Register|inst76~feeder_combout ;
wire \Order_Register|inst76~q ;
wire \Order_Register|inst78~feeder_combout ;
wire \Order_Register|inst78~q ;
wire \Order_Register|inst77~feeder_combout ;
wire \Order_Register|inst77~q ;
wire \Order_Register|inst6~0_combout ;
wire \Order_Register|inst6~combout ;
wire \Order_Register|inst6~clkctrl_outclk ;
wire \Order_Register|inst75~feeder_combout ;
wire \Order_Register|inst75~q ;
wire \Order_Register|inst72~feeder_combout ;
wire \Order_Register|inst72~q ;
wire \Order_Register|inst73~feeder_combout ;
wire \Order_Register|inst73~q ;
wire \Order_Register|inst74~feeder_combout ;
wire \Order_Register|inst74~q ;
wire \Order_Register|inst5~0_combout ;
wire \Order_Register|inst5~combout ;
wire \Order_Register|inst5~clkctrl_outclk ;
wire \Order_Register|inst71~feeder_combout ;
wire \Order_Register|inst71~q ;
wire \Order_Register|inst256~3_combout ;
wire \Order_Register|inst256~2_combout ;
wire \Order_Register|inst256~4_combout ;
wire \Order_Register|inst256~6_combout ;
wire \Order_Register|inst14~0_combout ;
wire \Order_Register|inst256~0_combout ;
wire \Order_Register|inst256~1_combout ;
wire \Order_Register|inst256~7_combout ;
wire \Order_Register|inst107~q ;
wire \Order_Register|inst21~0_combout ;
wire \Order_Register|inst21~combout ;
wire \Order_Register|inst21~clkctrl_outclk ;
wire \Order_Register|inst110~feeder_combout ;
wire \Order_Register|inst110~q ;
wire \Order_Register|inst257~5_combout ;
wire \Order_Register|inst257~2_combout ;
wire \Order_Register|inst257~3_combout ;
wire \Order_Register|inst257~4_combout ;
wire \Order_Register|inst257~6_combout ;
wire \Order_Register|inst15~0_combout ;
wire \Order_Register|inst257~0_combout ;
wire \Order_Register|inst257~1_combout ;
wire \Order_Register|inst257~7_combout ;
wire \Order_Register|inst113~q ;
wire \Order_Register|inst22~0_combout ;
wire \Order_Register|inst22~combout ;
wire \Order_Register|inst22~clkctrl_outclk ;
wire \Order_Register|inst114~feeder_combout ;
wire \Order_Register|inst114~q ;
wire \color_input2~input_o ;
wire \OpenerRemoteCtrl|inst38~feeder_combout ;
wire \OpenerRemoteCtrl|inst38~q ;
wire \OpenerRemoteCtrl|inst41~feeder_combout ;
wire \OpenerRemoteCtrl|inst41~q ;
wire \Order_Register|inst101~q ;
wire \Order_Register|inst16~0_combout ;
wire \Order_Register|inst258~0_combout ;
wire \Order_Register|inst258~1_combout ;
wire \Order_Register|inst258~3_combout ;
wire \Order_Register|inst258~5_combout ;
wire \Order_Register|inst258~2_combout ;
wire \Order_Register|inst258~4_combout ;
wire \Order_Register|inst258~6_combout ;
wire \Order_Register|inst258~7_combout ;
wire \Order_Register|inst99~q ;
wire \Order_Register|inst16~combout ;
wire \color_input1~input_o ;
wire \OpenerRemoteCtrl|inst37~q ;
wire \OpenerRemoteCtrl|inst40~feeder_combout ;
wire \OpenerRemoteCtrl|inst40~q ;
wire \Order_Register|inst244~q ;
wire \Order_Register|inst96~feeder_combout ;
wire \Order_Register|inst96~q ;
wire \Order_Register|inst15~combout ;
wire \Order_Register|inst97~feeder_combout ;
wire \Order_Register|inst97~q ;
wire \Order_Register|inst93~feeder_combout ;
wire \Order_Register|inst93~q ;
wire \Order_Register|inst14~combout ;
wire \Order_Register|inst92~feeder_combout ;
wire \Order_Register|inst92~q ;
wire \Order_Register|inst88~feeder_combout ;
wire \Order_Register|inst88~q ;
wire \Order_Register|inst12~combout ;
wire \Order_Register|inst89~q ;
wire \id2SegDecoder|inst26~combout ;
wire \id2SegDecoder|inst29~combout ;
wire \inst15~combout ;
wire \id2SegDecoder|inst31~combout ;
wire \id2SegDecoder|inst9~combout ;
wire \inst16~combout ;
wire \id2SegDecoder|inst17~0_combout ;
wire \id2SegDecoder|inst18~combout ;
wire \Order_Register|inst12~0_combout ;
wire \id2SegDecoder|inst22~combout ;
wire \id2SegDecoder|inst24~combout ;
wire \table2SegDecoder|inst5~combout ;
wire \table2SegDecoder|inst8~combout ;
wire \table2SegDecoder|inst39~0_combout ;
wire \table2SegDecoder|inst13~0_combout ;
wire \table2SegDecoder|inst18~0_combout ;
wire \table2SegDecoder|inst27~0_combout ;
wire \table2SegDecoder|inst30~combout ;
wire \table2SegDecoder|inst32~0_combout ;
wire \DoorPlusBTN~input_o ;
wire \DoorMinusBTN~input_o ;
wire \Remain_Table|inst26~combout ;
wire \Remain_Table|inst26~clkctrl_outclk ;
wire \Remain_Table|toggle0bit~0_combout ;
wire \DoorResetBTN~input_o ;
wire \Remain_Table|toggle0bit~q ;
wire \Remain_Table|toggle1bit~0_combout ;
wire \Remain_Table|toggle1bit~feeder_combout ;
wire \Remain_Table|toggle1bit~q ;
wire \Remain_Table|inst12~0_combout ;
wire \Remain_Table|inst12~1_combout ;
wire \Remain_Table|toggle2bit~0_combout ;
wire \Remain_Table|toggle2bit~q ;
wire \Remain_Table|toggle3bit~0_combout ;
wire \Remain_Table|toggle3bit~q ;
wire \inst17~combout ;
wire \inst17~clkctrl_outclk ;
wire \DFF_SET|inst59~q ;
wire \inst13~combout ;
wire \inst13~clkctrl_outclk ;
wire \DFF_SET|inst60~feeder_combout ;
wire \DFF_SET|inst60~q ;
wire \inst16~clkctrl_outclk ;
wire \DFF_SET|inst58~q ;
wire \inst15~clkctrl_outclk ;
wire \DFF_SET|inst65~feeder_combout ;
wire \DFF_SET|inst65~q ;
wire \inst14~combout ;
wire \inst14~clkctrl_outclk ;
wire \DFF_SET|inst61~feeder_combout ;
wire \DFF_SET|inst61~q ;
wire \Re_Adder|inst5|27~0_combout ;
wire \inst19~combout ;
wire \DFF_SET|inst72~q ;
wire \inst18~combout ;
wire \inst18~clkctrl_outclk ;
wire \DFF_SET|inst51~q ;
wire \Re_Adder|inst12|27~0_combout ;
wire \DFF_SET|inst68~q ;
wire \DFF_SET|inst67~q ;
wire \Re_Adder|inst9|43~0_combout ;
wire \DFF_SET|inst50~q ;
wire \DFF_SET|inst73~q ;
wire \Re_Adder|inst|43~0_combout ;
wire \DFF_SET|inst71~q ;
wire \Re_Adder|inst3|43~0_combout ;
wire \DFF_SET|inst80~q ;
wire \Re_Adder|inst5|23~0_combout ;
wire \Re_Adder|inst5|43~0_combout ;
wire \Re_Adder|inst9|43~1_combout ;
wire \Re_Adder|inst3|27~0_combout ;
wire \Re_Adder|inst9|27~0_combout ;
wire \Re_Adder|inst12|43~combout ;
wire \DFF_SET|inst52~q ;
wire \DFF_SET|inst64~feeder_combout ;
wire \DFF_SET|inst64~q ;
wire \Re_Adder|inst3|27~1_combout ;
wire \Re_Adder|inst3|51~0_combout ;
wire \DFF_SET|inst81~feeder_combout ;
wire \DFF_SET|inst81~q ;
wire \Re_Adder|inst|2~0_combout ;
wire \DFF_SET|inst69~feeder_combout ;
wire \DFF_SET|inst69~q ;
wire \Re_Adder|inst|44~0_combout ;
wire \Re_Adder|inst5|1~0_combout ;
wire \Re_Adder|inst5|51~0_combout ;
wire \Re_Adder|inst5|44~0_combout ;
wire \Re_Adder|inst7|51~0_combout ;
wire \DFF_SET|inst79~q ;
wire \Re_Adder|inst7|44~0_combout ;
wire \Re_Adder|inst7|43~0_combout ;
wire \Re_Adder|inst7|27~0_combout ;
wire \Re_Adder|inst9|51~0_combout ;
wire \Re_Adder|inst12|51~0_combout ;
wire \Re_Adder|inst12|44~combout ;
wire \DFF_SET|inst74~q ;
wire \DFF_SET|inst76~q ;
wire \Re_Adder|inst9|45~0_combout ;
wire \Re_Adder|inst5|2~0_combout ;
wire \DFF_SET|inst63~feeder_combout ;
wire \DFF_SET|inst63~q ;
wire \DFF_SET|inst75~q ;
wire \Re_Adder|inst7|45~0_combout ;
wire \Re_Adder|inst3|1~0_combout ;
wire \Re_Adder|inst|45~0_combout ;
wire \DFF_SET|inst66~q ;
wire \Re_Adder|inst|45~1_combout ;
wire \DFF_SET|inst77~q ;
wire \Re_Adder|inst3|45~0_combout ;
wire \Re_Adder|inst7|45~1_combout ;
wire \Re_Adder|inst12|2~0_combout ;
wire \Re_Adder|inst12|45~combout ;
wire \Re_Adder|inst5|2~1_combout ;
wire \Re_Adder|inst3|2~0_combout ;
wire \Re_Adder|inst7|2~0_combout ;
wire \Re_Adder|inst7|2~1_combout ;
wire \Re_Adder|inst5|45~0_combout ;
wire \Re_Adder|inst7|2~2_combout ;
wire \Re_Adder|inst|2~1_combout ;
wire \Re_Adder|inst8|42~combout ;
wire \Re_Adder|inst9|2~0_combout ;
wire \Re_Adder|inst9|2~1_combout ;
wire \Re_Adder|inst12|2~1_combout ;
wire \Re_Adder|inst13|42~combout ;
wire \Re_Adder|inst8|43~combout ;
wire \Re_Adder|inst13|43~combout ;
wire \Re_Adder|inst8|44~0_combout ;
wire \Re_Adder|inst13|54~0_combout ;
wire \Re_Adder|inst10|18~combout ;
wire \Re_Adder|inst13|44~combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X41_Y41_N23
cycloneiv_io_obuf \Random1~output (
	.i(\inst123|inst20~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Random1~output_o ),
	.obar());
// synopsys translate_off
defparam \Random1~output .bus_hold = "false";
defparam \Random1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N9
cycloneiv_io_obuf \Random2~output (
	.i(\inst123|inst21~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Random2~output_o ),
	.obar());
// synopsys translate_off
defparam \Random2~output .bus_hold = "false";
defparam \Random2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N9
cycloneiv_io_obuf \Display1a~output (
	.i(\id2SegDecoder|inst26~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display1a~output_o ),
	.obar());
// synopsys translate_off
defparam \Display1a~output .bus_hold = "false";
defparam \Display1a~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N9
cycloneiv_io_obuf \Display1b~output (
	.i(\id2SegDecoder|inst26~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display1b~output_o ),
	.obar());
// synopsys translate_off
defparam \Display1b~output .bus_hold = "false";
defparam \Display1b~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N9
cycloneiv_io_obuf \Display1c~output (
	.i(\id2SegDecoder|inst29~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display1c~output_o ),
	.obar());
// synopsys translate_off
defparam \Display1c~output .bus_hold = "false";
defparam \Display1c~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneiv_io_obuf \Display1d~output (
	.i(!\inst15~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display1d~output_o ),
	.obar());
// synopsys translate_off
defparam \Display1d~output .bus_hold = "false";
defparam \Display1d~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N2
cycloneiv_io_obuf \Display1e~output (
	.i(\id2SegDecoder|inst31~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display1e~output_o ),
	.obar());
// synopsys translate_off
defparam \Display1e~output .bus_hold = "false";
defparam \Display1e~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N2
cycloneiv_io_obuf \Display1f~output (
	.i(\id2SegDecoder|inst9~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display1f~output_o ),
	.obar());
// synopsys translate_off
defparam \Display1f~output .bus_hold = "false";
defparam \Display1f~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneiv_io_obuf \Display1g~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display1g~output_o ),
	.obar());
// synopsys translate_off
defparam \Display1g~output .bus_hold = "false";
defparam \Display1g~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneiv_io_obuf \Display1h~output (
	.i(\inst16~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display1h~output_o ),
	.obar());
// synopsys translate_off
defparam \Display1h~output .bus_hold = "false";
defparam \Display1h~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N2
cycloneiv_io_obuf \Display1i~output (
	.i(\id2SegDecoder|inst17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display1i~output_o ),
	.obar());
// synopsys translate_off
defparam \Display1i~output .bus_hold = "false";
defparam \Display1i~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N9
cycloneiv_io_obuf \Display1j~output (
	.i(\id2SegDecoder|inst18~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display1j~output_o ),
	.obar());
// synopsys translate_off
defparam \Display1j~output .bus_hold = "false";
defparam \Display1j~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N16
cycloneiv_io_obuf \Display1l~output (
	.i(!\Order_Register|inst12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display1l~output_o ),
	.obar());
// synopsys translate_off
defparam \Display1l~output .bus_hold = "false";
defparam \Display1l~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N23
cycloneiv_io_obuf \Display1k~output (
	.i(\id2SegDecoder|inst22~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display1k~output_o ),
	.obar());
// synopsys translate_off
defparam \Display1k~output .bus_hold = "false";
defparam \Display1k~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N2
cycloneiv_io_obuf \Display1m~output (
	.i(\id2SegDecoder|inst26~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display1m~output_o ),
	.obar());
// synopsys translate_off
defparam \Display1m~output .bus_hold = "false";
defparam \Display1m~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N9
cycloneiv_io_obuf \Display1n~output (
	.i(\id2SegDecoder|inst24~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display1n~output_o ),
	.obar());
// synopsys translate_off
defparam \Display1n~output .bus_hold = "false";
defparam \Display1n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \Display2a~output (
	.i(\table2SegDecoder|inst5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display2a~output_o ),
	.obar());
// synopsys translate_off
defparam \Display2a~output .bus_hold = "false";
defparam \Display2a~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N16
cycloneiv_io_obuf \Display2b~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display2b~output_o ),
	.obar());
// synopsys translate_off
defparam \Display2b~output .bus_hold = "false";
defparam \Display2b~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneiv_io_obuf \Display2c~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display2c~output_o ),
	.obar());
// synopsys translate_off
defparam \Display2c~output .bus_hold = "false";
defparam \Display2c~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneiv_io_obuf \Display2d~output (
	.i(\table2SegDecoder|inst5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display2d~output_o ),
	.obar());
// synopsys translate_off
defparam \Display2d~output .bus_hold = "false";
defparam \Display2d~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneiv_io_obuf \Display2e~output (
	.i(\table2SegDecoder|inst5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display2e~output_o ),
	.obar());
// synopsys translate_off
defparam \Display2e~output .bus_hold = "false";
defparam \Display2e~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneiv_io_obuf \Display2f~output (
	.i(\table2SegDecoder|inst5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display2f~output_o ),
	.obar());
// synopsys translate_off
defparam \Display2f~output .bus_hold = "false";
defparam \Display2f~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneiv_io_obuf \Display2g~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display2g~output_o ),
	.obar());
// synopsys translate_off
defparam \Display2g~output .bus_hold = "false";
defparam \Display2g~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N2
cycloneiv_io_obuf \Display2h~output (
	.i(\table2SegDecoder|inst8~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display2h~output_o ),
	.obar());
// synopsys translate_off
defparam \Display2h~output .bus_hold = "false";
defparam \Display2h~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneiv_io_obuf \Display2i~output (
	.i(\table2SegDecoder|inst39~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display2i~output_o ),
	.obar());
// synopsys translate_off
defparam \Display2i~output .bus_hold = "false";
defparam \Display2i~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneiv_io_obuf \Display2j~output (
	.i(\table2SegDecoder|inst13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display2j~output_o ),
	.obar());
// synopsys translate_off
defparam \Display2j~output .bus_hold = "false";
defparam \Display2j~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cycloneiv_io_obuf \Display2k~output (
	.i(\table2SegDecoder|inst18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display2k~output_o ),
	.obar());
// synopsys translate_off
defparam \Display2k~output .bus_hold = "false";
defparam \Display2k~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
cycloneiv_io_obuf \Display2l~output (
	.i(\table2SegDecoder|inst27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display2l~output_o ),
	.obar());
// synopsys translate_off
defparam \Display2l~output .bus_hold = "false";
defparam \Display2l~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
cycloneiv_io_obuf \Display2m~output (
	.i(\table2SegDecoder|inst30~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display2m~output_o ),
	.obar());
// synopsys translate_off
defparam \Display2m~output .bus_hold = "false";
defparam \Display2m~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneiv_io_obuf \Display2n~output (
	.i(\table2SegDecoder|inst32~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Display2n~output_o ),
	.obar());
// synopsys translate_off
defparam \Display2n~output .bus_hold = "false";
defparam \Display2n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N9
cycloneiv_io_obuf \DoorDisplayRemain1~output (
	.i(!\Remain_Table|toggle0bit~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DoorDisplayRemain1~output_o ),
	.obar());
// synopsys translate_off
defparam \DoorDisplayRemain1~output .bus_hold = "false";
defparam \DoorDisplayRemain1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N9
cycloneiv_io_obuf \DoorDisplayRemain2~output (
	.i(!\Remain_Table|toggle1bit~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DoorDisplayRemain2~output_o ),
	.obar());
// synopsys translate_off
defparam \DoorDisplayRemain2~output .bus_hold = "false";
defparam \DoorDisplayRemain2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N2
cycloneiv_io_obuf \DoorDisplayRemain3~output (
	.i(!\Remain_Table|toggle2bit~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DoorDisplayRemain3~output_o ),
	.obar());
// synopsys translate_off
defparam \DoorDisplayRemain3~output .bus_hold = "false";
defparam \DoorDisplayRemain3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N2
cycloneiv_io_obuf \DoorDisplayRemain4~output (
	.i(!\Remain_Table|toggle3bit~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DoorDisplayRemain4~output_o ),
	.obar());
// synopsys translate_off
defparam \DoorDisplayRemain4~output .bus_hold = "false";
defparam \DoorDisplayRemain4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N9
cycloneiv_io_obuf \NumOfOrder2POS1~output (
	.i(\Order_Register|inst71~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NumOfOrder2POS1~output_o ),
	.obar());
// synopsys translate_off
defparam \NumOfOrder2POS1~output .bus_hold = "false";
defparam \NumOfOrder2POS1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N9
cycloneiv_io_obuf \NumOfOrder2POS2~output (
	.i(\Order_Register|inst72~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NumOfOrder2POS2~output_o ),
	.obar());
// synopsys translate_off
defparam \NumOfOrder2POS2~output .bus_hold = "false";
defparam \NumOfOrder2POS2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N2
cycloneiv_io_obuf \NumOfOrder2POS3~output (
	.i(\Order_Register|inst73~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NumOfOrder2POS3~output_o ),
	.obar());
// synopsys translate_off
defparam \NumOfOrder2POS3~output .bus_hold = "false";
defparam \NumOfOrder2POS3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N2
cycloneiv_io_obuf \NumOfOrder2POS4~output (
	.i(\Order_Register|inst74~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NumOfOrder2POS4~output_o ),
	.obar());
// synopsys translate_off
defparam \NumOfOrder2POS4~output .bus_hold = "false";
defparam \NumOfOrder2POS4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
cycloneiv_io_obuf \TotalPrice1~output (
	.i(!\Re_Adder|inst12|27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TotalPrice1~output_o ),
	.obar());
// synopsys translate_off
defparam \TotalPrice1~output .bus_hold = "false";
defparam \TotalPrice1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \TotalPrice2~output (
	.i(\Re_Adder|inst12|43~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TotalPrice2~output_o ),
	.obar());
// synopsys translate_off
defparam \TotalPrice2~output .bus_hold = "false";
defparam \TotalPrice2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneiv_io_obuf \TotalPrice3~output (
	.i(\Re_Adder|inst12|44~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TotalPrice3~output_o ),
	.obar());
// synopsys translate_off
defparam \TotalPrice3~output .bus_hold = "false";
defparam \TotalPrice3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneiv_io_obuf \TotalPrice4~output (
	.i(\Re_Adder|inst12|45~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TotalPrice4~output_o ),
	.obar());
// synopsys translate_off
defparam \TotalPrice4~output .bus_hold = "false";
defparam \TotalPrice4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneiv_io_obuf \TotalPrice5~output (
	.i(\Re_Adder|inst13|42~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TotalPrice5~output_o ),
	.obar());
// synopsys translate_off
defparam \TotalPrice5~output .bus_hold = "false";
defparam \TotalPrice5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N9
cycloneiv_io_obuf \TotalPrice6~output (
	.i(!\Re_Adder|inst13|43~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TotalPrice6~output_o ),
	.obar());
// synopsys translate_off
defparam \TotalPrice6~output .bus_hold = "false";
defparam \TotalPrice6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneiv_io_obuf \TotalPrice7~output (
	.i(!\Re_Adder|inst13|44~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TotalPrice7~output_o ),
	.obar());
// synopsys translate_off
defparam \TotalPrice7~output .bus_hold = "false";
defparam \TotalPrice7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N9
cycloneiv_io_obuf \TotalPrice8~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TotalPrice8~output_o ),
	.obar());
// synopsys translate_off
defparam \TotalPrice8~output .bus_hold = "false";
defparam \TotalPrice8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N16
cycloneiv_io_obuf \TotalPrice9~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TotalPrice9~output_o ),
	.obar());
// synopsys translate_off
defparam \TotalPrice9~output .bus_hold = "false";
defparam \TotalPrice9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneiv_io_obuf \OpenerDisplay1~output (
	.i(\OpenerRemoteCtrl|inst~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OpenerDisplay1~output_o ),
	.obar());
// synopsys translate_off
defparam \OpenerDisplay1~output .bus_hold = "false";
defparam \OpenerDisplay1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneiv_io_obuf \OpenerDisplay2~output (
	.i(\OpenerRemoteCtrl|inst1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OpenerDisplay2~output_o ),
	.obar());
// synopsys translate_off
defparam \OpenerDisplay2~output .bus_hold = "false";
defparam \OpenerDisplay2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneiv_io_obuf \OpenerDisplay3~output (
	.i(\OpenerRemoteCtrl|inst2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OpenerDisplay3~output_o ),
	.obar());
// synopsys translate_off
defparam \OpenerDisplay3~output .bus_hold = "false";
defparam \OpenerDisplay3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneiv_io_obuf \OpenerDisplay4~output (
	.i(\OpenerRemoteCtrl|inst3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OpenerDisplay4~output_o ),
	.obar());
// synopsys translate_off
defparam \OpenerDisplay4~output .bus_hold = "false";
defparam \OpenerDisplay4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneiv_io_ibuf \RandomGame_BTN~input (
	.i(RandomGame_BTN),
	.ibar(gnd),
	.o(\RandomGame_BTN~input_o ));
// synopsys translate_off
defparam \RandomGame_BTN~input .bus_hold = "false";
defparam \RandomGame_BTN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneiv_clkctrl \RandomGame_BTN~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RandomGame_BTN~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RandomGame_BTN~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RandomGame_BTN~inputclkctrl .clock_type = "global clock";
defparam \RandomGame_BTN~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \CLK1~input (
	.i(CLK1),
	.ibar(gnd),
	.o(\CLK1~input_o ));
// synopsys translate_off
defparam \CLK1~input .bus_hold = "false";
defparam \CLK1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \CLK1~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK1~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK1~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK1~inputclkctrl .clock_type = "global clock";
defparam \CLK1~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X41_Y41_N15
cycloneiv_io_ibuf \seed1~input (
	.i(seed1),
	.ibar(gnd),
	.o(\seed1~input_o ));
// synopsys translate_off
defparam \seed1~input .bus_hold = "false";
defparam \seed1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N18
cycloneiv_lcell_comb \inst123|inst9 (
// Equation(s):
// \inst123|inst9~combout  = (\seed1~input_o ) # (\inst123|inst6~q  $ (\inst123|inst3~q ))

	.dataa(gnd),
	.datab(\seed1~input_o ),
	.datac(\inst123|inst6~q ),
	.datad(\inst123|inst3~q ),
	.cin(gnd),
	.combout(\inst123|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst123|inst9 .lut_mask = 16'hCFFC;
defparam \inst123|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N19
dffeas \inst123|inst (
	.clk(\CLK1~inputclkctrl_outclk ),
	.d(\inst123|inst9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst123|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst123|inst .is_wysiwyg = "true";
defparam \inst123|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N28
cycloneiv_lcell_comb \inst123|inst3~feeder (
// Equation(s):
// \inst123|inst3~feeder_combout  = \inst123|inst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst123|inst~q ),
	.cin(gnd),
	.combout(\inst123|inst3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst123|inst3~feeder .lut_mask = 16'hFF00;
defparam \inst123|inst3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N29
dffeas \inst123|inst3 (
	.clk(\CLK1~inputclkctrl_outclk ),
	.d(\inst123|inst3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst123|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst123|inst3 .is_wysiwyg = "true";
defparam \inst123|inst3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N10
cycloneiv_lcell_comb \inst123|inst4~feeder (
// Equation(s):
// \inst123|inst4~feeder_combout  = \inst123|inst3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst123|inst3~q ),
	.cin(gnd),
	.combout(\inst123|inst4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst123|inst4~feeder .lut_mask = 16'hFF00;
defparam \inst123|inst4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N11
dffeas \inst123|inst4 (
	.clk(\CLK1~inputclkctrl_outclk ),
	.d(\inst123|inst4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst123|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst123|inst4 .is_wysiwyg = "true";
defparam \inst123|inst4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N16
cycloneiv_lcell_comb \inst123|inst5~feeder (
// Equation(s):
// \inst123|inst5~feeder_combout  = \inst123|inst4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst123|inst4~q ),
	.cin(gnd),
	.combout(\inst123|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst123|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst123|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N17
dffeas \inst123|inst5 (
	.clk(\CLK1~inputclkctrl_outclk ),
	.d(\inst123|inst5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst123|inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst123|inst5 .is_wysiwyg = "true";
defparam \inst123|inst5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N26
cycloneiv_lcell_comb \inst123|inst6~feeder (
// Equation(s):
// \inst123|inst6~feeder_combout  = \inst123|inst5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst123|inst5~q ),
	.cin(gnd),
	.combout(\inst123|inst6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst123|inst6~feeder .lut_mask = 16'hFF00;
defparam \inst123|inst6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N27
dffeas \inst123|inst6 (
	.clk(\CLK1~inputclkctrl_outclk ),
	.d(\inst123|inst6~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst123|inst6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst123|inst6 .is_wysiwyg = "true";
defparam \inst123|inst6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N12
cycloneiv_lcell_comb \inst123|inst20~feeder (
// Equation(s):
// \inst123|inst20~feeder_combout  = \inst123|inst6~q 

	.dataa(\inst123|inst6~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst123|inst20~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst123|inst20~feeder .lut_mask = 16'hAAAA;
defparam \inst123|inst20~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N13
dffeas \inst123|inst20 (
	.clk(\RandomGame_BTN~inputclkctrl_outclk ),
	.d(\inst123|inst20~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst123|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst123|inst20 .is_wysiwyg = "true";
defparam \inst123|inst20 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y9_N1
cycloneiv_io_ibuf \seed2~input (
	.i(seed2),
	.ibar(gnd),
	.o(\seed2~input_o ));
// synopsys translate_off
defparam \seed2~input .bus_hold = "false";
defparam \seed2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N10
cycloneiv_lcell_comb \inst123|inst15 (
// Equation(s):
// \inst123|inst15~combout  = (\seed2~input_o ) # (\inst123|inst13~q  $ (\inst123|inst7~q ))

	.dataa(\seed2~input_o ),
	.datab(gnd),
	.datac(\inst123|inst13~q ),
	.datad(\inst123|inst7~q ),
	.cin(gnd),
	.combout(\inst123|inst15~combout ),
	.cout());
// synopsys translate_off
defparam \inst123|inst15 .lut_mask = 16'hAFFA;
defparam \inst123|inst15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y9_N11
dffeas \inst123|inst10 (
	.clk(\CLK1~inputclkctrl_outclk ),
	.d(\inst123|inst15~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst123|inst10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst123|inst10 .is_wysiwyg = "true";
defparam \inst123|inst10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N12
cycloneiv_lcell_comb \inst123|inst7~feeder (
// Equation(s):
// \inst123|inst7~feeder_combout  = \inst123|inst10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst123|inst10~q ),
	.cin(gnd),
	.combout(\inst123|inst7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst123|inst7~feeder .lut_mask = 16'hFF00;
defparam \inst123|inst7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y9_N13
dffeas \inst123|inst7 (
	.clk(\CLK1~inputclkctrl_outclk ),
	.d(\inst123|inst7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst123|inst7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst123|inst7 .is_wysiwyg = "true";
defparam \inst123|inst7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N18
cycloneiv_lcell_comb \inst123|inst11~feeder (
// Equation(s):
// \inst123|inst11~feeder_combout  = \inst123|inst7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst123|inst7~q ),
	.cin(gnd),
	.combout(\inst123|inst11~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst123|inst11~feeder .lut_mask = 16'hFF00;
defparam \inst123|inst11~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y9_N19
dffeas \inst123|inst11 (
	.clk(\CLK1~inputclkctrl_outclk ),
	.d(\inst123|inst11~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst123|inst11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst123|inst11 .is_wysiwyg = "true";
defparam \inst123|inst11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N28
cycloneiv_lcell_comb \inst123|inst12~feeder (
// Equation(s):
// \inst123|inst12~feeder_combout  = \inst123|inst11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst123|inst11~q ),
	.cin(gnd),
	.combout(\inst123|inst12~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst123|inst12~feeder .lut_mask = 16'hFF00;
defparam \inst123|inst12~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y9_N29
dffeas \inst123|inst12 (
	.clk(\CLK1~inputclkctrl_outclk ),
	.d(\inst123|inst12~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst123|inst12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst123|inst12 .is_wysiwyg = "true";
defparam \inst123|inst12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N26
cycloneiv_lcell_comb \inst123|inst13~feeder (
// Equation(s):
// \inst123|inst13~feeder_combout  = \inst123|inst12~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst123|inst12~q ),
	.cin(gnd),
	.combout(\inst123|inst13~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst123|inst13~feeder .lut_mask = 16'hFF00;
defparam \inst123|inst13~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y9_N27
dffeas \inst123|inst13 (
	.clk(\CLK1~inputclkctrl_outclk ),
	.d(\inst123|inst13~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst123|inst13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst123|inst13 .is_wysiwyg = "true";
defparam \inst123|inst13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N20
cycloneiv_lcell_comb \inst123|inst21~feeder (
// Equation(s):
// \inst123|inst21~feeder_combout  = \inst123|inst13~q 

	.dataa(\inst123|inst13~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst123|inst21~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst123|inst21~feeder .lut_mask = 16'hAAAA;
defparam \inst123|inst21~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y9_N21
dffeas \inst123|inst21 (
	.clk(\RandomGame_BTN~inputclkctrl_outclk ),
	.d(\inst123|inst21~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst123|inst21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst123|inst21 .is_wysiwyg = "true";
defparam \inst123|inst21 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneiv_io_ibuf \OpenerSendBTN~input (
	.i(OpenerSendBTN),
	.ibar(gnd),
	.o(\OpenerSendBTN~input_o ));
// synopsys translate_off
defparam \OpenerSendBTN~input .bus_hold = "false";
defparam \OpenerSendBTN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneiv_clkctrl \OpenerSendBTN~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\OpenerSendBTN~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\OpenerSendBTN~inputclkctrl_outclk ));
// synopsys translate_off
defparam \OpenerSendBTN~inputclkctrl .clock_type = "global clock";
defparam \OpenerSendBTN~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneiv_io_ibuf \OpenerPlusBTN~input (
	.i(OpenerPlusBTN),
	.ibar(gnd),
	.o(\OpenerPlusBTN~input_o ));
// synopsys translate_off
defparam \OpenerPlusBTN~input .bus_hold = "false";
defparam \OpenerPlusBTN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N8
cycloneiv_io_ibuf \OpenerMinusBTN~input (
	.i(OpenerMinusBTN),
	.ibar(gnd),
	.o(\OpenerMinusBTN~input_o ));
// synopsys translate_off
defparam \OpenerMinusBTN~input .bus_hold = "false";
defparam \OpenerMinusBTN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y1_N24
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst123 (
// Equation(s):
// \OpenerRemoteCtrl|inst123~combout  = LCELL(\OpenerPlusBTN~input_o  $ (\OpenerMinusBTN~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\OpenerPlusBTN~input_o ),
	.datad(\OpenerMinusBTN~input_o ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst123~combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst123 .lut_mask = 16'h0FF0;
defparam \OpenerRemoteCtrl|inst123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneiv_clkctrl \OpenerRemoteCtrl|inst123~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\OpenerRemoteCtrl|inst123~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\OpenerRemoteCtrl|inst123~clkctrl_outclk ));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst123~clkctrl .clock_type = "global clock";
defparam \OpenerRemoteCtrl|inst123~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneiv_io_ibuf \color_input0~input (
	.i(color_input0),
	.ibar(gnd),
	.o(\color_input0~input_o ));
// synopsys translate_off
defparam \color_input0~input .bus_hold = "false";
defparam \color_input0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \OpenerRemoteCtrl|inst36 (
	.clk(\OpenerRemoteCtrl|inst123~clkctrl_outclk ),
	.d(gnd),
	.asdata(\color_input0~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst36~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst36 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst39~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst39~feeder_combout  = \OpenerRemoteCtrl|inst36~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst36~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst39~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst39~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst39~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N4
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst26 (
// Equation(s):
// \OpenerRemoteCtrl|inst26~combout  = LCELL((!\OpenerPlusBTN~input_o  & !\OpenerMinusBTN~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\OpenerPlusBTN~input_o ),
	.datad(\OpenerMinusBTN~input_o ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst26~combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst26 .lut_mask = 16'h000F;
defparam \OpenerRemoteCtrl|inst26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneiv_clkctrl \OpenerRemoteCtrl|inst26~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\OpenerRemoteCtrl|inst26~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\OpenerRemoteCtrl|inst26~clkctrl_outclk ));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst26~clkctrl .clock_type = "global clock";
defparam \OpenerRemoteCtrl|inst26~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst~0 (
// Equation(s):
// \OpenerRemoteCtrl|inst~0_combout  = !\OpenerRemoteCtrl|inst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst~0 .lut_mask = 16'h00FF;
defparam \OpenerRemoteCtrl|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst~feeder_combout  = \OpenerRemoteCtrl|inst~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst~0_combout ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \OpenerRemoteCtrl|inst (
	.clk(\OpenerRemoteCtrl|inst26~clkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerSendBTN~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst1~0 (
// Equation(s):
// \OpenerRemoteCtrl|inst1~0_combout  = \OpenerRemoteCtrl|inst1~q  $ (\OpenerRemoteCtrl|inst~q  $ (((!\OpenerPlusBTN~input_o  & \OpenerMinusBTN~input_o ))))

	.dataa(\OpenerPlusBTN~input_o ),
	.datab(\OpenerRemoteCtrl|inst1~q ),
	.datac(\OpenerRemoteCtrl|inst~q ),
	.datad(\OpenerMinusBTN~input_o ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst1~0 .lut_mask = 16'h693C;
defparam \OpenerRemoteCtrl|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst1~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst1~feeder_combout  = \OpenerRemoteCtrl|inst1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\OpenerRemoteCtrl|inst1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst1~feeder .lut_mask = 16'hF0F0;
defparam \OpenerRemoteCtrl|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \OpenerRemoteCtrl|inst1 (
	.clk(\OpenerRemoteCtrl|inst26~clkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerSendBTN~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst1 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst12~0 (
// Equation(s):
// \OpenerRemoteCtrl|inst12~0_combout  = (!\OpenerPlusBTN~input_o  & (!\OpenerRemoteCtrl|inst~q  & (\OpenerMinusBTN~input_o  & !\OpenerRemoteCtrl|inst1~q )))

	.dataa(\OpenerPlusBTN~input_o ),
	.datab(\OpenerRemoteCtrl|inst~q ),
	.datac(\OpenerMinusBTN~input_o ),
	.datad(\OpenerRemoteCtrl|inst1~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst12~0_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst12~0 .lut_mask = 16'h0010;
defparam \OpenerRemoteCtrl|inst12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst12~1 (
// Equation(s):
// \OpenerRemoteCtrl|inst12~1_combout  = (\OpenerRemoteCtrl|inst~q  & (\OpenerRemoteCtrl|inst1~q  & ((\OpenerPlusBTN~input_o ) # (!\OpenerMinusBTN~input_o ))))

	.dataa(\OpenerPlusBTN~input_o ),
	.datab(\OpenerRemoteCtrl|inst~q ),
	.datac(\OpenerMinusBTN~input_o ),
	.datad(\OpenerRemoteCtrl|inst1~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst12~1_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst12~1 .lut_mask = 16'h8C00;
defparam \OpenerRemoteCtrl|inst12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst2~0 (
// Equation(s):
// \OpenerRemoteCtrl|inst2~0_combout  = \OpenerRemoteCtrl|inst2~q  $ (((\OpenerRemoteCtrl|inst12~0_combout ) # (\OpenerRemoteCtrl|inst12~1_combout )))

	.dataa(\OpenerRemoteCtrl|inst12~0_combout ),
	.datab(gnd),
	.datac(\OpenerRemoteCtrl|inst12~1_combout ),
	.datad(\OpenerRemoteCtrl|inst2~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst2~0 .lut_mask = 16'h05FA;
defparam \OpenerRemoteCtrl|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst2~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst2~feeder_combout  = \OpenerRemoteCtrl|inst2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\OpenerRemoteCtrl|inst2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst2~feeder .lut_mask = 16'hF0F0;
defparam \OpenerRemoteCtrl|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \OpenerRemoteCtrl|inst2 (
	.clk(\OpenerRemoteCtrl|inst26~clkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerSendBTN~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst2 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst34~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst34~feeder_combout  = \OpenerRemoteCtrl|inst2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst2~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst34~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst34~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst34~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \OpenerRemoteCtrl|inst34 (
	.clk(\OpenerSendBTN~inputclkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst34~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerRemoteCtrl|inst22~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst34 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst51~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst51~feeder_combout  = \OpenerRemoteCtrl|inst34~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst34~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst51~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst51~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst51~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \OpenerRemoteCtrl|inst51 (
	.clk(\CLK1~inputclkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst51~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst51~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst51 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst3~0 (
// Equation(s):
// \OpenerRemoteCtrl|inst3~0_combout  = \OpenerRemoteCtrl|inst3~q  $ (((\OpenerRemoteCtrl|inst2~q  & ((\OpenerRemoteCtrl|inst12~1_combout ))) # (!\OpenerRemoteCtrl|inst2~q  & (\OpenerRemoteCtrl|inst12~0_combout ))))

	.dataa(\OpenerRemoteCtrl|inst12~0_combout ),
	.datab(\OpenerRemoteCtrl|inst3~q ),
	.datac(\OpenerRemoteCtrl|inst12~1_combout ),
	.datad(\OpenerRemoteCtrl|inst2~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst3~0_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst3~0 .lut_mask = 16'h3C66;
defparam \OpenerRemoteCtrl|inst3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst3~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst3~feeder_combout  = \OpenerRemoteCtrl|inst3~0_combout 

	.dataa(gnd),
	.datab(\OpenerRemoteCtrl|inst3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst3~feeder .lut_mask = 16'hCCCC;
defparam \OpenerRemoteCtrl|inst3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \OpenerRemoteCtrl|inst3 (
	.clk(\OpenerRemoteCtrl|inst26~clkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerSendBTN~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst3 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst35~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst35~feeder_combout  = \OpenerRemoteCtrl|inst3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst3~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst35~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst35~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst35~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \OpenerRemoteCtrl|inst35 (
	.clk(\OpenerSendBTN~inputclkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst35~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerRemoteCtrl|inst22~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst35 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst50~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst50~feeder_combout  = \OpenerRemoteCtrl|inst35~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst35~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst50~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst50~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst50~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \OpenerRemoteCtrl|inst50 (
	.clk(\CLK1~inputclkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst50~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst50~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst50 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst33~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst33~feeder_combout  = \OpenerRemoteCtrl|inst1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst1~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst33~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst33~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst33~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \OpenerRemoteCtrl|inst33 (
	.clk(\OpenerSendBTN~inputclkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst33~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerRemoteCtrl|inst22~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst33 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst33 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N21
dffeas \OpenerRemoteCtrl|inst52 (
	.clk(\CLK1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\OpenerRemoteCtrl|inst33~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst52~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst52 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst32~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst32~feeder_combout  = \OpenerRemoteCtrl|inst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst32~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst32~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst32~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \OpenerRemoteCtrl|inst32 (
	.clk(\OpenerSendBTN~inputclkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst32~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerRemoteCtrl|inst22~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst32 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst53~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst53~feeder_combout  = \OpenerRemoteCtrl|inst32~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst32~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst53~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst53~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst53~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N29
dffeas \OpenerRemoteCtrl|inst53 (
	.clk(\CLK1~inputclkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst53~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst53~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst53 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst22~0 (
// Equation(s):
// \OpenerRemoteCtrl|inst22~0_combout  = (\OpenerRemoteCtrl|inst51~q ) # ((\OpenerRemoteCtrl|inst50~q ) # ((\OpenerRemoteCtrl|inst52~q ) # (\OpenerRemoteCtrl|inst53~q )))

	.dataa(\OpenerRemoteCtrl|inst51~q ),
	.datab(\OpenerRemoteCtrl|inst50~q ),
	.datac(\OpenerRemoteCtrl|inst52~q ),
	.datad(\OpenerRemoteCtrl|inst53~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst22~0_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst22~0 .lut_mask = 16'hFFFE;
defparam \OpenerRemoteCtrl|inst22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \OpenerRemoteCtrl|inst39 (
	.clk(\OpenerSendBTN~inputclkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst39~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerRemoteCtrl|inst22~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst39~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst39 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst39 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneiv_io_ibuf \table0~input (
	.i(table0),
	.ibar(gnd),
	.o(\table0~input_o ));
// synopsys translate_off
defparam \table0~input .bus_hold = "false";
defparam \table0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \OpenerRemoteCtrl|inst46 (
	.clk(\OpenerRemoteCtrl|inst123~clkctrl_outclk ),
	.d(gnd),
	.asdata(\table0~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst46~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst46 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst42~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst42~feeder_combout  = \OpenerRemoteCtrl|inst46~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst46~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst42~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst42~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst42~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \OpenerRemoteCtrl|inst42 (
	.clk(\OpenerSendBTN~inputclkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst42~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerRemoteCtrl|inst22~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst42~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst42 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneiv_lcell_comb \Order_Register|inst115~feeder (
// Equation(s):
// \Order_Register|inst115~feeder_combout  = \OpenerRemoteCtrl|inst42~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\OpenerRemoteCtrl|inst42~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst115~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst115~feeder .lut_mask = 16'hF0F0;
defparam \Order_Register|inst115~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \Order_Register|inst115 (
	.clk(\Order_Register|inst23~clkctrl_outclk ),
	.d(\Order_Register|inst115~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst258~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst115~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst115 .is_wysiwyg = "true";
defparam \Order_Register|inst115 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneiv_io_ibuf \table3~input (
	.i(table3),
	.ibar(gnd),
	.o(\table3~input_o ));
// synopsys translate_off
defparam \table3~input .bus_hold = "false";
defparam \table3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst49~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst49~feeder_combout  = \table3~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\table3~input_o ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst49~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst49~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst49~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \OpenerRemoteCtrl|inst49 (
	.clk(\OpenerRemoteCtrl|inst123~clkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst49~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst49~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst49 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst45~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst45~feeder_combout  = \OpenerRemoteCtrl|inst49~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst49~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst45~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst45~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst45~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \OpenerRemoteCtrl|inst45 (
	.clk(\OpenerSendBTN~inputclkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst45~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerRemoteCtrl|inst22~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst45~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst45 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneiv_lcell_comb \Order_Register|inst118~feeder (
// Equation(s):
// \Order_Register|inst118~feeder_combout  = \OpenerRemoteCtrl|inst45~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\OpenerRemoteCtrl|inst45~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst118~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst118~feeder .lut_mask = 16'hF0F0;
defparam \Order_Register|inst118~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \Order_Register|inst118 (
	.clk(\Order_Register|inst23~clkctrl_outclk ),
	.d(\Order_Register|inst118~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst258~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst118~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst118 .is_wysiwyg = "true";
defparam \Order_Register|inst118 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneiv_io_ibuf \table1~input (
	.i(table1),
	.ibar(gnd),
	.o(\table1~input_o ));
// synopsys translate_off
defparam \table1~input .bus_hold = "false";
defparam \table1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \OpenerRemoteCtrl|inst47 (
	.clk(\OpenerRemoteCtrl|inst123~clkctrl_outclk ),
	.d(gnd),
	.asdata(\table1~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst47~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst47 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst43~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst43~feeder_combout  = \OpenerRemoteCtrl|inst47~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst47~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst43~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst43~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst43~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \OpenerRemoteCtrl|inst43 (
	.clk(\OpenerSendBTN~inputclkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst43~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerRemoteCtrl|inst22~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst43~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst43 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneiv_lcell_comb \Order_Register|inst116~feeder (
// Equation(s):
// \Order_Register|inst116~feeder_combout  = \OpenerRemoteCtrl|inst43~q 

	.dataa(\OpenerRemoteCtrl|inst43~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst116~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst116~feeder .lut_mask = 16'hAAAA;
defparam \Order_Register|inst116~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \Order_Register|inst116 (
	.clk(\Order_Register|inst23~clkctrl_outclk ),
	.d(\Order_Register|inst116~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst258~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst116~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst116 .is_wysiwyg = "true";
defparam \Order_Register|inst116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneiv_lcell_comb \Order_Register|inst23~0 (
// Equation(s):
// \Order_Register|inst23~0_combout  = (!\Order_Register|inst115~q  & (!\Order_Register|inst118~q  & (!\Order_Register|inst116~q  & !\Order_Register|inst117~q )))

	.dataa(\Order_Register|inst115~q ),
	.datab(\Order_Register|inst118~q ),
	.datac(\Order_Register|inst116~q ),
	.datad(\Order_Register|inst117~q ),
	.cin(gnd),
	.combout(\Order_Register|inst23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst23~0 .lut_mask = 16'h0001;
defparam \Order_Register|inst23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N16
cycloneiv_lcell_comb \Order_Register|inst23 (
// Equation(s):
// \Order_Register|inst23~combout  = LCELL((\Order_Register|inst23~0_combout  & \CLK1~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\Order_Register|inst23~0_combout ),
	.datad(\CLK1~input_o ),
	.cin(gnd),
	.combout(\Order_Register|inst23~combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst23 .lut_mask = 16'hF000;
defparam \Order_Register|inst23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiv_clkctrl \Order_Register|inst23~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Order_Register|inst23~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Order_Register|inst23~clkctrl_outclk ));
// synopsys translate_off
defparam \Order_Register|inst23~clkctrl .clock_type = "global clock";
defparam \Order_Register|inst23~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X52_Y18_N8
cycloneiv_io_ibuf \table2~input (
	.i(table2),
	.ibar(gnd),
	.o(\table2~input_o ));
// synopsys translate_off
defparam \table2~input .bus_hold = "false";
defparam \table2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst48~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst48~feeder_combout  = \table2~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\table2~input_o ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst48~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst48~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst48~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \OpenerRemoteCtrl|inst48 (
	.clk(\OpenerRemoteCtrl|inst123~clkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst48~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst48~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst48 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst44~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst44~feeder_combout  = \OpenerRemoteCtrl|inst48~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst48~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst44~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst44~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst44~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \OpenerRemoteCtrl|inst44 (
	.clk(\OpenerSendBTN~inputclkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst44~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerRemoteCtrl|inst22~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst44~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst44 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneiv_lcell_comb \Order_Register|inst117~feeder (
// Equation(s):
// \Order_Register|inst117~feeder_combout  = \OpenerRemoteCtrl|inst44~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\OpenerRemoteCtrl|inst44~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst117~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst117~feeder .lut_mask = 16'hF0F0;
defparam \Order_Register|inst117~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \Order_Register|inst117 (
	.clk(\Order_Register|inst23~clkctrl_outclk ),
	.d(\Order_Register|inst117~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst258~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst117~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst117 .is_wysiwyg = "true";
defparam \Order_Register|inst117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneiv_lcell_comb \Order_Register|inst113~feeder (
// Equation(s):
// \Order_Register|inst113~feeder_combout  = \Order_Register|inst117~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst117~q ),
	.cin(gnd),
	.combout(\Order_Register|inst113~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst113~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst113~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneiv_lcell_comb \Order_Register|inst111~feeder (
// Equation(s):
// \Order_Register|inst111~feeder_combout  = \Order_Register|inst115~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Order_Register|inst115~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst111~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst111~feeder .lut_mask = 16'hF0F0;
defparam \Order_Register|inst111~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \Order_Register|inst111 (
	.clk(\Order_Register|inst22~clkctrl_outclk ),
	.d(\Order_Register|inst111~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst257~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst111 .is_wysiwyg = "true";
defparam \Order_Register|inst111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneiv_lcell_comb \Order_Register|inst107~feeder (
// Equation(s):
// \Order_Register|inst107~feeder_combout  = \Order_Register|inst111~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst111~q ),
	.cin(gnd),
	.combout(\Order_Register|inst107~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst107~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst107~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneiv_lcell_comb \Order_Register|inst95~feeder (
// Equation(s):
// \Order_Register|inst95~feeder_combout  = \Order_Register|inst99~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst99~q ),
	.cin(gnd),
	.combout(\Order_Register|inst95~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst95~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst95~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \Order_Register|inst95 (
	.clk(\Order_Register|inst15~combout ),
	.d(\Order_Register|inst95~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst257~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst95~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst95 .is_wysiwyg = "true";
defparam \Order_Register|inst95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneiv_lcell_comb \Order_Register|inst91~feeder (
// Equation(s):
// \Order_Register|inst91~feeder_combout  = \Order_Register|inst95~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst95~q ),
	.cin(gnd),
	.combout(\Order_Register|inst91~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst91~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst91~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \Order_Register|inst91 (
	.clk(\Order_Register|inst14~combout ),
	.d(\Order_Register|inst91~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst256~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst91~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst91 .is_wysiwyg = "true";
defparam \Order_Register|inst91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneiv_lcell_comb \Order_Register|inst87~feeder (
// Equation(s):
// \Order_Register|inst87~feeder_combout  = \Order_Register|inst91~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst91~q ),
	.cin(gnd),
	.combout(\Order_Register|inst87~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst87~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst87~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneiv_io_ibuf \take_order~input (
	.i(take_order),
	.ibar(gnd),
	.o(\take_order~input_o ));
// synopsys translate_off
defparam \take_order~input .bus_hold = "false";
defparam \take_order~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \Order_Register|inst87 (
	.clk(\Order_Register|inst12~combout ),
	.d(\Order_Register|inst87~feeder_combout ),
	.asdata(vcc),
	.clrn(!\take_order~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst87 .is_wysiwyg = "true";
defparam \Order_Register|inst87 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \Order_Register|inst106 (
	.clk(\Order_Register|inst20~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst110~q ),
	.clrn(!\take_order~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst106~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst106 .is_wysiwyg = "true";
defparam \Order_Register|inst106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneiv_lcell_comb \Order_Register|inst112~feeder (
// Equation(s):
// \Order_Register|inst112~feeder_combout  = \Order_Register|inst116~q 

	.dataa(gnd),
	.datab(\Order_Register|inst116~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst112~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst112~feeder .lut_mask = 16'hCCCC;
defparam \Order_Register|inst112~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \Order_Register|inst112 (
	.clk(\Order_Register|inst22~clkctrl_outclk ),
	.d(\Order_Register|inst112~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst257~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst112~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst112 .is_wysiwyg = "true";
defparam \Order_Register|inst112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneiv_lcell_comb \Order_Register|inst108~feeder (
// Equation(s):
// \Order_Register|inst108~feeder_combout  = \Order_Register|inst112~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst112~q ),
	.cin(gnd),
	.combout(\Order_Register|inst108~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst108~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst108~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \Order_Register|inst108 (
	.clk(\Order_Register|inst21~clkctrl_outclk ),
	.d(\Order_Register|inst108~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst256~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst108~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst108 .is_wysiwyg = "true";
defparam \Order_Register|inst108 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N29
dffeas \Order_Register|inst104 (
	.clk(\Order_Register|inst20~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst108~q ),
	.clrn(!\take_order~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst104~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst104 .is_wysiwyg = "true";
defparam \Order_Register|inst104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneiv_lcell_comb \Order_Register|inst109~feeder (
// Equation(s):
// \Order_Register|inst109~feeder_combout  = \Order_Register|inst113~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst113~q ),
	.cin(gnd),
	.combout(\Order_Register|inst109~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst109~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst109~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \Order_Register|inst109 (
	.clk(\Order_Register|inst21~clkctrl_outclk ),
	.d(\Order_Register|inst109~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst256~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst109~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst109 .is_wysiwyg = "true";
defparam \Order_Register|inst109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneiv_lcell_comb \Order_Register|inst105~feeder (
// Equation(s):
// \Order_Register|inst105~feeder_combout  = \Order_Register|inst109~q 

	.dataa(gnd),
	.datab(\Order_Register|inst109~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst105~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst105~feeder .lut_mask = 16'hCCCC;
defparam \Order_Register|inst105~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N23
dffeas \Order_Register|inst105 (
	.clk(\Order_Register|inst20~clkctrl_outclk ),
	.d(\Order_Register|inst105~feeder_combout ),
	.asdata(vcc),
	.clrn(!\take_order~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst105~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst105 .is_wysiwyg = "true";
defparam \Order_Register|inst105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneiv_lcell_comb \Order_Register|inst20~0 (
// Equation(s):
// \Order_Register|inst20~0_combout  = (!\Order_Register|inst106~q  & (!\Order_Register|inst104~q  & (!\Order_Register|inst105~q  & !\Order_Register|inst103~q )))

	.dataa(\Order_Register|inst106~q ),
	.datab(\Order_Register|inst104~q ),
	.datac(\Order_Register|inst105~q ),
	.datad(\Order_Register|inst103~q ),
	.cin(gnd),
	.combout(\Order_Register|inst20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst20~0 .lut_mask = 16'h0001;
defparam \Order_Register|inst20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N14
cycloneiv_lcell_comb \Order_Register|inst20 (
// Equation(s):
// \Order_Register|inst20~combout  = LCELL((\CLK1~input_o  & \Order_Register|inst20~0_combout ))

	.dataa(gnd),
	.datab(\CLK1~input_o ),
	.datac(gnd),
	.datad(\Order_Register|inst20~0_combout ),
	.cin(gnd),
	.combout(\Order_Register|inst20~combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst20 .lut_mask = 16'hCC00;
defparam \Order_Register|inst20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneiv_clkctrl \Order_Register|inst20~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Order_Register|inst20~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Order_Register|inst20~clkctrl_outclk ));
// synopsys translate_off
defparam \Order_Register|inst20~clkctrl .clock_type = "global clock";
defparam \Order_Register|inst20~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneiv_lcell_comb \Order_Register|inst103~feeder (
// Equation(s):
// \Order_Register|inst103~feeder_combout  = \Order_Register|inst107~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst107~q ),
	.cin(gnd),
	.combout(\Order_Register|inst103~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst103~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst103~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \Order_Register|inst103 (
	.clk(\Order_Register|inst20~clkctrl_outclk ),
	.d(\Order_Register|inst103~feeder_combout ),
	.asdata(vcc),
	.clrn(!\take_order~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst103~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst103 .is_wysiwyg = "true";
defparam \Order_Register|inst103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneiv_lcell_comb \Order_Register|inst256~5 (
// Equation(s):
// \Order_Register|inst256~5_combout  = (\Order_Register|inst107~q  & (\Order_Register|inst103~q  & (\Order_Register|inst91~q  $ (!\Order_Register|inst87~q )))) # (!\Order_Register|inst107~q  & (!\Order_Register|inst103~q  & (\Order_Register|inst91~q  $ 
// (!\Order_Register|inst87~q ))))

	.dataa(\Order_Register|inst107~q ),
	.datab(\Order_Register|inst91~q ),
	.datac(\Order_Register|inst87~q ),
	.datad(\Order_Register|inst103~q ),
	.cin(gnd),
	.combout(\Order_Register|inst256~5_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst256~5 .lut_mask = 16'h8241;
defparam \Order_Register|inst256~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneiv_lcell_comb \Order_Register|inst84~feeder (
// Equation(s):
// \Order_Register|inst84~feeder_combout  = \OpenerRemoteCtrl|inst33~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst33~q ),
	.cin(gnd),
	.combout(\Order_Register|inst84~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst84~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst84~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N7
dffeas \Order_Register|inst84 (
	.clk(\Order_Register|inst11~clkctrl_outclk ),
	.d(\Order_Register|inst84~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst258~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst84~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst84 .is_wysiwyg = "true";
defparam \Order_Register|inst84 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \Order_Register|inst85 (
	.clk(\Order_Register|inst11~clkctrl_outclk ),
	.d(gnd),
	.asdata(\OpenerRemoteCtrl|inst34~q ),
	.clrn(!\Order_Register|inst258~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst85~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst85 .is_wysiwyg = "true";
defparam \Order_Register|inst85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneiv_lcell_comb \Order_Register|inst83~feeder (
// Equation(s):
// \Order_Register|inst83~feeder_combout  = \OpenerRemoteCtrl|inst32~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst32~q ),
	.cin(gnd),
	.combout(\Order_Register|inst83~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst83~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst83~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N21
dffeas \Order_Register|inst83 (
	.clk(\Order_Register|inst11~clkctrl_outclk ),
	.d(\Order_Register|inst83~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst258~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst83~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst83 .is_wysiwyg = "true";
defparam \Order_Register|inst83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneiv_lcell_comb \Order_Register|inst11~0 (
// Equation(s):
// \Order_Register|inst11~0_combout  = (!\Order_Register|inst84~q  & (!\Order_Register|inst85~q  & (!\Order_Register|inst86~q  & !\Order_Register|inst83~q )))

	.dataa(\Order_Register|inst84~q ),
	.datab(\Order_Register|inst85~q ),
	.datac(\Order_Register|inst86~q ),
	.datad(\Order_Register|inst83~q ),
	.cin(gnd),
	.combout(\Order_Register|inst11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst11~0 .lut_mask = 16'h0001;
defparam \Order_Register|inst11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N6
cycloneiv_lcell_comb \Order_Register|inst11 (
// Equation(s):
// \Order_Register|inst11~combout  = LCELL((\Order_Register|inst11~0_combout  & \CLK1~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\Order_Register|inst11~0_combout ),
	.datad(\CLK1~input_o ),
	.cin(gnd),
	.combout(\Order_Register|inst11~combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst11 .lut_mask = 16'hF000;
defparam \Order_Register|inst11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneiv_clkctrl \Order_Register|inst11~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Order_Register|inst11~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Order_Register|inst11~clkctrl_outclk ));
// synopsys translate_off
defparam \Order_Register|inst11~clkctrl .clock_type = "global clock";
defparam \Order_Register|inst11~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneiv_lcell_comb \Order_Register|inst86~feeder (
// Equation(s):
// \Order_Register|inst86~feeder_combout  = \OpenerRemoteCtrl|inst35~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst35~q ),
	.cin(gnd),
	.combout(\Order_Register|inst86~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst86~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst86~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \Order_Register|inst86 (
	.clk(\Order_Register|inst11~clkctrl_outclk ),
	.d(\Order_Register|inst86~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst258~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst86~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst86 .is_wysiwyg = "true";
defparam \Order_Register|inst86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneiv_lcell_comb \Order_Register|inst82~feeder (
// Equation(s):
// \Order_Register|inst82~feeder_combout  = \Order_Register|inst86~q 

	.dataa(gnd),
	.datab(\Order_Register|inst86~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst82~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst82~feeder .lut_mask = 16'hCCCC;
defparam \Order_Register|inst82~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \Order_Register|inst82 (
	.clk(\Order_Register|inst8~clkctrl_outclk ),
	.d(\Order_Register|inst82~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst257~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst82~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst82 .is_wysiwyg = "true";
defparam \Order_Register|inst82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneiv_lcell_comb \Order_Register|inst81~feeder (
// Equation(s):
// \Order_Register|inst81~feeder_combout  = \Order_Register|inst85~q 

	.dataa(gnd),
	.datab(\Order_Register|inst85~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst81~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst81~feeder .lut_mask = 16'hCCCC;
defparam \Order_Register|inst81~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \Order_Register|inst81 (
	.clk(\Order_Register|inst8~clkctrl_outclk ),
	.d(\Order_Register|inst81~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst257~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst81~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst81 .is_wysiwyg = "true";
defparam \Order_Register|inst81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneiv_lcell_comb \Order_Register|inst79~feeder (
// Equation(s):
// \Order_Register|inst79~feeder_combout  = \Order_Register|inst83~q 

	.dataa(\Order_Register|inst83~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst79~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst79~feeder .lut_mask = 16'hAAAA;
defparam \Order_Register|inst79~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \Order_Register|inst79 (
	.clk(\Order_Register|inst8~clkctrl_outclk ),
	.d(\Order_Register|inst79~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst257~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst79~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst79 .is_wysiwyg = "true";
defparam \Order_Register|inst79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneiv_lcell_comb \Order_Register|inst8~0 (
// Equation(s):
// \Order_Register|inst8~0_combout  = (!\Order_Register|inst81~q  & (!\Order_Register|inst79~q  & !\Order_Register|inst80~q ))

	.dataa(\Order_Register|inst81~q ),
	.datab(gnd),
	.datac(\Order_Register|inst79~q ),
	.datad(\Order_Register|inst80~q ),
	.cin(gnd),
	.combout(\Order_Register|inst8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst8~0 .lut_mask = 16'h0005;
defparam \Order_Register|inst8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneiv_lcell_comb \Order_Register|inst8 (
// Equation(s):
// \Order_Register|inst8~combout  = LCELL((!\Order_Register|inst82~q  & (\Order_Register|inst8~0_combout  & \CLK1~input_o )))

	.dataa(gnd),
	.datab(\Order_Register|inst82~q ),
	.datac(\Order_Register|inst8~0_combout ),
	.datad(\CLK1~input_o ),
	.cin(gnd),
	.combout(\Order_Register|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst8 .lut_mask = 16'h3000;
defparam \Order_Register|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneiv_clkctrl \Order_Register|inst8~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Order_Register|inst8~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Order_Register|inst8~clkctrl_outclk ));
// synopsys translate_off
defparam \Order_Register|inst8~clkctrl .clock_type = "global clock";
defparam \Order_Register|inst8~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \Order_Register|inst80 (
	.clk(\Order_Register|inst8~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst84~q ),
	.clrn(!\Order_Register|inst257~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst80~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst80 .is_wysiwyg = "true";
defparam \Order_Register|inst80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneiv_lcell_comb \Order_Register|inst76~feeder (
// Equation(s):
// \Order_Register|inst76~feeder_combout  = \Order_Register|inst80~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst80~q ),
	.cin(gnd),
	.combout(\Order_Register|inst76~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst76~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst76~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \Order_Register|inst76 (
	.clk(\Order_Register|inst6~clkctrl_outclk ),
	.d(\Order_Register|inst76~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst256~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst76~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst76 .is_wysiwyg = "true";
defparam \Order_Register|inst76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneiv_lcell_comb \Order_Register|inst78~feeder (
// Equation(s):
// \Order_Register|inst78~feeder_combout  = \Order_Register|inst82~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst82~q ),
	.cin(gnd),
	.combout(\Order_Register|inst78~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst78~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst78~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \Order_Register|inst78 (
	.clk(\Order_Register|inst6~clkctrl_outclk ),
	.d(\Order_Register|inst78~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst256~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst78~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst78 .is_wysiwyg = "true";
defparam \Order_Register|inst78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneiv_lcell_comb \Order_Register|inst77~feeder (
// Equation(s):
// \Order_Register|inst77~feeder_combout  = \Order_Register|inst81~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst81~q ),
	.cin(gnd),
	.combout(\Order_Register|inst77~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst77~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst77~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \Order_Register|inst77 (
	.clk(\Order_Register|inst6~clkctrl_outclk ),
	.d(\Order_Register|inst77~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst256~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst77~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst77 .is_wysiwyg = "true";
defparam \Order_Register|inst77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneiv_lcell_comb \Order_Register|inst6~0 (
// Equation(s):
// \Order_Register|inst6~0_combout  = (!\Order_Register|inst76~q  & (!\Order_Register|inst75~q  & (!\Order_Register|inst78~q  & !\Order_Register|inst77~q )))

	.dataa(\Order_Register|inst76~q ),
	.datab(\Order_Register|inst75~q ),
	.datac(\Order_Register|inst78~q ),
	.datad(\Order_Register|inst77~q ),
	.cin(gnd),
	.combout(\Order_Register|inst6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst6~0 .lut_mask = 16'h0001;
defparam \Order_Register|inst6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N4
cycloneiv_lcell_comb \Order_Register|inst6 (
// Equation(s):
// \Order_Register|inst6~combout  = LCELL((\Order_Register|inst6~0_combout  & \CLK1~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\Order_Register|inst6~0_combout ),
	.datad(\CLK1~input_o ),
	.cin(gnd),
	.combout(\Order_Register|inst6~combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst6 .lut_mask = 16'hF000;
defparam \Order_Register|inst6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiv_clkctrl \Order_Register|inst6~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Order_Register|inst6~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Order_Register|inst6~clkctrl_outclk ));
// synopsys translate_off
defparam \Order_Register|inst6~clkctrl .clock_type = "global clock";
defparam \Order_Register|inst6~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneiv_lcell_comb \Order_Register|inst75~feeder (
// Equation(s):
// \Order_Register|inst75~feeder_combout  = \Order_Register|inst79~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Order_Register|inst79~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst75~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst75~feeder .lut_mask = 16'hF0F0;
defparam \Order_Register|inst75~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \Order_Register|inst75 (
	.clk(\Order_Register|inst6~clkctrl_outclk ),
	.d(\Order_Register|inst75~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst256~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst75~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst75 .is_wysiwyg = "true";
defparam \Order_Register|inst75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneiv_lcell_comb \Order_Register|inst72~feeder (
// Equation(s):
// \Order_Register|inst72~feeder_combout  = \Order_Register|inst76~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst76~q ),
	.cin(gnd),
	.combout(\Order_Register|inst72~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst72~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst72~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \Order_Register|inst72 (
	.clk(\Order_Register|inst5~clkctrl_outclk ),
	.d(\Order_Register|inst72~feeder_combout ),
	.asdata(vcc),
	.clrn(!\take_order~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst72~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst72 .is_wysiwyg = "true";
defparam \Order_Register|inst72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneiv_lcell_comb \Order_Register|inst73~feeder (
// Equation(s):
// \Order_Register|inst73~feeder_combout  = \Order_Register|inst77~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Order_Register|inst77~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst73~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst73~feeder .lut_mask = 16'hF0F0;
defparam \Order_Register|inst73~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N31
dffeas \Order_Register|inst73 (
	.clk(\Order_Register|inst5~clkctrl_outclk ),
	.d(\Order_Register|inst73~feeder_combout ),
	.asdata(vcc),
	.clrn(!\take_order~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst73~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst73 .is_wysiwyg = "true";
defparam \Order_Register|inst73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneiv_lcell_comb \Order_Register|inst74~feeder (
// Equation(s):
// \Order_Register|inst74~feeder_combout  = \Order_Register|inst78~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Order_Register|inst78~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst74~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst74~feeder .lut_mask = 16'hF0F0;
defparam \Order_Register|inst74~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N17
dffeas \Order_Register|inst74 (
	.clk(\Order_Register|inst5~clkctrl_outclk ),
	.d(\Order_Register|inst74~feeder_combout ),
	.asdata(vcc),
	.clrn(!\take_order~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst74~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst74 .is_wysiwyg = "true";
defparam \Order_Register|inst74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N18
cycloneiv_lcell_comb \Order_Register|inst5~0 (
// Equation(s):
// \Order_Register|inst5~0_combout  = (!\Order_Register|inst73~q  & (!\Order_Register|inst71~q  & (!\Order_Register|inst74~q  & \CLK1~input_o )))

	.dataa(\Order_Register|inst73~q ),
	.datab(\Order_Register|inst71~q ),
	.datac(\Order_Register|inst74~q ),
	.datad(\CLK1~input_o ),
	.cin(gnd),
	.combout(\Order_Register|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst5~0 .lut_mask = 16'h0100;
defparam \Order_Register|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N10
cycloneiv_lcell_comb \Order_Register|inst5 (
// Equation(s):
// \Order_Register|inst5~combout  = LCELL((!\Order_Register|inst72~q  & \Order_Register|inst5~0_combout ))

	.dataa(gnd),
	.datab(\Order_Register|inst72~q ),
	.datac(gnd),
	.datad(\Order_Register|inst5~0_combout ),
	.cin(gnd),
	.combout(\Order_Register|inst5~combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst5 .lut_mask = 16'h3300;
defparam \Order_Register|inst5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneiv_clkctrl \Order_Register|inst5~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Order_Register|inst5~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Order_Register|inst5~clkctrl_outclk ));
// synopsys translate_off
defparam \Order_Register|inst5~clkctrl .clock_type = "global clock";
defparam \Order_Register|inst5~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneiv_lcell_comb \Order_Register|inst71~feeder (
// Equation(s):
// \Order_Register|inst71~feeder_combout  = \Order_Register|inst75~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Order_Register|inst75~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst71~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst71~feeder .lut_mask = 16'hF0F0;
defparam \Order_Register|inst71~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \Order_Register|inst71 (
	.clk(\Order_Register|inst5~clkctrl_outclk ),
	.d(\Order_Register|inst71~feeder_combout ),
	.asdata(vcc),
	.clrn(!\take_order~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst71~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst71 .is_wysiwyg = "true";
defparam \Order_Register|inst71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneiv_lcell_comb \Order_Register|inst256~3 (
// Equation(s):
// \Order_Register|inst256~3_combout  = (\Order_Register|inst75~q  & (\Order_Register|inst71~q  & (\Order_Register|inst73~q  $ (!\Order_Register|inst77~q )))) # (!\Order_Register|inst75~q  & (!\Order_Register|inst71~q  & (\Order_Register|inst73~q  $ 
// (!\Order_Register|inst77~q ))))

	.dataa(\Order_Register|inst75~q ),
	.datab(\Order_Register|inst71~q ),
	.datac(\Order_Register|inst73~q ),
	.datad(\Order_Register|inst77~q ),
	.cin(gnd),
	.combout(\Order_Register|inst256~3_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst256~3 .lut_mask = 16'h9009;
defparam \Order_Register|inst256~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneiv_lcell_comb \Order_Register|inst256~2 (
// Equation(s):
// \Order_Register|inst256~2_combout  = (\Order_Register|inst108~q  & (\Order_Register|inst104~q  & (\Order_Register|inst109~q  $ (!\Order_Register|inst105~q )))) # (!\Order_Register|inst108~q  & (!\Order_Register|inst104~q  & (\Order_Register|inst109~q  $ 
// (!\Order_Register|inst105~q ))))

	.dataa(\Order_Register|inst108~q ),
	.datab(\Order_Register|inst109~q ),
	.datac(\Order_Register|inst105~q ),
	.datad(\Order_Register|inst104~q ),
	.cin(gnd),
	.combout(\Order_Register|inst256~2_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst256~2 .lut_mask = 16'h8241;
defparam \Order_Register|inst256~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneiv_lcell_comb \Order_Register|inst256~4 (
// Equation(s):
// \Order_Register|inst256~4_combout  = (\Order_Register|inst76~q  & (\Order_Register|inst72~q  & (\Order_Register|inst74~q  $ (!\Order_Register|inst78~q )))) # (!\Order_Register|inst76~q  & (!\Order_Register|inst72~q  & (\Order_Register|inst74~q  $ 
// (!\Order_Register|inst78~q ))))

	.dataa(\Order_Register|inst76~q ),
	.datab(\Order_Register|inst74~q ),
	.datac(\Order_Register|inst78~q ),
	.datad(\Order_Register|inst72~q ),
	.cin(gnd),
	.combout(\Order_Register|inst256~4_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst256~4 .lut_mask = 16'h8241;
defparam \Order_Register|inst256~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneiv_lcell_comb \Order_Register|inst256~6 (
// Equation(s):
// \Order_Register|inst256~6_combout  = (\Order_Register|inst256~5_combout  & (\Order_Register|inst256~3_combout  & (\Order_Register|inst256~2_combout  & \Order_Register|inst256~4_combout )))

	.dataa(\Order_Register|inst256~5_combout ),
	.datab(\Order_Register|inst256~3_combout ),
	.datac(\Order_Register|inst256~2_combout ),
	.datad(\Order_Register|inst256~4_combout ),
	.cin(gnd),
	.combout(\Order_Register|inst256~6_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst256~6 .lut_mask = 16'h8000;
defparam \Order_Register|inst256~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneiv_lcell_comb \Order_Register|inst14~0 (
// Equation(s):
// \Order_Register|inst14~0_combout  = (!\Order_Register|inst92~q  & (!\Order_Register|inst93~q  & !\Order_Register|inst91~q ))

	.dataa(gnd),
	.datab(\Order_Register|inst92~q ),
	.datac(\Order_Register|inst93~q ),
	.datad(\Order_Register|inst91~q ),
	.cin(gnd),
	.combout(\Order_Register|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst14~0 .lut_mask = 16'h0003;
defparam \Order_Register|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneiv_lcell_comb \Order_Register|inst256~0 (
// Equation(s):
// \Order_Register|inst256~0_combout  = (\Order_Register|inst92~q  & (\Order_Register|inst88~q  & (\Order_Register|inst93~q  $ (!\Order_Register|inst89~q )))) # (!\Order_Register|inst92~q  & (!\Order_Register|inst88~q  & (\Order_Register|inst93~q  $ 
// (!\Order_Register|inst89~q ))))

	.dataa(\Order_Register|inst92~q ),
	.datab(\Order_Register|inst93~q ),
	.datac(\Order_Register|inst89~q ),
	.datad(\Order_Register|inst88~q ),
	.cin(gnd),
	.combout(\Order_Register|inst256~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst256~0 .lut_mask = 16'h8241;
defparam \Order_Register|inst256~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneiv_lcell_comb \Order_Register|inst256~1 (
// Equation(s):
// \Order_Register|inst256~1_combout  = (\Order_Register|inst256~0_combout  & (((!\Order_Register|inst6~0_combout ) # (!\Order_Register|inst21~0_combout )) # (!\Order_Register|inst14~0_combout )))

	.dataa(\Order_Register|inst14~0_combout ),
	.datab(\Order_Register|inst21~0_combout ),
	.datac(\Order_Register|inst6~0_combout ),
	.datad(\Order_Register|inst256~0_combout ),
	.cin(gnd),
	.combout(\Order_Register|inst256~1_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst256~1 .lut_mask = 16'h7F00;
defparam \Order_Register|inst256~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneiv_lcell_comb \Order_Register|inst256~7 (
// Equation(s):
// \Order_Register|inst256~7_combout  = (\Order_Register|inst256~6_combout  & (\Order_Register|inst256~1_combout  & (\Order_Register|inst110~q  $ (!\Order_Register|inst106~q ))))

	.dataa(\Order_Register|inst256~6_combout ),
	.datab(\Order_Register|inst110~q ),
	.datac(\Order_Register|inst106~q ),
	.datad(\Order_Register|inst256~1_combout ),
	.cin(gnd),
	.combout(\Order_Register|inst256~7_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst256~7 .lut_mask = 16'h8200;
defparam \Order_Register|inst256~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \Order_Register|inst107 (
	.clk(\Order_Register|inst21~clkctrl_outclk ),
	.d(\Order_Register|inst107~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst256~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst107~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst107 .is_wysiwyg = "true";
defparam \Order_Register|inst107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneiv_lcell_comb \Order_Register|inst21~0 (
// Equation(s):
// \Order_Register|inst21~0_combout  = (!\Order_Register|inst107~q  & (!\Order_Register|inst109~q  & (!\Order_Register|inst108~q  & !\Order_Register|inst110~q )))

	.dataa(\Order_Register|inst107~q ),
	.datab(\Order_Register|inst109~q ),
	.datac(\Order_Register|inst108~q ),
	.datad(\Order_Register|inst110~q ),
	.cin(gnd),
	.combout(\Order_Register|inst21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst21~0 .lut_mask = 16'h0001;
defparam \Order_Register|inst21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N12
cycloneiv_lcell_comb \Order_Register|inst21 (
// Equation(s):
// \Order_Register|inst21~combout  = LCELL((\Order_Register|inst21~0_combout  & \CLK1~input_o ))

	.dataa(gnd),
	.datab(\Order_Register|inst21~0_combout ),
	.datac(gnd),
	.datad(\CLK1~input_o ),
	.cin(gnd),
	.combout(\Order_Register|inst21~combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst21 .lut_mask = 16'hCC00;
defparam \Order_Register|inst21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneiv_clkctrl \Order_Register|inst21~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Order_Register|inst21~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Order_Register|inst21~clkctrl_outclk ));
// synopsys translate_off
defparam \Order_Register|inst21~clkctrl .clock_type = "global clock";
defparam \Order_Register|inst21~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneiv_lcell_comb \Order_Register|inst110~feeder (
// Equation(s):
// \Order_Register|inst110~feeder_combout  = \Order_Register|inst114~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst114~q ),
	.cin(gnd),
	.combout(\Order_Register|inst110~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst110~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst110~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \Order_Register|inst110 (
	.clk(\Order_Register|inst21~clkctrl_outclk ),
	.d(\Order_Register|inst110~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst256~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst110 .is_wysiwyg = "true";
defparam \Order_Register|inst110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneiv_lcell_comb \Order_Register|inst257~5 (
// Equation(s):
// \Order_Register|inst257~5_combout  = (\Order_Register|inst107~q  & (\Order_Register|inst111~q  & (\Order_Register|inst95~q  $ (!\Order_Register|inst91~q )))) # (!\Order_Register|inst107~q  & (!\Order_Register|inst111~q  & (\Order_Register|inst95~q  $ 
// (!\Order_Register|inst91~q ))))

	.dataa(\Order_Register|inst107~q ),
	.datab(\Order_Register|inst95~q ),
	.datac(\Order_Register|inst91~q ),
	.datad(\Order_Register|inst111~q ),
	.cin(gnd),
	.combout(\Order_Register|inst257~5_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst257~5 .lut_mask = 16'h8241;
defparam \Order_Register|inst257~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneiv_lcell_comb \Order_Register|inst257~2 (
// Equation(s):
// \Order_Register|inst257~2_combout  = (\Order_Register|inst109~q  & (\Order_Register|inst113~q  & (\Order_Register|inst108~q  $ (!\Order_Register|inst112~q )))) # (!\Order_Register|inst109~q  & (!\Order_Register|inst113~q  & (\Order_Register|inst108~q  $ 
// (!\Order_Register|inst112~q ))))

	.dataa(\Order_Register|inst109~q ),
	.datab(\Order_Register|inst108~q ),
	.datac(\Order_Register|inst113~q ),
	.datad(\Order_Register|inst112~q ),
	.cin(gnd),
	.combout(\Order_Register|inst257~2_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst257~2 .lut_mask = 16'h8421;
defparam \Order_Register|inst257~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneiv_lcell_comb \Order_Register|inst257~3 (
// Equation(s):
// \Order_Register|inst257~3_combout  = (\Order_Register|inst75~q  & (\Order_Register|inst79~q  & (\Order_Register|inst77~q  $ (!\Order_Register|inst81~q )))) # (!\Order_Register|inst75~q  & (!\Order_Register|inst79~q  & (\Order_Register|inst77~q  $ 
// (!\Order_Register|inst81~q ))))

	.dataa(\Order_Register|inst75~q ),
	.datab(\Order_Register|inst77~q ),
	.datac(\Order_Register|inst79~q ),
	.datad(\Order_Register|inst81~q ),
	.cin(gnd),
	.combout(\Order_Register|inst257~3_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst257~3 .lut_mask = 16'h8421;
defparam \Order_Register|inst257~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneiv_lcell_comb \Order_Register|inst257~4 (
// Equation(s):
// \Order_Register|inst257~4_combout  = (\Order_Register|inst78~q  & (\Order_Register|inst82~q  & (\Order_Register|inst76~q  $ (!\Order_Register|inst80~q )))) # (!\Order_Register|inst78~q  & (!\Order_Register|inst82~q  & (\Order_Register|inst76~q  $ 
// (!\Order_Register|inst80~q ))))

	.dataa(\Order_Register|inst78~q ),
	.datab(\Order_Register|inst82~q ),
	.datac(\Order_Register|inst76~q ),
	.datad(\Order_Register|inst80~q ),
	.cin(gnd),
	.combout(\Order_Register|inst257~4_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst257~4 .lut_mask = 16'h9009;
defparam \Order_Register|inst257~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneiv_lcell_comb \Order_Register|inst257~6 (
// Equation(s):
// \Order_Register|inst257~6_combout  = (\Order_Register|inst257~5_combout  & (\Order_Register|inst257~2_combout  & (\Order_Register|inst257~3_combout  & \Order_Register|inst257~4_combout )))

	.dataa(\Order_Register|inst257~5_combout ),
	.datab(\Order_Register|inst257~2_combout ),
	.datac(\Order_Register|inst257~3_combout ),
	.datad(\Order_Register|inst257~4_combout ),
	.cin(gnd),
	.combout(\Order_Register|inst257~6_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst257~6 .lut_mask = 16'h8000;
defparam \Order_Register|inst257~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneiv_lcell_comb \Order_Register|inst15~0 (
// Equation(s):
// \Order_Register|inst15~0_combout  = (!\Order_Register|inst95~q  & (!\Order_Register|inst96~q  & !\Order_Register|inst97~q ))

	.dataa(gnd),
	.datab(\Order_Register|inst95~q ),
	.datac(\Order_Register|inst96~q ),
	.datad(\Order_Register|inst97~q ),
	.cin(gnd),
	.combout(\Order_Register|inst15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst15~0 .lut_mask = 16'h0003;
defparam \Order_Register|inst15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneiv_lcell_comb \Order_Register|inst257~0 (
// Equation(s):
// \Order_Register|inst257~0_combout  = (\Order_Register|inst97~q  & (\Order_Register|inst93~q  & (\Order_Register|inst96~q  $ (!\Order_Register|inst92~q )))) # (!\Order_Register|inst97~q  & (!\Order_Register|inst93~q  & (\Order_Register|inst96~q  $ 
// (!\Order_Register|inst92~q ))))

	.dataa(\Order_Register|inst97~q ),
	.datab(\Order_Register|inst96~q ),
	.datac(\Order_Register|inst93~q ),
	.datad(\Order_Register|inst92~q ),
	.cin(gnd),
	.combout(\Order_Register|inst257~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst257~0 .lut_mask = 16'h8421;
defparam \Order_Register|inst257~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneiv_lcell_comb \Order_Register|inst257~1 (
// Equation(s):
// \Order_Register|inst257~1_combout  = (\Order_Register|inst257~0_combout  & (((!\Order_Register|inst8~0_combout ) # (!\Order_Register|inst22~0_combout )) # (!\Order_Register|inst15~0_combout )))

	.dataa(\Order_Register|inst15~0_combout ),
	.datab(\Order_Register|inst257~0_combout ),
	.datac(\Order_Register|inst22~0_combout ),
	.datad(\Order_Register|inst8~0_combout ),
	.cin(gnd),
	.combout(\Order_Register|inst257~1_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst257~1 .lut_mask = 16'h4CCC;
defparam \Order_Register|inst257~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneiv_lcell_comb \Order_Register|inst257~7 (
// Equation(s):
// \Order_Register|inst257~7_combout  = (\Order_Register|inst257~6_combout  & (\Order_Register|inst257~1_combout  & (\Order_Register|inst110~q  $ (!\Order_Register|inst114~q ))))

	.dataa(\Order_Register|inst110~q ),
	.datab(\Order_Register|inst114~q ),
	.datac(\Order_Register|inst257~6_combout ),
	.datad(\Order_Register|inst257~1_combout ),
	.cin(gnd),
	.combout(\Order_Register|inst257~7_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst257~7 .lut_mask = 16'h9000;
defparam \Order_Register|inst257~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \Order_Register|inst113 (
	.clk(\Order_Register|inst22~clkctrl_outclk ),
	.d(\Order_Register|inst113~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst257~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst113~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst113 .is_wysiwyg = "true";
defparam \Order_Register|inst113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneiv_lcell_comb \Order_Register|inst22~0 (
// Equation(s):
// \Order_Register|inst22~0_combout  = (!\Order_Register|inst113~q  & (!\Order_Register|inst112~q  & (!\Order_Register|inst114~q  & !\Order_Register|inst111~q )))

	.dataa(\Order_Register|inst113~q ),
	.datab(\Order_Register|inst112~q ),
	.datac(\Order_Register|inst114~q ),
	.datad(\Order_Register|inst111~q ),
	.cin(gnd),
	.combout(\Order_Register|inst22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst22~0 .lut_mask = 16'h0001;
defparam \Order_Register|inst22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneiv_lcell_comb \Order_Register|inst22 (
// Equation(s):
// \Order_Register|inst22~combout  = LCELL((\Order_Register|inst22~0_combout  & \CLK1~input_o ))

	.dataa(gnd),
	.datab(\Order_Register|inst22~0_combout ),
	.datac(gnd),
	.datad(\CLK1~input_o ),
	.cin(gnd),
	.combout(\Order_Register|inst22~combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst22 .lut_mask = 16'hCC00;
defparam \Order_Register|inst22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneiv_clkctrl \Order_Register|inst22~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Order_Register|inst22~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Order_Register|inst22~clkctrl_outclk ));
// synopsys translate_off
defparam \Order_Register|inst22~clkctrl .clock_type = "global clock";
defparam \Order_Register|inst22~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneiv_lcell_comb \Order_Register|inst114~feeder (
// Equation(s):
// \Order_Register|inst114~feeder_combout  = \Order_Register|inst118~q 

	.dataa(gnd),
	.datab(\Order_Register|inst118~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst114~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst114~feeder .lut_mask = 16'hCCCC;
defparam \Order_Register|inst114~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \Order_Register|inst114 (
	.clk(\Order_Register|inst22~clkctrl_outclk ),
	.d(\Order_Register|inst114~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst257~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst114~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst114 .is_wysiwyg = "true";
defparam \Order_Register|inst114 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
cycloneiv_io_ibuf \color_input2~input (
	.i(color_input2),
	.ibar(gnd),
	.o(\color_input2~input_o ));
// synopsys translate_off
defparam \color_input2~input .bus_hold = "false";
defparam \color_input2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst38~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst38~feeder_combout  = \color_input2~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\color_input2~input_o ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst38~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst38~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst38~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \OpenerRemoteCtrl|inst38 (
	.clk(\OpenerRemoteCtrl|inst123~clkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst38~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst38~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst38 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst41~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst41~feeder_combout  = \OpenerRemoteCtrl|inst38~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst38~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst41~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst41~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst41~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \OpenerRemoteCtrl|inst41 (
	.clk(\OpenerSendBTN~inputclkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst41~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerRemoteCtrl|inst22~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst41~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst41 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst41 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N15
dffeas \Order_Register|inst101 (
	.clk(\Order_Register|inst16~combout ),
	.d(gnd),
	.asdata(\OpenerRemoteCtrl|inst41~q ),
	.clrn(!\Order_Register|inst258~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst101 .is_wysiwyg = "true";
defparam \Order_Register|inst101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneiv_lcell_comb \Order_Register|inst16~0 (
// Equation(s):
// \Order_Register|inst16~0_combout  = (!\Order_Register|inst101~q  & (!\Order_Register|inst99~q  & !\Order_Register|inst244~q ))

	.dataa(gnd),
	.datab(\Order_Register|inst101~q ),
	.datac(\Order_Register|inst99~q ),
	.datad(\Order_Register|inst244~q ),
	.cin(gnd),
	.combout(\Order_Register|inst16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst16~0 .lut_mask = 16'h0003;
defparam \Order_Register|inst16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneiv_lcell_comb \Order_Register|inst258~0 (
// Equation(s):
// \Order_Register|inst258~0_combout  = (\Order_Register|inst101~q  & (\Order_Register|inst97~q  & (\Order_Register|inst96~q  $ (!\Order_Register|inst244~q )))) # (!\Order_Register|inst101~q  & (!\Order_Register|inst97~q  & (\Order_Register|inst96~q  $ 
// (!\Order_Register|inst244~q ))))

	.dataa(\Order_Register|inst101~q ),
	.datab(\Order_Register|inst96~q ),
	.datac(\Order_Register|inst244~q ),
	.datad(\Order_Register|inst97~q ),
	.cin(gnd),
	.combout(\Order_Register|inst258~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst258~0 .lut_mask = 16'h8241;
defparam \Order_Register|inst258~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneiv_lcell_comb \Order_Register|inst258~1 (
// Equation(s):
// \Order_Register|inst258~1_combout  = (\Order_Register|inst258~0_combout  & (((!\Order_Register|inst23~0_combout ) # (!\Order_Register|inst11~0_combout )) # (!\Order_Register|inst16~0_combout )))

	.dataa(\Order_Register|inst16~0_combout ),
	.datab(\Order_Register|inst11~0_combout ),
	.datac(\Order_Register|inst258~0_combout ),
	.datad(\Order_Register|inst23~0_combout ),
	.cin(gnd),
	.combout(\Order_Register|inst258~1_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst258~1 .lut_mask = 16'h70F0;
defparam \Order_Register|inst258~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneiv_lcell_comb \Order_Register|inst258~3 (
// Equation(s):
// \Order_Register|inst258~3_combout  = (\Order_Register|inst83~q  & (\Order_Register|inst79~q  & (\Order_Register|inst85~q  $ (!\Order_Register|inst81~q )))) # (!\Order_Register|inst83~q  & (!\Order_Register|inst79~q  & (\Order_Register|inst85~q  $ 
// (!\Order_Register|inst81~q ))))

	.dataa(\Order_Register|inst83~q ),
	.datab(\Order_Register|inst85~q ),
	.datac(\Order_Register|inst79~q ),
	.datad(\Order_Register|inst81~q ),
	.cin(gnd),
	.combout(\Order_Register|inst258~3_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst258~3 .lut_mask = 16'h8421;
defparam \Order_Register|inst258~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneiv_lcell_comb \Order_Register|inst258~5 (
// Equation(s):
// \Order_Register|inst258~5_combout  = (\Order_Register|inst115~q  & (\Order_Register|inst111~q  & (\Order_Register|inst95~q  $ (!\Order_Register|inst99~q )))) # (!\Order_Register|inst115~q  & (!\Order_Register|inst111~q  & (\Order_Register|inst95~q  $ 
// (!\Order_Register|inst99~q ))))

	.dataa(\Order_Register|inst115~q ),
	.datab(\Order_Register|inst95~q ),
	.datac(\Order_Register|inst99~q ),
	.datad(\Order_Register|inst111~q ),
	.cin(gnd),
	.combout(\Order_Register|inst258~5_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst258~5 .lut_mask = 16'h8241;
defparam \Order_Register|inst258~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneiv_lcell_comb \Order_Register|inst258~2 (
// Equation(s):
// \Order_Register|inst258~2_combout  = (\Order_Register|inst116~q  & (\Order_Register|inst112~q  & (\Order_Register|inst117~q  $ (!\Order_Register|inst113~q )))) # (!\Order_Register|inst116~q  & (!\Order_Register|inst112~q  & (\Order_Register|inst117~q  $ 
// (!\Order_Register|inst113~q ))))

	.dataa(\Order_Register|inst116~q ),
	.datab(\Order_Register|inst117~q ),
	.datac(\Order_Register|inst113~q ),
	.datad(\Order_Register|inst112~q ),
	.cin(gnd),
	.combout(\Order_Register|inst258~2_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst258~2 .lut_mask = 16'h8241;
defparam \Order_Register|inst258~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneiv_lcell_comb \Order_Register|inst258~4 (
// Equation(s):
// \Order_Register|inst258~4_combout  = (\Order_Register|inst84~q  & (\Order_Register|inst80~q  & (\Order_Register|inst82~q  $ (!\Order_Register|inst86~q )))) # (!\Order_Register|inst84~q  & (!\Order_Register|inst80~q  & (\Order_Register|inst82~q  $ 
// (!\Order_Register|inst86~q ))))

	.dataa(\Order_Register|inst84~q ),
	.datab(\Order_Register|inst82~q ),
	.datac(\Order_Register|inst86~q ),
	.datad(\Order_Register|inst80~q ),
	.cin(gnd),
	.combout(\Order_Register|inst258~4_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst258~4 .lut_mask = 16'h8241;
defparam \Order_Register|inst258~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneiv_lcell_comb \Order_Register|inst258~6 (
// Equation(s):
// \Order_Register|inst258~6_combout  = (\Order_Register|inst258~3_combout  & (\Order_Register|inst258~5_combout  & (\Order_Register|inst258~2_combout  & \Order_Register|inst258~4_combout )))

	.dataa(\Order_Register|inst258~3_combout ),
	.datab(\Order_Register|inst258~5_combout ),
	.datac(\Order_Register|inst258~2_combout ),
	.datad(\Order_Register|inst258~4_combout ),
	.cin(gnd),
	.combout(\Order_Register|inst258~6_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst258~6 .lut_mask = 16'h8000;
defparam \Order_Register|inst258~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneiv_lcell_comb \Order_Register|inst258~7 (
// Equation(s):
// \Order_Register|inst258~7_combout  = (\Order_Register|inst258~1_combout  & (\Order_Register|inst258~6_combout  & (\Order_Register|inst114~q  $ (!\Order_Register|inst118~q ))))

	.dataa(\Order_Register|inst114~q ),
	.datab(\Order_Register|inst118~q ),
	.datac(\Order_Register|inst258~1_combout ),
	.datad(\Order_Register|inst258~6_combout ),
	.cin(gnd),
	.combout(\Order_Register|inst258~7_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst258~7 .lut_mask = 16'h9000;
defparam \Order_Register|inst258~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N31
dffeas \Order_Register|inst99 (
	.clk(\Order_Register|inst16~combout ),
	.d(gnd),
	.asdata(\OpenerRemoteCtrl|inst39~q ),
	.clrn(!\Order_Register|inst258~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst99 .is_wysiwyg = "true";
defparam \Order_Register|inst99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneiv_lcell_comb \Order_Register|inst16 (
// Equation(s):
// \Order_Register|inst16~combout  = LCELL((!\Order_Register|inst99~q  & (!\Order_Register|inst101~q  & (\CLK1~input_o  & !\Order_Register|inst244~q ))))

	.dataa(\Order_Register|inst99~q ),
	.datab(\Order_Register|inst101~q ),
	.datac(\CLK1~input_o ),
	.datad(\Order_Register|inst244~q ),
	.cin(gnd),
	.combout(\Order_Register|inst16~combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst16 .lut_mask = 16'h0010;
defparam \Order_Register|inst16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneiv_io_ibuf \color_input1~input (
	.i(color_input1),
	.ibar(gnd),
	.o(\color_input1~input_o ));
// synopsys translate_off
defparam \color_input1~input .bus_hold = "false";
defparam \color_input1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \OpenerRemoteCtrl|inst37 (
	.clk(\OpenerRemoteCtrl|inst123~clkctrl_outclk ),
	.d(gnd),
	.asdata(\color_input1~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst37~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst37 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneiv_lcell_comb \OpenerRemoteCtrl|inst40~feeder (
// Equation(s):
// \OpenerRemoteCtrl|inst40~feeder_combout  = \OpenerRemoteCtrl|inst37~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OpenerRemoteCtrl|inst37~q ),
	.cin(gnd),
	.combout(\OpenerRemoteCtrl|inst40~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst40~feeder .lut_mask = 16'hFF00;
defparam \OpenerRemoteCtrl|inst40~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \OpenerRemoteCtrl|inst40 (
	.clk(\OpenerSendBTN~inputclkctrl_outclk ),
	.d(\OpenerRemoteCtrl|inst40~feeder_combout ),
	.asdata(vcc),
	.clrn(!\OpenerRemoteCtrl|inst22~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OpenerRemoteCtrl|inst40~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OpenerRemoteCtrl|inst40 .is_wysiwyg = "true";
defparam \OpenerRemoteCtrl|inst40 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N7
dffeas \Order_Register|inst244 (
	.clk(\Order_Register|inst16~combout ),
	.d(gnd),
	.asdata(\OpenerRemoteCtrl|inst40~q ),
	.clrn(!\Order_Register|inst258~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst244~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst244 .is_wysiwyg = "true";
defparam \Order_Register|inst244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneiv_lcell_comb \Order_Register|inst96~feeder (
// Equation(s):
// \Order_Register|inst96~feeder_combout  = \Order_Register|inst244~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst244~q ),
	.cin(gnd),
	.combout(\Order_Register|inst96~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst96~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst96~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \Order_Register|inst96 (
	.clk(\Order_Register|inst15~combout ),
	.d(\Order_Register|inst96~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst257~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst96~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst96 .is_wysiwyg = "true";
defparam \Order_Register|inst96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneiv_lcell_comb \Order_Register|inst15 (
// Equation(s):
// \Order_Register|inst15~combout  = LCELL((\CLK1~input_o  & (!\Order_Register|inst97~q  & (!\Order_Register|inst96~q  & !\Order_Register|inst95~q ))))

	.dataa(\CLK1~input_o ),
	.datab(\Order_Register|inst97~q ),
	.datac(\Order_Register|inst96~q ),
	.datad(\Order_Register|inst95~q ),
	.cin(gnd),
	.combout(\Order_Register|inst15~combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst15 .lut_mask = 16'h0002;
defparam \Order_Register|inst15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneiv_lcell_comb \Order_Register|inst97~feeder (
// Equation(s):
// \Order_Register|inst97~feeder_combout  = \Order_Register|inst101~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst101~q ),
	.cin(gnd),
	.combout(\Order_Register|inst97~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst97~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst97~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N9
dffeas \Order_Register|inst97 (
	.clk(\Order_Register|inst15~combout ),
	.d(\Order_Register|inst97~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst257~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst97~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst97 .is_wysiwyg = "true";
defparam \Order_Register|inst97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneiv_lcell_comb \Order_Register|inst93~feeder (
// Equation(s):
// \Order_Register|inst93~feeder_combout  = \Order_Register|inst97~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst97~q ),
	.cin(gnd),
	.combout(\Order_Register|inst93~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst93~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst93~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \Order_Register|inst93 (
	.clk(\Order_Register|inst14~combout ),
	.d(\Order_Register|inst93~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst256~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst93~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst93 .is_wysiwyg = "true";
defparam \Order_Register|inst93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneiv_lcell_comb \Order_Register|inst14 (
// Equation(s):
// \Order_Register|inst14~combout  = LCELL((!\Order_Register|inst93~q  & (!\Order_Register|inst92~q  & (\CLK1~input_o  & !\Order_Register|inst91~q ))))

	.dataa(\Order_Register|inst93~q ),
	.datab(\Order_Register|inst92~q ),
	.datac(\CLK1~input_o ),
	.datad(\Order_Register|inst91~q ),
	.cin(gnd),
	.combout(\Order_Register|inst14~combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst14 .lut_mask = 16'h0010;
defparam \Order_Register|inst14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneiv_lcell_comb \Order_Register|inst92~feeder (
// Equation(s):
// \Order_Register|inst92~feeder_combout  = \Order_Register|inst96~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Order_Register|inst96~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Order_Register|inst92~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst92~feeder .lut_mask = 16'hF0F0;
defparam \Order_Register|inst92~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \Order_Register|inst92 (
	.clk(\Order_Register|inst14~combout ),
	.d(\Order_Register|inst92~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Order_Register|inst256~7_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst92~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst92 .is_wysiwyg = "true";
defparam \Order_Register|inst92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneiv_lcell_comb \Order_Register|inst88~feeder (
// Equation(s):
// \Order_Register|inst88~feeder_combout  = \Order_Register|inst92~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst92~q ),
	.cin(gnd),
	.combout(\Order_Register|inst88~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst88~feeder .lut_mask = 16'hFF00;
defparam \Order_Register|inst88~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \Order_Register|inst88 (
	.clk(\Order_Register|inst12~combout ),
	.d(\Order_Register|inst88~feeder_combout ),
	.asdata(vcc),
	.clrn(!\take_order~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst88~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst88 .is_wysiwyg = "true";
defparam \Order_Register|inst88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneiv_lcell_comb \Order_Register|inst12 (
// Equation(s):
// \Order_Register|inst12~combout  = LCELL((!\Order_Register|inst88~q  & (!\Order_Register|inst89~q  & (\CLK1~input_o  & !\Order_Register|inst87~q ))))

	.dataa(\Order_Register|inst88~q ),
	.datab(\Order_Register|inst89~q ),
	.datac(\CLK1~input_o ),
	.datad(\Order_Register|inst87~q ),
	.cin(gnd),
	.combout(\Order_Register|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst12 .lut_mask = 16'h0010;
defparam \Order_Register|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \Order_Register|inst89 (
	.clk(\Order_Register|inst12~combout ),
	.d(gnd),
	.asdata(\Order_Register|inst93~q ),
	.clrn(!\take_order~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Order_Register|inst89~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Order_Register|inst89 .is_wysiwyg = "true";
defparam \Order_Register|inst89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N16
cycloneiv_lcell_comb \id2SegDecoder|inst26 (
// Equation(s):
// \id2SegDecoder|inst26~combout  = (\Order_Register|inst87~q  & ((!\Order_Register|inst88~q ))) # (!\Order_Register|inst87~q  & (\Order_Register|inst89~q  & \Order_Register|inst88~q ))

	.dataa(\Order_Register|inst89~q ),
	.datab(gnd),
	.datac(\Order_Register|inst87~q ),
	.datad(\Order_Register|inst88~q ),
	.cin(gnd),
	.combout(\id2SegDecoder|inst26~combout ),
	.cout());
// synopsys translate_off
defparam \id2SegDecoder|inst26 .lut_mask = 16'h0AF0;
defparam \id2SegDecoder|inst26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N14
cycloneiv_lcell_comb \id2SegDecoder|inst29 (
// Equation(s):
// \id2SegDecoder|inst29~combout  = (\Order_Register|inst87~q  & ((\Order_Register|inst88~q ))) # (!\Order_Register|inst87~q  & ((!\Order_Register|inst88~q ) # (!\Order_Register|inst89~q )))

	.dataa(\Order_Register|inst89~q ),
	.datab(gnd),
	.datac(\Order_Register|inst87~q ),
	.datad(\Order_Register|inst88~q ),
	.cin(gnd),
	.combout(\id2SegDecoder|inst29~combout ),
	.cout());
// synopsys translate_off
defparam \id2SegDecoder|inst29 .lut_mask = 16'hF50F;
defparam \id2SegDecoder|inst29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneiv_lcell_comb inst15(
// Equation(s):
// \inst15~combout  = LCELL((\Order_Register|inst87~q  & (!\Order_Register|inst89~q  & \Order_Register|inst88~q )))

	.dataa(gnd),
	.datab(\Order_Register|inst87~q ),
	.datac(\Order_Register|inst89~q ),
	.datad(\Order_Register|inst88~q ),
	.cin(gnd),
	.combout(\inst15~combout ),
	.cout());
// synopsys translate_off
defparam inst15.lut_mask = 16'h0C00;
defparam inst15.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N12
cycloneiv_lcell_comb \id2SegDecoder|inst31 (
// Equation(s):
// \id2SegDecoder|inst31~combout  = (\Order_Register|inst87~q  & ((\Order_Register|inst89~q ) # (!\Order_Register|inst88~q ))) # (!\Order_Register|inst87~q  & ((\Order_Register|inst88~q )))

	.dataa(\Order_Register|inst89~q ),
	.datab(gnd),
	.datac(\Order_Register|inst87~q ),
	.datad(\Order_Register|inst88~q ),
	.cin(gnd),
	.combout(\id2SegDecoder|inst31~combout ),
	.cout());
// synopsys translate_off
defparam \id2SegDecoder|inst31 .lut_mask = 16'hAFF0;
defparam \id2SegDecoder|inst31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N2
cycloneiv_lcell_comb \id2SegDecoder|inst9 (
// Equation(s):
// \id2SegDecoder|inst9~combout  = (\Order_Register|inst87~q  & \Order_Register|inst89~q )

	.dataa(\Order_Register|inst87~q ),
	.datab(gnd),
	.datac(\Order_Register|inst89~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id2SegDecoder|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \id2SegDecoder|inst9 .lut_mask = 16'hA0A0;
defparam \id2SegDecoder|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneiv_lcell_comb inst16(
// Equation(s):
// \inst16~combout  = LCELL((\Order_Register|inst87~q  & (\Order_Register|inst89~q  & !\Order_Register|inst88~q )))

	.dataa(gnd),
	.datab(\Order_Register|inst87~q ),
	.datac(\Order_Register|inst89~q ),
	.datad(\Order_Register|inst88~q ),
	.cin(gnd),
	.combout(\inst16~combout ),
	.cout());
// synopsys translate_off
defparam inst16.lut_mask = 16'h00C0;
defparam inst16.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N4
cycloneiv_lcell_comb \id2SegDecoder|inst17~0 (
// Equation(s):
// \id2SegDecoder|inst17~0_combout  = (\Order_Register|inst87~q  & (\Order_Register|inst89~q )) # (!\Order_Register|inst87~q  & ((!\Order_Register|inst88~q )))

	.dataa(\Order_Register|inst89~q ),
	.datab(gnd),
	.datac(\Order_Register|inst87~q ),
	.datad(\Order_Register|inst88~q ),
	.cin(gnd),
	.combout(\id2SegDecoder|inst17~0_combout ),
	.cout());
// synopsys translate_off
defparam \id2SegDecoder|inst17~0 .lut_mask = 16'hA0AF;
defparam \id2SegDecoder|inst17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N28
cycloneiv_lcell_comb \id2SegDecoder|inst18 (
// Equation(s):
// \id2SegDecoder|inst18~combout  = (\Order_Register|inst87~q  $ (!\Order_Register|inst88~q )) # (!\Order_Register|inst89~q )

	.dataa(\Order_Register|inst87~q ),
	.datab(\Order_Register|inst88~q ),
	.datac(gnd),
	.datad(\Order_Register|inst89~q ),
	.cin(gnd),
	.combout(\id2SegDecoder|inst18~combout ),
	.cout());
// synopsys translate_off
defparam \id2SegDecoder|inst18 .lut_mask = 16'h99FF;
defparam \id2SegDecoder|inst18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N22
cycloneiv_lcell_comb \Order_Register|inst12~0 (
// Equation(s):
// \Order_Register|inst12~0_combout  = (!\Order_Register|inst87~q  & !\Order_Register|inst88~q )

	.dataa(\Order_Register|inst87~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst88~q ),
	.cin(gnd),
	.combout(\Order_Register|inst12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Order_Register|inst12~0 .lut_mask = 16'h0055;
defparam \Order_Register|inst12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N0
cycloneiv_lcell_comb \id2SegDecoder|inst22 (
// Equation(s):
// \id2SegDecoder|inst22~combout  = (\Order_Register|inst89~q  & ((\Order_Register|inst88~q ))) # (!\Order_Register|inst89~q  & ((!\Order_Register|inst88~q ) # (!\Order_Register|inst87~q )))

	.dataa(\Order_Register|inst89~q ),
	.datab(gnd),
	.datac(\Order_Register|inst87~q ),
	.datad(\Order_Register|inst88~q ),
	.cin(gnd),
	.combout(\id2SegDecoder|inst22~combout ),
	.cout());
// synopsys translate_off
defparam \id2SegDecoder|inst22 .lut_mask = 16'hAF55;
defparam \id2SegDecoder|inst22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N10
cycloneiv_lcell_comb \id2SegDecoder|inst24 (
// Equation(s):
// \id2SegDecoder|inst24~combout  = ((\Order_Register|inst87~q  & \Order_Register|inst88~q )) # (!\Order_Register|inst89~q )

	.dataa(\Order_Register|inst89~q ),
	.datab(gnd),
	.datac(\Order_Register|inst87~q ),
	.datad(\Order_Register|inst88~q ),
	.cin(gnd),
	.combout(\id2SegDecoder|inst24~combout ),
	.cout());
// synopsys translate_off
defparam \id2SegDecoder|inst24 .lut_mask = 16'hF555;
defparam \id2SegDecoder|inst24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneiv_lcell_comb \table2SegDecoder|inst5 (
// Equation(s):
// \table2SegDecoder|inst5~combout  = ((!\Order_Register|inst104~q  & !\Order_Register|inst105~q )) # (!\Order_Register|inst103~q )

	.dataa(gnd),
	.datab(\Order_Register|inst104~q ),
	.datac(\Order_Register|inst105~q ),
	.datad(\Order_Register|inst103~q ),
	.cin(gnd),
	.combout(\table2SegDecoder|inst5~combout ),
	.cout());
// synopsys translate_off
defparam \table2SegDecoder|inst5 .lut_mask = 16'h03FF;
defparam \table2SegDecoder|inst5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneiv_lcell_comb \table2SegDecoder|inst8 (
// Equation(s):
// \table2SegDecoder|inst8~combout  = (\Order_Register|inst106~q  & ((\Order_Register|inst104~q ) # (\Order_Register|inst105~q  $ (\Order_Register|inst103~q )))) # (!\Order_Register|inst106~q  & ((\Order_Register|inst105~q  $ (\Order_Register|inst103~q )) # 
// (!\Order_Register|inst104~q )))

	.dataa(\Order_Register|inst106~q ),
	.datab(\Order_Register|inst104~q ),
	.datac(\Order_Register|inst105~q ),
	.datad(\Order_Register|inst103~q ),
	.cin(gnd),
	.combout(\table2SegDecoder|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \table2SegDecoder|inst8 .lut_mask = 16'h9FF9;
defparam \table2SegDecoder|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneiv_lcell_comb \table2SegDecoder|inst39~0 (
// Equation(s):
// \table2SegDecoder|inst39~0_combout  = ((\Order_Register|inst106~q  & (\Order_Register|inst105~q  $ (\Order_Register|inst103~q ))) # (!\Order_Register|inst106~q  & ((\Order_Register|inst103~q ) # (!\Order_Register|inst105~q )))) # 
// (!\Order_Register|inst104~q )

	.dataa(\Order_Register|inst106~q ),
	.datab(\Order_Register|inst104~q ),
	.datac(\Order_Register|inst105~q ),
	.datad(\Order_Register|inst103~q ),
	.cin(gnd),
	.combout(\table2SegDecoder|inst39~0_combout ),
	.cout());
// synopsys translate_off
defparam \table2SegDecoder|inst39~0 .lut_mask = 16'h7FB7;
defparam \table2SegDecoder|inst39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneiv_lcell_comb \table2SegDecoder|inst13~0 (
// Equation(s):
// \table2SegDecoder|inst13~0_combout  = (\Order_Register|inst106~q ) # ((\Order_Register|inst104~q  & ((\Order_Register|inst105~q ) # (!\Order_Register|inst103~q ))) # (!\Order_Register|inst104~q  & ((\Order_Register|inst103~q ))))

	.dataa(\Order_Register|inst106~q ),
	.datab(\Order_Register|inst104~q ),
	.datac(\Order_Register|inst105~q ),
	.datad(\Order_Register|inst103~q ),
	.cin(gnd),
	.combout(\table2SegDecoder|inst13~0_combout ),
	.cout());
// synopsys translate_off
defparam \table2SegDecoder|inst13~0 .lut_mask = 16'hFBEE;
defparam \table2SegDecoder|inst13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneiv_lcell_comb \table2SegDecoder|inst18~0 (
// Equation(s):
// \table2SegDecoder|inst18~0_combout  = (\Order_Register|inst106~q  & (\Order_Register|inst104~q  $ (((\Order_Register|inst105~q  & !\Order_Register|inst103~q ))))) # (!\Order_Register|inst106~q  & ((\Order_Register|inst105~q  $ (\Order_Register|inst103~q 
// )) # (!\Order_Register|inst104~q )))

	.dataa(\Order_Register|inst106~q ),
	.datab(\Order_Register|inst104~q ),
	.datac(\Order_Register|inst105~q ),
	.datad(\Order_Register|inst103~q ),
	.cin(gnd),
	.combout(\table2SegDecoder|inst18~0_combout ),
	.cout());
// synopsys translate_off
defparam \table2SegDecoder|inst18~0 .lut_mask = 16'h9D79;
defparam \table2SegDecoder|inst18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneiv_lcell_comb \table2SegDecoder|inst27~0 (
// Equation(s):
// \table2SegDecoder|inst27~0_combout  = (!\Order_Register|inst106~q  & ((\Order_Register|inst105~q  $ (\Order_Register|inst103~q )) # (!\Order_Register|inst104~q )))

	.dataa(\Order_Register|inst106~q ),
	.datab(\Order_Register|inst104~q ),
	.datac(\Order_Register|inst105~q ),
	.datad(\Order_Register|inst103~q ),
	.cin(gnd),
	.combout(\table2SegDecoder|inst27~0_combout ),
	.cout());
// synopsys translate_off
defparam \table2SegDecoder|inst27~0 .lut_mask = 16'h1551;
defparam \table2SegDecoder|inst27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneiv_lcell_comb \table2SegDecoder|inst30 (
// Equation(s):
// \table2SegDecoder|inst30~combout  = (\Order_Register|inst104~q  & (((\Order_Register|inst105~q ) # (!\Order_Register|inst103~q )))) # (!\Order_Register|inst104~q  & (\Order_Register|inst103~q  & ((!\Order_Register|inst105~q ) # (!\Order_Register|inst106~q 
// ))))

	.dataa(\Order_Register|inst106~q ),
	.datab(\Order_Register|inst104~q ),
	.datac(\Order_Register|inst105~q ),
	.datad(\Order_Register|inst103~q ),
	.cin(gnd),
	.combout(\table2SegDecoder|inst30~combout ),
	.cout());
// synopsys translate_off
defparam \table2SegDecoder|inst30 .lut_mask = 16'hD3CC;
defparam \table2SegDecoder|inst30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneiv_lcell_comb \table2SegDecoder|inst32~0 (
// Equation(s):
// \table2SegDecoder|inst32~0_combout  = (\Order_Register|inst104~q  & (((\Order_Register|inst103~q ) # (!\Order_Register|inst105~q )) # (!\Order_Register|inst106~q ))) # (!\Order_Register|inst104~q  & ((\Order_Register|inst105~q  $ 
// (\Order_Register|inst103~q ))))

	.dataa(\Order_Register|inst106~q ),
	.datab(\Order_Register|inst104~q ),
	.datac(\Order_Register|inst105~q ),
	.datad(\Order_Register|inst103~q ),
	.cin(gnd),
	.combout(\table2SegDecoder|inst32~0_combout ),
	.cout());
// synopsys translate_off
defparam \table2SegDecoder|inst32~0 .lut_mask = 16'hCF7C;
defparam \table2SegDecoder|inst32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N1
cycloneiv_io_ibuf \DoorPlusBTN~input (
	.i(DoorPlusBTN),
	.ibar(gnd),
	.o(\DoorPlusBTN~input_o ));
// synopsys translate_off
defparam \DoorPlusBTN~input .bus_hold = "false";
defparam \DoorPlusBTN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y41_N1
cycloneiv_io_ibuf \DoorMinusBTN~input (
	.i(DoorMinusBTN),
	.ibar(gnd),
	.o(\DoorMinusBTN~input_o ));
// synopsys translate_off
defparam \DoorMinusBTN~input .bus_hold = "false";
defparam \DoorMinusBTN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N20
cycloneiv_lcell_comb \Remain_Table|inst26 (
// Equation(s):
// \Remain_Table|inst26~combout  = LCELL((!\DoorPlusBTN~input_o  & !\DoorMinusBTN~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\DoorPlusBTN~input_o ),
	.datad(\DoorMinusBTN~input_o ),
	.cin(gnd),
	.combout(\Remain_Table|inst26~combout ),
	.cout());
// synopsys translate_off
defparam \Remain_Table|inst26 .lut_mask = 16'h000F;
defparam \Remain_Table|inst26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneiv_clkctrl \Remain_Table|inst26~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Remain_Table|inst26~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Remain_Table|inst26~clkctrl_outclk ));
// synopsys translate_off
defparam \Remain_Table|inst26~clkctrl .clock_type = "global clock";
defparam \Remain_Table|inst26~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N24
cycloneiv_lcell_comb \Remain_Table|toggle0bit~0 (
// Equation(s):
// \Remain_Table|toggle0bit~0_combout  = !\Remain_Table|toggle0bit~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Remain_Table|toggle0bit~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Remain_Table|toggle0bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \Remain_Table|toggle0bit~0 .lut_mask = 16'h0F0F;
defparam \Remain_Table|toggle0bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y41_N8
cycloneiv_io_ibuf \DoorResetBTN~input (
	.i(DoorResetBTN),
	.ibar(gnd),
	.o(\DoorResetBTN~input_o ));
// synopsys translate_off
defparam \DoorResetBTN~input .bus_hold = "false";
defparam \DoorResetBTN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y40_N25
dffeas \Remain_Table|toggle0bit (
	.clk(\Remain_Table|inst26~clkctrl_outclk ),
	.d(\Remain_Table|toggle0bit~0_combout ),
	.asdata(vcc),
	.clrn(!\DoorResetBTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Remain_Table|toggle0bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Remain_Table|toggle0bit .is_wysiwyg = "true";
defparam \Remain_Table|toggle0bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N30
cycloneiv_lcell_comb \Remain_Table|toggle1bit~0 (
// Equation(s):
// \Remain_Table|toggle1bit~0_combout  = \Remain_Table|toggle1bit~q  $ (\Remain_Table|toggle0bit~q  $ (((!\DoorMinusBTN~input_o  & \DoorPlusBTN~input_o ))))

	.dataa(\DoorMinusBTN~input_o ),
	.datab(\DoorPlusBTN~input_o ),
	.datac(\Remain_Table|toggle1bit~q ),
	.datad(\Remain_Table|toggle0bit~q ),
	.cin(gnd),
	.combout(\Remain_Table|toggle1bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \Remain_Table|toggle1bit~0 .lut_mask = 16'h4BB4;
defparam \Remain_Table|toggle1bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N26
cycloneiv_lcell_comb \Remain_Table|toggle1bit~feeder (
// Equation(s):
// \Remain_Table|toggle1bit~feeder_combout  = \Remain_Table|toggle1bit~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Remain_Table|toggle1bit~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Remain_Table|toggle1bit~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Remain_Table|toggle1bit~feeder .lut_mask = 16'hF0F0;
defparam \Remain_Table|toggle1bit~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y40_N27
dffeas \Remain_Table|toggle1bit (
	.clk(\Remain_Table|inst26~clkctrl_outclk ),
	.d(\Remain_Table|toggle1bit~feeder_combout ),
	.asdata(vcc),
	.clrn(!\DoorResetBTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Remain_Table|toggle1bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Remain_Table|toggle1bit .is_wysiwyg = "true";
defparam \Remain_Table|toggle1bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N10
cycloneiv_lcell_comb \Remain_Table|inst12~0 (
// Equation(s):
// \Remain_Table|inst12~0_combout  = (\DoorPlusBTN~input_o  & (!\DoorMinusBTN~input_o  & (!\Remain_Table|toggle1bit~q  & !\Remain_Table|toggle0bit~q )))

	.dataa(\DoorPlusBTN~input_o ),
	.datab(\DoorMinusBTN~input_o ),
	.datac(\Remain_Table|toggle1bit~q ),
	.datad(\Remain_Table|toggle0bit~q ),
	.cin(gnd),
	.combout(\Remain_Table|inst12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Remain_Table|inst12~0 .lut_mask = 16'h0002;
defparam \Remain_Table|inst12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N18
cycloneiv_lcell_comb \Remain_Table|inst12~1 (
// Equation(s):
// \Remain_Table|inst12~1_combout  = (\Remain_Table|toggle1bit~q  & (\Remain_Table|toggle0bit~q  & ((\DoorMinusBTN~input_o ) # (!\DoorPlusBTN~input_o ))))

	.dataa(\DoorMinusBTN~input_o ),
	.datab(\DoorPlusBTN~input_o ),
	.datac(\Remain_Table|toggle1bit~q ),
	.datad(\Remain_Table|toggle0bit~q ),
	.cin(gnd),
	.combout(\Remain_Table|inst12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Remain_Table|inst12~1 .lut_mask = 16'hB000;
defparam \Remain_Table|inst12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N28
cycloneiv_lcell_comb \Remain_Table|toggle2bit~0 (
// Equation(s):
// \Remain_Table|toggle2bit~0_combout  = \Remain_Table|toggle2bit~q  $ (((\Remain_Table|inst12~0_combout ) # (\Remain_Table|inst12~1_combout )))

	.dataa(\Remain_Table|inst12~0_combout ),
	.datab(gnd),
	.datac(\Remain_Table|toggle2bit~q ),
	.datad(\Remain_Table|inst12~1_combout ),
	.cin(gnd),
	.combout(\Remain_Table|toggle2bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \Remain_Table|toggle2bit~0 .lut_mask = 16'h0F5A;
defparam \Remain_Table|toggle2bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y40_N29
dffeas \Remain_Table|toggle2bit (
	.clk(\Remain_Table|inst26~clkctrl_outclk ),
	.d(\Remain_Table|toggle2bit~0_combout ),
	.asdata(vcc),
	.clrn(!\DoorResetBTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Remain_Table|toggle2bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Remain_Table|toggle2bit .is_wysiwyg = "true";
defparam \Remain_Table|toggle2bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N22
cycloneiv_lcell_comb \Remain_Table|toggle3bit~0 (
// Equation(s):
// \Remain_Table|toggle3bit~0_combout  = \Remain_Table|toggle3bit~q  $ (((\Remain_Table|toggle2bit~q  & ((\Remain_Table|inst12~1_combout ))) # (!\Remain_Table|toggle2bit~q  & (\Remain_Table|inst12~0_combout ))))

	.dataa(\Remain_Table|inst12~0_combout ),
	.datab(\Remain_Table|toggle2bit~q ),
	.datac(\Remain_Table|toggle3bit~q ),
	.datad(\Remain_Table|inst12~1_combout ),
	.cin(gnd),
	.combout(\Remain_Table|toggle3bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \Remain_Table|toggle3bit~0 .lut_mask = 16'h1ED2;
defparam \Remain_Table|toggle3bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y40_N23
dffeas \Remain_Table|toggle3bit (
	.clk(\Remain_Table|inst26~clkctrl_outclk ),
	.d(\Remain_Table|toggle3bit~0_combout ),
	.asdata(vcc),
	.clrn(!\DoorResetBTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Remain_Table|toggle3bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Remain_Table|toggle3bit .is_wysiwyg = "true";
defparam \Remain_Table|toggle3bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneiv_lcell_comb inst17(
// Equation(s):
// \inst17~combout  = LCELL((\Order_Register|inst89~q  & (!\Order_Register|inst87~q  & !\Order_Register|inst88~q )))

	.dataa(\Order_Register|inst89~q ),
	.datab(gnd),
	.datac(\Order_Register|inst87~q ),
	.datad(\Order_Register|inst88~q ),
	.cin(gnd),
	.combout(\inst17~combout ),
	.cout());
// synopsys translate_off
defparam inst17.lut_mask = 16'h000A;
defparam inst17.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneiv_clkctrl \inst17~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst17~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst17~clkctrl_outclk ));
// synopsys translate_off
defparam \inst17~clkctrl .clock_type = "global clock";
defparam \inst17~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X32_Y17_N3
dffeas \DFF_SET|inst59 (
	.clk(\inst17~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst71~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst59~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst59 .is_wysiwyg = "true";
defparam \DFF_SET|inst59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneiv_lcell_comb inst13(
// Equation(s):
// \inst13~combout  = LCELL((!\Order_Register|inst88~q  & (\Order_Register|inst87~q  & !\Order_Register|inst89~q )))

	.dataa(\Order_Register|inst88~q ),
	.datab(gnd),
	.datac(\Order_Register|inst87~q ),
	.datad(\Order_Register|inst89~q ),
	.cin(gnd),
	.combout(\inst13~combout ),
	.cout());
// synopsys translate_off
defparam inst13.lut_mask = 16'h0050;
defparam inst13.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneiv_clkctrl \inst13~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst13~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst13~clkctrl_outclk ));
// synopsys translate_off
defparam \inst13~clkctrl .clock_type = "global clock";
defparam \inst13~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneiv_lcell_comb \DFF_SET|inst60~feeder (
// Equation(s):
// \DFF_SET|inst60~feeder_combout  = \Order_Register|inst71~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Order_Register|inst71~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DFF_SET|inst60~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DFF_SET|inst60~feeder .lut_mask = 16'hF0F0;
defparam \DFF_SET|inst60~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N27
dffeas \DFF_SET|inst60 (
	.clk(\inst13~clkctrl_outclk ),
	.d(\DFF_SET|inst60~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst60~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst60 .is_wysiwyg = "true";
defparam \DFF_SET|inst60 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneiv_clkctrl \inst16~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst16~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst16~clkctrl_outclk ));
// synopsys translate_off
defparam \inst16~clkctrl .clock_type = "global clock";
defparam \inst16~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \DFF_SET|inst58 (
	.clk(\inst16~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst71~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst58~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst58 .is_wysiwyg = "true";
defparam \DFF_SET|inst58 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneiv_clkctrl \inst15~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst15~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst15~clkctrl_outclk ));
// synopsys translate_off
defparam \inst15~clkctrl .clock_type = "global clock";
defparam \inst15~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneiv_lcell_comb \DFF_SET|inst65~feeder (
// Equation(s):
// \DFF_SET|inst65~feeder_combout  = \Order_Register|inst71~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst71~q ),
	.cin(gnd),
	.combout(\DFF_SET|inst65~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DFF_SET|inst65~feeder .lut_mask = 16'hFF00;
defparam \DFF_SET|inst65~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \DFF_SET|inst65 (
	.clk(\inst15~clkctrl_outclk ),
	.d(\DFF_SET|inst65~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst65~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst65 .is_wysiwyg = "true";
defparam \DFF_SET|inst65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneiv_lcell_comb inst14(
// Equation(s):
// \inst14~combout  = LCELL((!\Order_Register|inst89~q  & (\Order_Register|inst88~q  & !\Order_Register|inst87~q )))

	.dataa(\Order_Register|inst89~q ),
	.datab(\Order_Register|inst88~q ),
	.datac(gnd),
	.datad(\Order_Register|inst87~q ),
	.cin(gnd),
	.combout(\inst14~combout ),
	.cout());
// synopsys translate_off
defparam inst14.lut_mask = 16'h0044;
defparam inst14.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneiv_clkctrl \inst14~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst14~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst14~clkctrl_outclk ));
// synopsys translate_off
defparam \inst14~clkctrl .clock_type = "global clock";
defparam \inst14~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneiv_lcell_comb \DFF_SET|inst61~feeder (
// Equation(s):
// \DFF_SET|inst61~feeder_combout  = \Order_Register|inst71~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst71~q ),
	.cin(gnd),
	.combout(\DFF_SET|inst61~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DFF_SET|inst61~feeder .lut_mask = 16'hFF00;
defparam \DFF_SET|inst61~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \DFF_SET|inst61 (
	.clk(\inst14~clkctrl_outclk ),
	.d(\DFF_SET|inst61~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst61~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst61 .is_wysiwyg = "true";
defparam \DFF_SET|inst61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneiv_lcell_comb \Re_Adder|inst5|27~0 (
// Equation(s):
// \Re_Adder|inst5|27~0_combout  = \DFF_SET|inst60~q  $ (\DFF_SET|inst58~q  $ (\DFF_SET|inst65~q  $ (\DFF_SET|inst61~q )))

	.dataa(\DFF_SET|inst60~q ),
	.datab(\DFF_SET|inst58~q ),
	.datac(\DFF_SET|inst65~q ),
	.datad(\DFF_SET|inst61~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst5|27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst5|27~0 .lut_mask = 16'h6996;
defparam \Re_Adder|inst5|27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneiv_lcell_comb inst19(
// Equation(s):
// \inst19~combout  = LCELL((\Order_Register|inst89~q  & (\Order_Register|inst88~q  & \Order_Register|inst87~q )))

	.dataa(\Order_Register|inst89~q ),
	.datab(\Order_Register|inst88~q ),
	.datac(gnd),
	.datad(\Order_Register|inst87~q ),
	.cin(gnd),
	.combout(\inst19~combout ),
	.cout());
// synopsys translate_off
defparam inst19.lut_mask = 16'h8800;
defparam inst19.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas \DFF_SET|inst72 (
	.clk(\inst19~combout ),
	.d(gnd),
	.asdata(\Order_Register|inst71~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst72~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst72 .is_wysiwyg = "true";
defparam \DFF_SET|inst72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneiv_lcell_comb inst18(
// Equation(s):
// \inst18~combout  = LCELL((\Order_Register|inst88~q  & (!\Order_Register|inst87~q  & \Order_Register|inst89~q )))

	.dataa(\Order_Register|inst88~q ),
	.datab(gnd),
	.datac(\Order_Register|inst87~q ),
	.datad(\Order_Register|inst89~q ),
	.cin(gnd),
	.combout(\inst18~combout ),
	.cout());
// synopsys translate_off
defparam inst18.lut_mask = 16'h0A00;
defparam inst18.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneiv_clkctrl \inst18~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst18~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst18~clkctrl_outclk ));
// synopsys translate_off
defparam \inst18~clkctrl .clock_type = "global clock";
defparam \inst18~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X32_Y17_N17
dffeas \DFF_SET|inst51 (
	.clk(\inst18~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst71~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst51~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst51 .is_wysiwyg = "true";
defparam \DFF_SET|inst51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneiv_lcell_comb \Re_Adder|inst12|27~0 (
// Equation(s):
// \Re_Adder|inst12|27~0_combout  = \DFF_SET|inst59~q  $ (\Re_Adder|inst5|27~0_combout  $ (\DFF_SET|inst72~q  $ (\DFF_SET|inst51~q )))

	.dataa(\DFF_SET|inst59~q ),
	.datab(\Re_Adder|inst5|27~0_combout ),
	.datac(\DFF_SET|inst72~q ),
	.datad(\DFF_SET|inst51~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst12|27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst12|27~0 .lut_mask = 16'h6996;
defparam \Re_Adder|inst12|27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N29
dffeas \DFF_SET|inst68 (
	.clk(\inst19~combout ),
	.d(gnd),
	.asdata(\Order_Register|inst72~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst68~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst68 .is_wysiwyg = "true";
defparam \DFF_SET|inst68 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N11
dffeas \DFF_SET|inst67 (
	.clk(\inst18~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst72~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst67~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst67 .is_wysiwyg = "true";
defparam \DFF_SET|inst67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneiv_lcell_comb \Re_Adder|inst9|43~0 (
// Equation(s):
// \Re_Adder|inst9|43~0_combout  = \DFF_SET|inst67~q  $ (((\DFF_SET|inst51~q  & (\DFF_SET|inst59~q  $ (!\Re_Adder|inst5|27~0_combout )))))

	.dataa(\DFF_SET|inst59~q ),
	.datab(\Re_Adder|inst5|27~0_combout ),
	.datac(\DFF_SET|inst67~q ),
	.datad(\DFF_SET|inst51~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst9|43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst9|43~0 .lut_mask = 16'h69F0;
defparam \Re_Adder|inst9|43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N7
dffeas \DFF_SET|inst50 (
	.clk(\inst13~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst72~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst50~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst50 .is_wysiwyg = "true";
defparam \DFF_SET|inst50 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N21
dffeas \DFF_SET|inst73 (
	.clk(\inst15~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst72~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst73~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst73 .is_wysiwyg = "true";
defparam \DFF_SET|inst73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneiv_lcell_comb \Re_Adder|inst|43~0 (
// Equation(s):
// \Re_Adder|inst|43~0_combout  = \DFF_SET|inst50~q  $ (\DFF_SET|inst73~q  $ (((\DFF_SET|inst60~q ) # (\DFF_SET|inst61~q ))))

	.dataa(\DFF_SET|inst50~q ),
	.datab(\DFF_SET|inst73~q ),
	.datac(\DFF_SET|inst60~q ),
	.datad(\DFF_SET|inst61~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst|43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst|43~0 .lut_mask = 16'h9996;
defparam \Re_Adder|inst|43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \DFF_SET|inst71 (
	.clk(\inst16~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst72~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst71~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst71 .is_wysiwyg = "true";
defparam \DFF_SET|inst71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneiv_lcell_comb \Re_Adder|inst3|43~0 (
// Equation(s):
// \Re_Adder|inst3|43~0_combout  = \DFF_SET|inst71~q  $ (((\DFF_SET|inst65~q  & (\DFF_SET|inst61~q  $ (!\DFF_SET|inst60~q )))))

	.dataa(\DFF_SET|inst61~q ),
	.datab(\DFF_SET|inst65~q ),
	.datac(\DFF_SET|inst60~q ),
	.datad(\DFF_SET|inst71~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst3|43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst3|43~0 .lut_mask = 16'h7B84;
defparam \Re_Adder|inst3|43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N25
dffeas \DFF_SET|inst80 (
	.clk(\inst17~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst72~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst80~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst80 .is_wysiwyg = "true";
defparam \DFF_SET|inst80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneiv_lcell_comb \Re_Adder|inst5|23~0 (
// Equation(s):
// \Re_Adder|inst5|23~0_combout  = (\DFF_SET|inst58~q  & (\DFF_SET|inst60~q  $ (\DFF_SET|inst65~q  $ (!\DFF_SET|inst61~q ))))

	.dataa(\DFF_SET|inst60~q ),
	.datab(\DFF_SET|inst58~q ),
	.datac(\DFF_SET|inst65~q ),
	.datad(\DFF_SET|inst61~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst5|23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst5|23~0 .lut_mask = 16'h4884;
defparam \Re_Adder|inst5|23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneiv_lcell_comb \Re_Adder|inst5|43~0 (
// Equation(s):
// \Re_Adder|inst5|43~0_combout  = \Re_Adder|inst|43~0_combout  $ (\Re_Adder|inst3|43~0_combout  $ (\DFF_SET|inst80~q  $ (\Re_Adder|inst5|23~0_combout )))

	.dataa(\Re_Adder|inst|43~0_combout ),
	.datab(\Re_Adder|inst3|43~0_combout ),
	.datac(\DFF_SET|inst80~q ),
	.datad(\Re_Adder|inst5|23~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst5|43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst5|43~0 .lut_mask = 16'h6996;
defparam \Re_Adder|inst5|43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneiv_lcell_comb \Re_Adder|inst9|43~1 (
// Equation(s):
// \Re_Adder|inst9|43~1_combout  = \Re_Adder|inst9|43~0_combout  $ (\Re_Adder|inst5|43~0_combout  $ (((\DFF_SET|inst59~q  & !\Re_Adder|inst5|27~0_combout ))))

	.dataa(\DFF_SET|inst59~q ),
	.datab(\Re_Adder|inst5|27~0_combout ),
	.datac(\Re_Adder|inst9|43~0_combout ),
	.datad(\Re_Adder|inst5|43~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst9|43~1_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst9|43~1 .lut_mask = 16'h2DD2;
defparam \Re_Adder|inst9|43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneiv_lcell_comb \Re_Adder|inst3|27~0 (
// Equation(s):
// \Re_Adder|inst3|27~0_combout  = \DFF_SET|inst61~q  $ (\DFF_SET|inst60~q  $ (\DFF_SET|inst65~q ))

	.dataa(\DFF_SET|inst61~q ),
	.datab(gnd),
	.datac(\DFF_SET|inst60~q ),
	.datad(\DFF_SET|inst65~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst3|27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst3|27~0 .lut_mask = 16'hA55A;
defparam \Re_Adder|inst3|27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneiv_lcell_comb \Re_Adder|inst9|27~0 (
// Equation(s):
// \Re_Adder|inst9|27~0_combout  = \DFF_SET|inst58~q  $ (\Re_Adder|inst3|27~0_combout  $ (\DFF_SET|inst59~q  $ (\DFF_SET|inst51~q )))

	.dataa(\DFF_SET|inst58~q ),
	.datab(\Re_Adder|inst3|27~0_combout ),
	.datac(\DFF_SET|inst59~q ),
	.datad(\DFF_SET|inst51~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst9|27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst9|27~0 .lut_mask = 16'h6996;
defparam \Re_Adder|inst9|27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneiv_lcell_comb \Re_Adder|inst12|43 (
// Equation(s):
// \Re_Adder|inst12|43~combout  = \DFF_SET|inst68~q  $ (\Re_Adder|inst9|43~1_combout  $ (((\DFF_SET|inst72~q  & !\Re_Adder|inst9|27~0_combout ))))

	.dataa(\DFF_SET|inst72~q ),
	.datab(\DFF_SET|inst68~q ),
	.datac(\Re_Adder|inst9|43~1_combout ),
	.datad(\Re_Adder|inst9|27~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst12|43~combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst12|43 .lut_mask = 16'h3C96;
defparam \Re_Adder|inst12|43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N7
dffeas \DFF_SET|inst52 (
	.clk(\inst18~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst73~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst52~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst52 .is_wysiwyg = "true";
defparam \DFF_SET|inst52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneiv_lcell_comb \DFF_SET|inst64~feeder (
// Equation(s):
// \DFF_SET|inst64~feeder_combout  = \Order_Register|inst73~q 

	.dataa(\Order_Register|inst73~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DFF_SET|inst64~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DFF_SET|inst64~feeder .lut_mask = 16'hAAAA;
defparam \DFF_SET|inst64~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N21
dffeas \DFF_SET|inst64 (
	.clk(\inst15~clkctrl_outclk ),
	.d(\DFF_SET|inst64~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst64~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst64 .is_wysiwyg = "true";
defparam \DFF_SET|inst64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneiv_lcell_comb \Re_Adder|inst3|27~1 (
// Equation(s):
// \Re_Adder|inst3|27~1_combout  = \DFF_SET|inst60~q  $ (\DFF_SET|inst61~q )

	.dataa(\DFF_SET|inst60~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DFF_SET|inst61~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst3|27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst3|27~1 .lut_mask = 16'h55AA;
defparam \Re_Adder|inst3|27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneiv_lcell_comb \Re_Adder|inst3|51~0 (
// Equation(s):
// \Re_Adder|inst3|51~0_combout  = (\DFF_SET|inst71~q  & (!\Re_Adder|inst|43~0_combout  & ((\Re_Adder|inst3|27~1_combout ) # (!\DFF_SET|inst65~q )))) # (!\DFF_SET|inst71~q  & (((\Re_Adder|inst3|27~1_combout ) # (!\Re_Adder|inst|43~0_combout )) # 
// (!\DFF_SET|inst65~q )))

	.dataa(\DFF_SET|inst65~q ),
	.datab(\Re_Adder|inst3|27~1_combout ),
	.datac(\DFF_SET|inst71~q ),
	.datad(\Re_Adder|inst|43~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst3|51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst3|51~0 .lut_mask = 16'h0DDF;
defparam \Re_Adder|inst3|51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneiv_lcell_comb \DFF_SET|inst81~feeder (
// Equation(s):
// \DFF_SET|inst81~feeder_combout  = \Order_Register|inst73~q 

	.dataa(\Order_Register|inst73~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DFF_SET|inst81~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DFF_SET|inst81~feeder .lut_mask = 16'hAAAA;
defparam \DFF_SET|inst81~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N1
dffeas \DFF_SET|inst81 (
	.clk(\inst13~clkctrl_outclk ),
	.d(\DFF_SET|inst81~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst81~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst81 .is_wysiwyg = "true";
defparam \DFF_SET|inst81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneiv_lcell_comb \Re_Adder|inst|2~0 (
// Equation(s):
// \Re_Adder|inst|2~0_combout  = (\DFF_SET|inst50~q  & (!\DFF_SET|inst73~q  & (!\DFF_SET|inst60~q  & !\DFF_SET|inst61~q ))) # (!\DFF_SET|inst50~q  & (((!\DFF_SET|inst60~q  & !\DFF_SET|inst61~q )) # (!\DFF_SET|inst73~q )))

	.dataa(\DFF_SET|inst50~q ),
	.datab(\DFF_SET|inst73~q ),
	.datac(\DFF_SET|inst60~q ),
	.datad(\DFF_SET|inst61~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst|2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst|2~0 .lut_mask = 16'h1117;
defparam \Re_Adder|inst|2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneiv_lcell_comb \DFF_SET|inst69~feeder (
// Equation(s):
// \DFF_SET|inst69~feeder_combout  = \Order_Register|inst73~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Order_Register|inst73~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DFF_SET|inst69~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DFF_SET|inst69~feeder .lut_mask = 16'hF0F0;
defparam \DFF_SET|inst69~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \DFF_SET|inst69 (
	.clk(\inst14~clkctrl_outclk ),
	.d(\DFF_SET|inst69~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst69~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst69 .is_wysiwyg = "true";
defparam \DFF_SET|inst69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneiv_lcell_comb \Re_Adder|inst|44~0 (
// Equation(s):
// \Re_Adder|inst|44~0_combout  = \DFF_SET|inst81~q  $ (\Re_Adder|inst|2~0_combout  $ (\DFF_SET|inst69~q ))

	.dataa(gnd),
	.datab(\DFF_SET|inst81~q ),
	.datac(\Re_Adder|inst|2~0_combout ),
	.datad(\DFF_SET|inst69~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst|44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst|44~0 .lut_mask = 16'hC33C;
defparam \Re_Adder|inst|44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneiv_lcell_comb \Re_Adder|inst5|1~0 (
// Equation(s):
// \Re_Adder|inst5|1~0_combout  = (\DFF_SET|inst60~q  $ (\DFF_SET|inst65~q  $ (\DFF_SET|inst61~q ))) # (!\DFF_SET|inst58~q )

	.dataa(\DFF_SET|inst60~q ),
	.datab(\DFF_SET|inst58~q ),
	.datac(\DFF_SET|inst65~q ),
	.datad(\DFF_SET|inst61~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst5|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst5|1~0 .lut_mask = 16'hB77B;
defparam \Re_Adder|inst5|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneiv_lcell_comb \Re_Adder|inst5|51~0 (
// Equation(s):
// \Re_Adder|inst5|51~0_combout  = (\DFF_SET|inst80~q  & ((\Re_Adder|inst|43~0_combout  $ (\Re_Adder|inst3|43~0_combout )) # (!\Re_Adder|inst5|1~0_combout ))) # (!\DFF_SET|inst80~q  & (!\Re_Adder|inst5|1~0_combout  & (\Re_Adder|inst|43~0_combout  $ 
// (\Re_Adder|inst3|43~0_combout ))))

	.dataa(\Re_Adder|inst|43~0_combout ),
	.datab(\Re_Adder|inst3|43~0_combout ),
	.datac(\DFF_SET|inst80~q ),
	.datad(\Re_Adder|inst5|1~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst5|51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst5|51~0 .lut_mask = 16'h60F6;
defparam \Re_Adder|inst5|51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneiv_lcell_comb \Re_Adder|inst5|44~0 (
// Equation(s):
// \Re_Adder|inst5|44~0_combout  = \DFF_SET|inst64~q  $ (\Re_Adder|inst3|51~0_combout  $ (\Re_Adder|inst|44~0_combout  $ (\Re_Adder|inst5|51~0_combout )))

	.dataa(\DFF_SET|inst64~q ),
	.datab(\Re_Adder|inst3|51~0_combout ),
	.datac(\Re_Adder|inst|44~0_combout ),
	.datad(\Re_Adder|inst5|51~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst5|44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst5|44~0 .lut_mask = 16'h6996;
defparam \Re_Adder|inst5|44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneiv_lcell_comb \Re_Adder|inst7|51~0 (
// Equation(s):
// \Re_Adder|inst7|51~0_combout  = (\DFF_SET|inst59~q  & (\Re_Adder|inst5|43~0_combout  & (\Re_Adder|inst3|27~0_combout  $ (!\DFF_SET|inst58~q ))))

	.dataa(\DFF_SET|inst59~q ),
	.datab(\Re_Adder|inst3|27~0_combout ),
	.datac(\DFF_SET|inst58~q ),
	.datad(\Re_Adder|inst5|43~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst7|51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst7|51~0 .lut_mask = 16'h8200;
defparam \Re_Adder|inst7|51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N9
dffeas \DFF_SET|inst79 (
	.clk(\inst17~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst73~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst79~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst79 .is_wysiwyg = "true";
defparam \DFF_SET|inst79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneiv_lcell_comb \Re_Adder|inst7|44~0 (
// Equation(s):
// \Re_Adder|inst7|44~0_combout  = \Re_Adder|inst5|44~0_combout  $ (\Re_Adder|inst7|51~0_combout  $ (!\DFF_SET|inst79~q ))

	.dataa(\Re_Adder|inst5|44~0_combout ),
	.datab(\Re_Adder|inst7|51~0_combout ),
	.datac(gnd),
	.datad(\DFF_SET|inst79~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst7|44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst7|44~0 .lut_mask = 16'h6699;
defparam \Re_Adder|inst7|44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneiv_lcell_comb \Re_Adder|inst7|43~0 (
// Equation(s):
// \Re_Adder|inst7|43~0_combout  = \Re_Adder|inst5|43~0_combout  $ (((\DFF_SET|inst59~q  & (\Re_Adder|inst3|27~0_combout  $ (!\DFF_SET|inst58~q )))))

	.dataa(\DFF_SET|inst59~q ),
	.datab(\Re_Adder|inst3|27~0_combout ),
	.datac(\DFF_SET|inst58~q ),
	.datad(\Re_Adder|inst5|43~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst7|43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst7|43~0 .lut_mask = 16'h7D82;
defparam \Re_Adder|inst7|43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneiv_lcell_comb \Re_Adder|inst7|27~0 (
// Equation(s):
// \Re_Adder|inst7|27~0_combout  = \DFF_SET|inst58~q  $ (\Re_Adder|inst3|27~0_combout  $ (\DFF_SET|inst59~q ))

	.dataa(\DFF_SET|inst58~q ),
	.datab(\Re_Adder|inst3|27~0_combout ),
	.datac(gnd),
	.datad(\DFF_SET|inst59~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst7|27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst7|27~0 .lut_mask = 16'h9966;
defparam \Re_Adder|inst7|27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneiv_lcell_comb \Re_Adder|inst9|51~0 (
// Equation(s):
// \Re_Adder|inst9|51~0_combout  = (\Re_Adder|inst7|43~0_combout  & (!\DFF_SET|inst67~q  & ((\Re_Adder|inst7|27~0_combout ) # (!\DFF_SET|inst51~q )))) # (!\Re_Adder|inst7|43~0_combout  & ((\Re_Adder|inst7|27~0_combout ) # ((!\DFF_SET|inst51~q ) # 
// (!\DFF_SET|inst67~q ))))

	.dataa(\Re_Adder|inst7|43~0_combout ),
	.datab(\Re_Adder|inst7|27~0_combout ),
	.datac(\DFF_SET|inst67~q ),
	.datad(\DFF_SET|inst51~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst9|51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst9|51~0 .lut_mask = 16'h4D5F;
defparam \Re_Adder|inst9|51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneiv_lcell_comb \Re_Adder|inst12|51~0 (
// Equation(s):
// \Re_Adder|inst12|51~0_combout  = (\Re_Adder|inst9|43~1_combout  & ((\DFF_SET|inst68~q ) # ((\DFF_SET|inst72~q  & !\Re_Adder|inst9|27~0_combout )))) # (!\Re_Adder|inst9|43~1_combout  & (\DFF_SET|inst72~q  & (\DFF_SET|inst68~q  & 
// !\Re_Adder|inst9|27~0_combout )))

	.dataa(\DFF_SET|inst72~q ),
	.datab(\Re_Adder|inst9|43~1_combout ),
	.datac(\DFF_SET|inst68~q ),
	.datad(\Re_Adder|inst9|27~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst12|51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst12|51~0 .lut_mask = 16'hC0E8;
defparam \Re_Adder|inst12|51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneiv_lcell_comb \Re_Adder|inst12|44 (
// Equation(s):
// \Re_Adder|inst12|44~combout  = \DFF_SET|inst52~q  $ (\Re_Adder|inst7|44~0_combout  $ (\Re_Adder|inst9|51~0_combout  $ (\Re_Adder|inst12|51~0_combout )))

	.dataa(\DFF_SET|inst52~q ),
	.datab(\Re_Adder|inst7|44~0_combout ),
	.datac(\Re_Adder|inst9|51~0_combout ),
	.datad(\Re_Adder|inst12|51~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst12|44~combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst12|44 .lut_mask = 16'h6996;
defparam \Re_Adder|inst12|44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N23
dffeas \DFF_SET|inst74 (
	.clk(\inst19~combout ),
	.d(gnd),
	.asdata(\Order_Register|inst74~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst74~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst74 .is_wysiwyg = "true";
defparam \DFF_SET|inst74 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N19
dffeas \DFF_SET|inst76 (
	.clk(\inst18~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst74~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst76~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst76 .is_wysiwyg = "true";
defparam \DFF_SET|inst76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneiv_lcell_comb \Re_Adder|inst9|45~0 (
// Equation(s):
// \Re_Adder|inst9|45~0_combout  = \DFF_SET|inst76~q  $ (((\DFF_SET|inst52~q  & (\Re_Adder|inst7|44~0_combout  & \Re_Adder|inst9|51~0_combout )) # (!\DFF_SET|inst52~q  & ((\Re_Adder|inst7|44~0_combout ) # (\Re_Adder|inst9|51~0_combout )))))

	.dataa(\DFF_SET|inst52~q ),
	.datab(\Re_Adder|inst7|44~0_combout ),
	.datac(\Re_Adder|inst9|51~0_combout ),
	.datad(\DFF_SET|inst76~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst9|45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst9|45~0 .lut_mask = 16'h2BD4;
defparam \Re_Adder|inst9|45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneiv_lcell_comb \Re_Adder|inst5|2~0 (
// Equation(s):
// \Re_Adder|inst5|2~0_combout  = (\DFF_SET|inst64~q  $ (\Re_Adder|inst3|51~0_combout  $ (!\Re_Adder|inst|44~0_combout ))) # (!\Re_Adder|inst5|51~0_combout )

	.dataa(\DFF_SET|inst64~q ),
	.datab(\Re_Adder|inst3|51~0_combout ),
	.datac(\Re_Adder|inst|44~0_combout ),
	.datad(\Re_Adder|inst5|51~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst5|2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst5|2~0 .lut_mask = 16'h69FF;
defparam \Re_Adder|inst5|2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneiv_lcell_comb \DFF_SET|inst63~feeder (
// Equation(s):
// \DFF_SET|inst63~feeder_combout  = \Order_Register|inst74~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Order_Register|inst74~q ),
	.cin(gnd),
	.combout(\DFF_SET|inst63~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DFF_SET|inst63~feeder .lut_mask = 16'hFF00;
defparam \DFF_SET|inst63~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N27
dffeas \DFF_SET|inst63 (
	.clk(\inst16~clkctrl_outclk ),
	.d(\DFF_SET|inst63~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst63~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst63 .is_wysiwyg = "true";
defparam \DFF_SET|inst63 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N31
dffeas \DFF_SET|inst75 (
	.clk(\inst17~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst74~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst75~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst75 .is_wysiwyg = "true";
defparam \DFF_SET|inst75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneiv_lcell_comb \Re_Adder|inst7|45~0 (
// Equation(s):
// \Re_Adder|inst7|45~0_combout  = \DFF_SET|inst75~q  $ (((\Re_Adder|inst5|44~0_combout  & (!\DFF_SET|inst79~q  & !\Re_Adder|inst7|51~0_combout )) # (!\Re_Adder|inst5|44~0_combout  & ((!\Re_Adder|inst7|51~0_combout ) # (!\DFF_SET|inst79~q )))))

	.dataa(\Re_Adder|inst5|44~0_combout ),
	.datab(\DFF_SET|inst79~q ),
	.datac(\Re_Adder|inst7|51~0_combout ),
	.datad(\DFF_SET|inst75~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst7|45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst7|45~0 .lut_mask = 16'hE817;
defparam \Re_Adder|inst7|45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneiv_lcell_comb \Re_Adder|inst3|1~0 (
// Equation(s):
// \Re_Adder|inst3|1~0_combout  = (\Re_Adder|inst|44~0_combout  & ((\Re_Adder|inst3|51~0_combout ) # (!\DFF_SET|inst64~q ))) # (!\Re_Adder|inst|44~0_combout  & (!\DFF_SET|inst64~q  & \Re_Adder|inst3|51~0_combout ))

	.dataa(gnd),
	.datab(\Re_Adder|inst|44~0_combout ),
	.datac(\DFF_SET|inst64~q ),
	.datad(\Re_Adder|inst3|51~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst3|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst3|1~0 .lut_mask = 16'hCF0C;
defparam \Re_Adder|inst3|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneiv_lcell_comb \Re_Adder|inst|45~0 (
// Equation(s):
// \Re_Adder|inst|45~0_combout  = (\DFF_SET|inst50~q  & ((\DFF_SET|inst60~q ) # ((\DFF_SET|inst73~q ) # (\DFF_SET|inst61~q )))) # (!\DFF_SET|inst50~q  & (\DFF_SET|inst73~q  & ((\DFF_SET|inst60~q ) # (\DFF_SET|inst61~q ))))

	.dataa(\DFF_SET|inst60~q ),
	.datab(\DFF_SET|inst50~q ),
	.datac(\DFF_SET|inst73~q ),
	.datad(\DFF_SET|inst61~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst|45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst|45~0 .lut_mask = 16'hFCE8;
defparam \Re_Adder|inst|45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \DFF_SET|inst66 (
	.clk(\inst14~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst74~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst66~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst66 .is_wysiwyg = "true";
defparam \DFF_SET|inst66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneiv_lcell_comb \Re_Adder|inst|45~1 (
// Equation(s):
// \Re_Adder|inst|45~1_combout  = \DFF_SET|inst66~q  $ (((\Re_Adder|inst|45~0_combout  & (!\DFF_SET|inst81~q  & !\DFF_SET|inst69~q )) # (!\Re_Adder|inst|45~0_combout  & ((!\DFF_SET|inst69~q ) # (!\DFF_SET|inst81~q )))))

	.dataa(\Re_Adder|inst|45~0_combout ),
	.datab(\DFF_SET|inst81~q ),
	.datac(\DFF_SET|inst66~q ),
	.datad(\DFF_SET|inst69~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst|45~1_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst|45~1 .lut_mask = 16'hE187;
defparam \Re_Adder|inst|45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \DFF_SET|inst77 (
	.clk(\inst15~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Order_Register|inst74~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF_SET|inst77~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF_SET|inst77 .is_wysiwyg = "true";
defparam \DFF_SET|inst77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneiv_lcell_comb \Re_Adder|inst3|45~0 (
// Equation(s):
// \Re_Adder|inst3|45~0_combout  = \Re_Adder|inst3|1~0_combout  $ (\Re_Adder|inst|45~1_combout  $ (\DFF_SET|inst77~q ))

	.dataa(\Re_Adder|inst3|1~0_combout ),
	.datab(gnd),
	.datac(\Re_Adder|inst|45~1_combout ),
	.datad(\DFF_SET|inst77~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst3|45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst3|45~0 .lut_mask = 16'hA55A;
defparam \Re_Adder|inst3|45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneiv_lcell_comb \Re_Adder|inst7|45~1 (
// Equation(s):
// \Re_Adder|inst7|45~1_combout  = \Re_Adder|inst5|2~0_combout  $ (\DFF_SET|inst63~q  $ (\Re_Adder|inst7|45~0_combout  $ (\Re_Adder|inst3|45~0_combout )))

	.dataa(\Re_Adder|inst5|2~0_combout ),
	.datab(\DFF_SET|inst63~q ),
	.datac(\Re_Adder|inst7|45~0_combout ),
	.datad(\Re_Adder|inst3|45~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst7|45~1_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst7|45~1 .lut_mask = 16'h6996;
defparam \Re_Adder|inst7|45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneiv_lcell_comb \Re_Adder|inst12|2~0 (
// Equation(s):
// \Re_Adder|inst12|2~0_combout  = (\DFF_SET|inst52~q  $ (\Re_Adder|inst7|44~0_combout  $ (!\Re_Adder|inst9|51~0_combout ))) # (!\Re_Adder|inst12|51~0_combout )

	.dataa(\DFF_SET|inst52~q ),
	.datab(\Re_Adder|inst7|44~0_combout ),
	.datac(\Re_Adder|inst9|51~0_combout ),
	.datad(\Re_Adder|inst12|51~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst12|2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst12|2~0 .lut_mask = 16'h69FF;
defparam \Re_Adder|inst12|2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneiv_lcell_comb \Re_Adder|inst12|45 (
// Equation(s):
// \Re_Adder|inst12|45~combout  = \DFF_SET|inst74~q  $ (\Re_Adder|inst9|45~0_combout  $ (\Re_Adder|inst7|45~1_combout  $ (\Re_Adder|inst12|2~0_combout )))

	.dataa(\DFF_SET|inst74~q ),
	.datab(\Re_Adder|inst9|45~0_combout ),
	.datac(\Re_Adder|inst7|45~1_combout ),
	.datad(\Re_Adder|inst12|2~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst12|45~combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst12|45 .lut_mask = 16'h6996;
defparam \Re_Adder|inst12|45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneiv_lcell_comb \Re_Adder|inst5|2~1 (
// Equation(s):
// \Re_Adder|inst5|2~1_combout  = (\Re_Adder|inst5|2~0_combout  & ((!\Re_Adder|inst3|45~0_combout ) # (!\DFF_SET|inst63~q ))) # (!\Re_Adder|inst5|2~0_combout  & (!\DFF_SET|inst63~q  & !\Re_Adder|inst3|45~0_combout ))

	.dataa(\Re_Adder|inst5|2~0_combout ),
	.datab(\DFF_SET|inst63~q ),
	.datac(gnd),
	.datad(\Re_Adder|inst3|45~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst5|2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst5|2~1 .lut_mask = 16'h22BB;
defparam \Re_Adder|inst5|2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneiv_lcell_comb \Re_Adder|inst3|2~0 (
// Equation(s):
// \Re_Adder|inst3|2~0_combout  = (\Re_Adder|inst3|1~0_combout  & ((\Re_Adder|inst|45~1_combout ) # (!\DFF_SET|inst77~q ))) # (!\Re_Adder|inst3|1~0_combout  & (\Re_Adder|inst|45~1_combout  & !\DFF_SET|inst77~q ))

	.dataa(\Re_Adder|inst3|1~0_combout ),
	.datab(\Re_Adder|inst|45~1_combout ),
	.datac(\DFF_SET|inst77~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Re_Adder|inst3|2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst3|2~0 .lut_mask = 16'h8E8E;
defparam \Re_Adder|inst3|2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneiv_lcell_comb \Re_Adder|inst7|2~0 (
// Equation(s):
// \Re_Adder|inst7|2~0_combout  = (\Re_Adder|inst5|27~0_combout  & !\DFF_SET|inst59~q )

	.dataa(gnd),
	.datab(\Re_Adder|inst5|27~0_combout ),
	.datac(gnd),
	.datad(\DFF_SET|inst59~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst7|2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst7|2~0 .lut_mask = 16'h00CC;
defparam \Re_Adder|inst7|2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneiv_lcell_comb \Re_Adder|inst7|2~1 (
// Equation(s):
// \Re_Adder|inst7|2~1_combout  = (\DFF_SET|inst79~q  & (!\Re_Adder|inst5|44~0_combout  & ((\Re_Adder|inst7|2~0_combout ) # (!\Re_Adder|inst7|51~0_combout )))) # (!\DFF_SET|inst79~q  & ((\Re_Adder|inst7|2~0_combout ) # ((!\Re_Adder|inst5|44~0_combout ) # 
// (!\Re_Adder|inst7|51~0_combout ))))

	.dataa(\Re_Adder|inst7|2~0_combout ),
	.datab(\Re_Adder|inst7|51~0_combout ),
	.datac(\DFF_SET|inst79~q ),
	.datad(\Re_Adder|inst5|44~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst7|2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst7|2~1 .lut_mask = 16'h0BBF;
defparam \Re_Adder|inst7|2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneiv_lcell_comb \Re_Adder|inst5|45~0 (
// Equation(s):
// \Re_Adder|inst5|45~0_combout  = \DFF_SET|inst63~q  $ (\Re_Adder|inst5|2~0_combout )

	.dataa(gnd),
	.datab(\DFF_SET|inst63~q ),
	.datac(gnd),
	.datad(\Re_Adder|inst5|2~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst5|45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst5|45~0 .lut_mask = 16'h33CC;
defparam \Re_Adder|inst5|45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneiv_lcell_comb \Re_Adder|inst7|2~2 (
// Equation(s):
// \Re_Adder|inst7|2~2_combout  = (\Re_Adder|inst7|2~1_combout  & ((\Re_Adder|inst3|45~0_combout  $ (\Re_Adder|inst5|45~0_combout )) # (!\DFF_SET|inst75~q ))) # (!\Re_Adder|inst7|2~1_combout  & (!\DFF_SET|inst75~q  & (\Re_Adder|inst3|45~0_combout  $ 
// (\Re_Adder|inst5|45~0_combout ))))

	.dataa(\Re_Adder|inst3|45~0_combout ),
	.datab(\Re_Adder|inst7|2~1_combout ),
	.datac(\DFF_SET|inst75~q ),
	.datad(\Re_Adder|inst5|45~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst7|2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst7|2~2 .lut_mask = 16'h4D8E;
defparam \Re_Adder|inst7|2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneiv_lcell_comb \Re_Adder|inst|2~1 (
// Equation(s):
// \Re_Adder|inst|2~1_combout  = ((\Re_Adder|inst|2~0_combout  & ((!\DFF_SET|inst69~q ) # (!\DFF_SET|inst81~q ))) # (!\Re_Adder|inst|2~0_combout  & (!\DFF_SET|inst81~q  & !\DFF_SET|inst69~q ))) # (!\DFF_SET|inst66~q )

	.dataa(\Re_Adder|inst|2~0_combout ),
	.datab(\DFF_SET|inst81~q ),
	.datac(\DFF_SET|inst66~q ),
	.datad(\DFF_SET|inst69~q ),
	.cin(gnd),
	.combout(\Re_Adder|inst|2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst|2~1 .lut_mask = 16'h2FBF;
defparam \Re_Adder|inst|2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneiv_lcell_comb \Re_Adder|inst8|42 (
// Equation(s):
// \Re_Adder|inst8|42~combout  = \Re_Adder|inst5|2~1_combout  $ (\Re_Adder|inst3|2~0_combout  $ (\Re_Adder|inst7|2~2_combout  $ (\Re_Adder|inst|2~1_combout )))

	.dataa(\Re_Adder|inst5|2~1_combout ),
	.datab(\Re_Adder|inst3|2~0_combout ),
	.datac(\Re_Adder|inst7|2~2_combout ),
	.datad(\Re_Adder|inst|2~1_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst8|42~combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst8|42 .lut_mask = 16'h6996;
defparam \Re_Adder|inst8|42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneiv_lcell_comb \Re_Adder|inst9|2~0 (
// Equation(s):
// \Re_Adder|inst9|2~0_combout  = (\Re_Adder|inst9|51~0_combout  & ((\Re_Adder|inst7|44~0_combout ) # (!\DFF_SET|inst52~q ))) # (!\Re_Adder|inst9|51~0_combout  & (!\DFF_SET|inst52~q  & \Re_Adder|inst7|44~0_combout ))

	.dataa(\Re_Adder|inst9|51~0_combout ),
	.datab(gnd),
	.datac(\DFF_SET|inst52~q ),
	.datad(\Re_Adder|inst7|44~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst9|2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst9|2~0 .lut_mask = 16'hAF0A;
defparam \Re_Adder|inst9|2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneiv_lcell_comb \Re_Adder|inst9|2~1 (
// Equation(s):
// \Re_Adder|inst9|2~1_combout  = (\Re_Adder|inst9|2~0_combout  & ((!\Re_Adder|inst7|45~1_combout ) # (!\DFF_SET|inst76~q ))) # (!\Re_Adder|inst9|2~0_combout  & (!\DFF_SET|inst76~q  & !\Re_Adder|inst7|45~1_combout ))

	.dataa(\Re_Adder|inst9|2~0_combout ),
	.datab(\DFF_SET|inst76~q ),
	.datac(gnd),
	.datad(\Re_Adder|inst7|45~1_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst9|2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst9|2~1 .lut_mask = 16'h22BB;
defparam \Re_Adder|inst9|2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneiv_lcell_comb \Re_Adder|inst12|2~1 (
// Equation(s):
// \Re_Adder|inst12|2~1_combout  = (\DFF_SET|inst74~q  & (\Re_Adder|inst12|2~0_combout  & (\Re_Adder|inst9|45~0_combout  $ (\Re_Adder|inst7|45~1_combout )))) # (!\DFF_SET|inst74~q  & ((\Re_Adder|inst12|2~0_combout ) # (\Re_Adder|inst9|45~0_combout  $ 
// (\Re_Adder|inst7|45~1_combout ))))

	.dataa(\Re_Adder|inst9|45~0_combout ),
	.datab(\Re_Adder|inst7|45~1_combout ),
	.datac(\DFF_SET|inst74~q ),
	.datad(\Re_Adder|inst12|2~0_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst12|2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst12|2~1 .lut_mask = 16'h6F06;
defparam \Re_Adder|inst12|2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneiv_lcell_comb \Re_Adder|inst13|42 (
// Equation(s):
// \Re_Adder|inst13|42~combout  = \Re_Adder|inst8|42~combout  $ (\Re_Adder|inst9|2~1_combout  $ (\Re_Adder|inst12|2~1_combout ))

	.dataa(\Re_Adder|inst8|42~combout ),
	.datab(gnd),
	.datac(\Re_Adder|inst9|2~1_combout ),
	.datad(\Re_Adder|inst12|2~1_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst13|42~combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst13|42 .lut_mask = 16'hA55A;
defparam \Re_Adder|inst13|42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneiv_lcell_comb \Re_Adder|inst8|43 (
// Equation(s):
// \Re_Adder|inst8|43~combout  = (\Re_Adder|inst5|2~1_combout  & ((\Re_Adder|inst3|2~0_combout  & (\Re_Adder|inst7|2~2_combout  & \Re_Adder|inst|2~1_combout )) # (!\Re_Adder|inst3|2~0_combout  & (!\Re_Adder|inst7|2~2_combout  & !\Re_Adder|inst|2~1_combout 
// )))) # (!\Re_Adder|inst5|2~1_combout  & ((\Re_Adder|inst3|2~0_combout  & (!\Re_Adder|inst7|2~2_combout  & !\Re_Adder|inst|2~1_combout )) # (!\Re_Adder|inst3|2~0_combout  & ((!\Re_Adder|inst|2~1_combout ) # (!\Re_Adder|inst7|2~2_combout )))))

	.dataa(\Re_Adder|inst5|2~1_combout ),
	.datab(\Re_Adder|inst3|2~0_combout ),
	.datac(\Re_Adder|inst7|2~2_combout ),
	.datad(\Re_Adder|inst|2~1_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst8|43~combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst8|43 .lut_mask = 16'h8117;
defparam \Re_Adder|inst8|43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneiv_lcell_comb \Re_Adder|inst13|43 (
// Equation(s):
// \Re_Adder|inst13|43~combout  = \Re_Adder|inst8|43~combout  $ (((\Re_Adder|inst12|2~1_combout  & (\Re_Adder|inst9|2~1_combout  & \Re_Adder|inst8|42~combout )) # (!\Re_Adder|inst12|2~1_combout  & (!\Re_Adder|inst9|2~1_combout  & !\Re_Adder|inst8|42~combout 
// ))))

	.dataa(\Re_Adder|inst8|43~combout ),
	.datab(\Re_Adder|inst12|2~1_combout ),
	.datac(\Re_Adder|inst9|2~1_combout ),
	.datad(\Re_Adder|inst8|42~combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst13|43~combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst13|43 .lut_mask = 16'h6AA9;
defparam \Re_Adder|inst13|43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneiv_lcell_comb \Re_Adder|inst8|44~0 (
// Equation(s):
// \Re_Adder|inst8|44~0_combout  = (\Re_Adder|inst5|2~1_combout  & (\Re_Adder|inst3|2~0_combout  & (\Re_Adder|inst7|2~2_combout  & \Re_Adder|inst|2~1_combout )))

	.dataa(\Re_Adder|inst5|2~1_combout ),
	.datab(\Re_Adder|inst3|2~0_combout ),
	.datac(\Re_Adder|inst7|2~2_combout ),
	.datad(\Re_Adder|inst|2~1_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst8|44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst8|44~0 .lut_mask = 16'h8000;
defparam \Re_Adder|inst8|44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneiv_lcell_comb \Re_Adder|inst13|54~0 (
// Equation(s):
// \Re_Adder|inst13|54~0_combout  = (\Re_Adder|inst12|2~1_combout  & (\Re_Adder|inst8|42~combout  $ (!\Re_Adder|inst9|2~1_combout )))

	.dataa(\Re_Adder|inst8|42~combout ),
	.datab(\Re_Adder|inst9|2~1_combout ),
	.datac(gnd),
	.datad(\Re_Adder|inst12|2~1_combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst13|54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst13|54~0 .lut_mask = 16'h9900;
defparam \Re_Adder|inst13|54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneiv_lcell_comb \Re_Adder|inst10|18 (
// Equation(s):
// \Re_Adder|inst10|18~combout  = (\Re_Adder|inst8|42~combout ) # ((\Re_Adder|inst9|2~0_combout  & ((!\DFF_SET|inst76~q ) # (!\Re_Adder|inst7|45~1_combout ))) # (!\Re_Adder|inst9|2~0_combout  & (!\Re_Adder|inst7|45~1_combout  & !\DFF_SET|inst76~q )))

	.dataa(\Re_Adder|inst9|2~0_combout ),
	.datab(\Re_Adder|inst7|45~1_combout ),
	.datac(\DFF_SET|inst76~q ),
	.datad(\Re_Adder|inst8|42~combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst10|18~combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst10|18 .lut_mask = 16'hFF2B;
defparam \Re_Adder|inst10|18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneiv_lcell_comb \Re_Adder|inst13|44 (
// Equation(s):
// \Re_Adder|inst13|44~combout  = \Re_Adder|inst8|44~0_combout  $ (((\Re_Adder|inst8|43~combout  & (\Re_Adder|inst13|54~0_combout  & \Re_Adder|inst10|18~combout )) # (!\Re_Adder|inst8|43~combout  & ((\Re_Adder|inst13|54~0_combout ) # 
// (\Re_Adder|inst10|18~combout )))))

	.dataa(\Re_Adder|inst8|44~0_combout ),
	.datab(\Re_Adder|inst8|43~combout ),
	.datac(\Re_Adder|inst13|54~0_combout ),
	.datad(\Re_Adder|inst10|18~combout ),
	.cin(gnd),
	.combout(\Re_Adder|inst13|44~combout ),
	.cout());
// synopsys translate_off
defparam \Re_Adder|inst13|44 .lut_mask = 16'h599A;
defparam \Re_Adder|inst13|44 .sum_lutc_input = "datac";
// synopsys translate_on

assign Random1 = \Random1~output_o ;

assign Random2 = \Random2~output_o ;

assign Display1a = \Display1a~output_o ;

assign Display1b = \Display1b~output_o ;

assign Display1c = \Display1c~output_o ;

assign Display1d = \Display1d~output_o ;

assign Display1e = \Display1e~output_o ;

assign Display1f = \Display1f~output_o ;

assign Display1g = \Display1g~output_o ;

assign Display1h = \Display1h~output_o ;

assign Display1i = \Display1i~output_o ;

assign Display1j = \Display1j~output_o ;

assign Display1l = \Display1l~output_o ;

assign Display1k = \Display1k~output_o ;

assign Display1m = \Display1m~output_o ;

assign Display1n = \Display1n~output_o ;

assign Display2a = \Display2a~output_o ;

assign Display2b = \Display2b~output_o ;

assign Display2c = \Display2c~output_o ;

assign Display2d = \Display2d~output_o ;

assign Display2e = \Display2e~output_o ;

assign Display2f = \Display2f~output_o ;

assign Display2g = \Display2g~output_o ;

assign Display2h = \Display2h~output_o ;

assign Display2i = \Display2i~output_o ;

assign Display2j = \Display2j~output_o ;

assign Display2k = \Display2k~output_o ;

assign Display2l = \Display2l~output_o ;

assign Display2m = \Display2m~output_o ;

assign Display2n = \Display2n~output_o ;

assign DoorDisplayRemain1 = \DoorDisplayRemain1~output_o ;

assign DoorDisplayRemain2 = \DoorDisplayRemain2~output_o ;

assign DoorDisplayRemain3 = \DoorDisplayRemain3~output_o ;

assign DoorDisplayRemain4 = \DoorDisplayRemain4~output_o ;

assign NumOfOrder2POS1 = \NumOfOrder2POS1~output_o ;

assign NumOfOrder2POS2 = \NumOfOrder2POS2~output_o ;

assign NumOfOrder2POS3 = \NumOfOrder2POS3~output_o ;

assign NumOfOrder2POS4 = \NumOfOrder2POS4~output_o ;

assign TotalPrice1 = \TotalPrice1~output_o ;

assign TotalPrice2 = \TotalPrice2~output_o ;

assign TotalPrice3 = \TotalPrice3~output_o ;

assign TotalPrice4 = \TotalPrice4~output_o ;

assign TotalPrice5 = \TotalPrice5~output_o ;

assign TotalPrice6 = \TotalPrice6~output_o ;

assign TotalPrice7 = \TotalPrice7~output_o ;

assign TotalPrice8 = \TotalPrice8~output_o ;

assign TotalPrice9 = \TotalPrice9~output_o ;

assign OpenerDisplay1 = \OpenerDisplay1~output_o ;

assign OpenerDisplay2 = \OpenerDisplay2~output_o ;

assign OpenerDisplay3 = \OpenerDisplay3~output_o ;

assign OpenerDisplay4 = \OpenerDisplay4~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_NCEO~	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ~ALTERA_DATA0~	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_ASDO~	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_NCSO~	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO~~padout ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_ASDO~~ibuf_o ;
wire \~ALTERA_NCSO~~ibuf_o ;


endmodule
