Ram_1	Ram_1_inst (
	.aclr ( aclr_sig ),
	.clock ( clock_sig ),
	.data ( data_sig ),
	.rdaddress ( rdaddress_sig ),
	.wraddress ( wraddress_sig ),
	.wren ( wren_sig ),
	.q ( q_sig )
	);
