
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 6.53

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 3.47 fmax = 288.12

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    36    0.35    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ a_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.21    0.21   library removal time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


Startpoint: a_wr_data[0] (input port clocked by core_clock)
Endpoint: a_to_b_mem[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.04    0.00    0.00    0.20 v a_wr_data[0] (in)
                                         a_wr_data[0] (net)
                  0.00    0.00    0.20 v _0865_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _0865_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0137_ (net)
                  0.06    0.00    0.39 v a_to_b_mem[4][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_to_b_mem[4][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    36    0.35    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ a_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.12   10.12   library recovery time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: a_rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ a_rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     9    0.08    0.34    0.59    0.59 ^ a_rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         a_rd_ptr[2] (net)
                  0.34    0.00    0.59 ^ _0652_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.15    0.12    0.71 v _0652_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0470_ (net)
                  0.15    0.00    0.71 v _0653_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.12    0.28    0.31    1.02 v _0653_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0009_ (net)
                  0.28    0.00    1.02 v _1203_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.34    0.55    1.57 ^ _1203_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0011_ (net)
                  0.34    0.00    1.57 ^ _0623_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.22    1.79 ^ _0623_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0451_ (net)
                  0.09    0.00    1.79 ^ _0624_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.15    0.11    1.89 v _0624_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0452_ (net)
                  0.15    0.00    1.89 v _0625_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     5    0.05    0.21    0.42    2.32 ^ _0625_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _0453_ (net)
                  0.21    0.00    2.32 ^ _0644_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     2    0.04    0.10    0.17    2.49 ^ _0644_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _0466_ (net)
                  0.10    0.00    2.49 ^ _0645_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.14    0.16    0.17    2.66 ^ _0645_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0467_ (net)
                  0.16    0.00    2.66 ^ _1084_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     9    0.12    0.43    0.26    2.92 v _1084_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _0415_ (net)
                  0.43    0.00    2.92 v _1192_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.06    0.42    3.34 ^ _1192_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0335_ (net)
                  0.06    0.00    3.34 ^ b_wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.34   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ b_wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.34   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    36    0.35    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ a_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.12   10.12   library recovery time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: a_rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ a_rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     9    0.08    0.34    0.59    0.59 ^ a_rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         a_rd_ptr[2] (net)
                  0.34    0.00    0.59 ^ _0652_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.15    0.12    0.71 v _0652_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0470_ (net)
                  0.15    0.00    0.71 v _0653_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.12    0.28    0.31    1.02 v _0653_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0009_ (net)
                  0.28    0.00    1.02 v _1203_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.34    0.55    1.57 ^ _1203_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0011_ (net)
                  0.34    0.00    1.57 ^ _0623_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.22    1.79 ^ _0623_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0451_ (net)
                  0.09    0.00    1.79 ^ _0624_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.15    0.11    1.89 v _0624_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0452_ (net)
                  0.15    0.00    1.89 v _0625_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     5    0.05    0.21    0.42    2.32 ^ _0625_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _0453_ (net)
                  0.21    0.00    2.32 ^ _0644_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     2    0.04    0.10    0.17    2.49 ^ _0644_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _0466_ (net)
                  0.10    0.00    2.49 ^ _0645_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.14    0.16    0.17    2.66 ^ _0645_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0467_ (net)
                  0.16    0.00    2.66 ^ _1084_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     9    0.12    0.43    0.26    2.92 v _1084_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _0415_ (net)
                  0.43    0.00    2.92 v _1192_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.06    0.42    3.34 ^ _1192_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0335_ (net)
                  0.06    0.00    3.34 ^ b_wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.34   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ b_wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.34   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.20e-02   5.72e-03   1.72e-07   5.77e-02  41.1%
Combinational          6.52e-02   1.76e-02   1.83e-07   8.28e-02  58.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.17e-01   2.33e-02   3.55e-07   1.41e-01 100.0%
                          83.4%      16.6%       0.0%
