vendor_name = ModelSim
source_file = 1, C:/omsp430_demo_tmct/board/terasic_de0/sdc/omsp430_demo_tmct.sdc
source_file = 1, C:/omsp430_demo_tmct/board/terasic_de0/rtl/omsp430_demo_top.v
source_file = 1, C:/omsp430_demo_tmct/board/terasic_de0/ip/datamem/datamem.qip
source_file = 1, C:/omsp430_demo_tmct/board/terasic_de0/ip/datamem/datamem.v
source_file = 1, C:/omsp430_demo_tmct/board/terasic_de0/ip/progmem/progmem.qip
source_file = 1, C:/omsp430_demo_tmct/board/terasic_de0/ip/progmem/progmem.v
source_file = 1, C:/omsp430_demo_tmct/board/terasic_de0/ip/pll/media_pll.qip
source_file = 1, C:/omsp430_demo_tmct/board/terasic_de0/ip/pll/media_pll.v
source_file = 1, C:/omsp430_demo_tmct/board/terasic_de0/rtl/openMSP430_defines.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_watchdog.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_wakeup_cell.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_sync_reset.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_sync_cell.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_scan_mux.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_register_file.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_multiplier.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_execution_unit.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_uart.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_i2c.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_hwbrk.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_mux.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_gate.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_and_gate.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/omsp_alu.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430/openMSP430_undefines.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430_periph_regs/regs_uart.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430_periph_regs/regs_i2c.v
source_file = 1, C:/omsp430_demo_tmct/rtl/omsp430_periph_regs/basic_gpio.v
source_file = 1, C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tmct_top.sv
source_file = 1, C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_brgene.sv
source_file = 1, C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tx.sv
source_file = 1, C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_rx.sv
source_file = 1, C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_top.v
source_file = 1, C:/omsp430_demo_tmct/rtl/i2c_master/timescale.v
source_file = 1, C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_defines.v
source_file = 1, C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_byte_ctrl.v
source_file = 1, C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_bit_ctrl.v
source_file = 1, C:/omsp430_demo_tmct/board/terasic_de0/db/omsp430_demo_tmct.cbx.xml
source_file = 1, c:/dev/intel/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/dev/intel/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/dev/intel/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/dev/intel/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/dev/intel/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/dev/intel/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/omsp430_demo_tmct/board/terasic_de0/db/media_pll_altpll.v
source_file = 1, c:/dev/intel/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/dev/intel/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/dev/intel/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/dev/intel/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/dev/intel/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/dev/intel/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/dev/intel/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/dev/intel/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/omsp430_demo_tmct/board/terasic_de0/db/altsyncram_5bn1.tdf
source_file = 1, /omsp430_demo_tmct/firmware/output/omsp_demo.mif
source_file = 1, C:/omsp430_demo_tmct/board/terasic_de0/db/altsyncram_q2j1.tdf
design_name = omsp430_demo_top
instance = comp, \O_DEBUG_FREEZE~output , O_DEBUG_FREEZE~output, omsp430_demo_top, 1
instance = comp, \O_DEBUG_TXD~output , O_DEBUG_TXD~output, omsp430_demo_top, 1
instance = comp, \O_PLL_LOCKED~output , O_PLL_LOCKED~output, omsp430_demo_top, 1
instance = comp, \O_UART_TXD~output , O_UART_TXD~output, omsp430_demo_top, 1
instance = comp, \B_PORT0[0]~output , B_PORT0[0]~output, omsp430_demo_top, 1
instance = comp, \B_PORT0[1]~output , B_PORT0[1]~output, omsp430_demo_top, 1
instance = comp, \B_PORT0[2]~output , B_PORT0[2]~output, omsp430_demo_top, 1
instance = comp, \B_PORT0[3]~output , B_PORT0[3]~output, omsp430_demo_top, 1
instance = comp, \B_PORT0[4]~output , B_PORT0[4]~output, omsp430_demo_top, 1
instance = comp, \B_PORT0[5]~output , B_PORT0[5]~output, omsp430_demo_top, 1
instance = comp, \B_PORT0[6]~output , B_PORT0[6]~output, omsp430_demo_top, 1
instance = comp, \B_PORT0[7]~output , B_PORT0[7]~output, omsp430_demo_top, 1
instance = comp, \B_PORT1[0]~output , B_PORT1[0]~output, omsp430_demo_top, 1
instance = comp, \B_PORT1[1]~output , B_PORT1[1]~output, omsp430_demo_top, 1
instance = comp, \B_PORT1[2]~output , B_PORT1[2]~output, omsp430_demo_top, 1
instance = comp, \B_PORT1[3]~output , B_PORT1[3]~output, omsp430_demo_top, 1
instance = comp, \B_PORT1[4]~output , B_PORT1[4]~output, omsp430_demo_top, 1
instance = comp, \B_PORT1[5]~output , B_PORT1[5]~output, omsp430_demo_top, 1
instance = comp, \B_PORT1[6]~output , B_PORT1[6]~output, omsp430_demo_top, 1
instance = comp, \B_PORT1[7]~output , B_PORT1[7]~output, omsp430_demo_top, 1
instance = comp, \B_I2C_SCL~output , B_I2C_SCL~output, omsp430_demo_top, 1
instance = comp, \B_I2C_SDA~output , B_I2C_SDA~output, omsp430_demo_top, 1
instance = comp, \I_RESET_N~input , I_RESET_N~input, omsp430_demo_top, 1
instance = comp, \I_CLK~input , I_CLK~input, omsp430_demo_top, 1
instance = comp, \m_mediapll0|altpll_component|auto_generated|pll1 , m_mediapll0|altpll_component|auto_generated|pll1, omsp430_demo_top, 1
instance = comp, \m_mediapll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , m_mediapll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, omsp430_demo_top, 1
instance = comp, \I_DEBUG_RXD~input , I_DEBUG_RXD~input, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cell_uart_rxd|data_sync[0]~0 , m_cpu0|dbg_0|dbg_uart_0|sync_cell_uart_rxd|data_sync[0]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|dbg_rst_noscan~feeder , m_cpu0|clock_module_0|dbg_rst_noscan~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|sync_reset_por|data_sync[0]~feeder , m_cpu0|clock_module_0|sync_reset_por|data_sync[0]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|sync_reset_por|data_sync[0] , m_cpu0|clock_module_0|sync_reset_por|data_sync[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|sync_reset_por|data_sync[1]~feeder , m_cpu0|clock_module_0|sync_reset_por|data_sync[1]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|sync_reset_por|data_sync[1] , m_cpu0|clock_module_0|sync_reset_por|data_sync[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|dbg_rst_noscan , m_cpu0|clock_module_0|dbg_rst_noscan, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|dbg_rst_noscan~clkctrl , m_cpu0|clock_module_0|dbg_rst_noscan~clkctrl, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cell_uart_rxd|data_sync[0] , m_cpu0|dbg_0|dbg_uart_0|sync_cell_uart_rxd|data_sync[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cell_uart_rxd|data_sync[1]~feeder , m_cpu0|dbg_0|dbg_uart_0|sync_cell_uart_rxd|data_sync[1]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cell_uart_rxd|data_sync[1] , m_cpu0|dbg_0|dbg_uart_0|sync_cell_uart_rxd|data_sync[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|rxd_buf[0]~feeder , m_cpu0|dbg_0|dbg_uart_0|rxd_buf[0]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|rxd_buf[0] , m_cpu0|dbg_0|dbg_uart_0|rxd_buf[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|rxd_buf[1] , m_cpu0|dbg_0|dbg_uart_0|rxd_buf[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|rxd_maj_nxt~0 , m_cpu0|dbg_0|dbg_uart_0|rxd_maj_nxt~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_SYNC~feeder , m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_SYNC~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_SYNC , m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_SYNC, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|rxd_maj , m_cpu0|dbg_0|dbg_uart_0|rxd_maj, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_busy~0 , m_cpu0|dbg_0|dbg_uart_0|sync_busy~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_busy , m_cpu0|dbg_0|dbg_uart_0|sync_busy, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|always3~0 , m_cpu0|dbg_0|dbg_uart_0|always3~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|always7~1 , m_cpu0|dbg_0|dbg_uart_0|always7~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[0]~16 , m_cpu0|dbg_0|mem_cnt[0]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|reg_wr[6] , m_cpu0|dbg_0|reg_wr[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[4]~11 , m_cpu0|dbg_0|dbg_mem_dout[4]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~25 , m_cpu0|dbg_0|mem_data~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~5 , m_cpu0|frontend_0|Decoder0~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|ext_mem_din_sel[1] , m_cpu0|mem_backbone_0|ext_mem_din_sel[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[4]~11 , m_cpu0|dbg_0|mem_data[4]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|uart_state_nxt~0 , m_cpu0|dbg_0|dbg_uart_0|uart_state_nxt~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Selector0~0 , m_cpu0|dbg_0|dbg_uart_0|Selector0~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Selector0~1 , m_cpu0|dbg_0|dbg_uart_0|Selector0~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_CMD , m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_CMD, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Selector3~0 , m_cpu0|dbg_0|dbg_uart_0|Selector3~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Selector4~0 , m_cpu0|dbg_0|dbg_uart_0|Selector4~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf~3 , m_cpu0|dbg_0|dbg_uart_0|xfer_buf~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[2]~0 , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[2]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[19] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[19], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Selector3~2 , m_cpu0|dbg_0|dbg_uart_0|Selector3~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Selector4~1 , m_cpu0|dbg_0|dbg_uart_0|Selector4~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|uart_state.TX_DATA2 , m_cpu0|dbg_0|dbg_uart_0|uart_state.TX_DATA2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_startb~0 , m_cpu0|dbg_0|mem_startb~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_startb~1 , m_cpu0|dbg_0|mem_startb~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_startb , m_cpu0|dbg_0|mem_startb, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|Selector0~0 , m_cpu0|dbg_0|Selector0~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|Selector0~1 , m_cpu0|dbg_0|Selector0~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_state.M_IDLE , m_cpu0|dbg_0|mem_state.M_IDLE, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_state_nxt.M_ACCESS~0 , m_cpu0|dbg_0|mem_state_nxt.M_ACCESS~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|Selector1~0 , m_cpu0|dbg_0|Selector1~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_state.M_SET_BRK , m_cpu0|dbg_0|mem_state.M_SET_BRK, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_state_nxt.M_ACCESS_BRK~0 , m_cpu0|dbg_0|mem_state_nxt.M_ACCESS_BRK~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_state.M_ACCESS_BRK , m_cpu0|dbg_0|mem_state.M_ACCESS_BRK, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_reg_wr~0 , m_cpu0|dbg_0|dbg_reg_wr~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_wr[1]~1 , m_cpu0|dbg_0|dbg_mem_wr[1]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|Equal7~2 , m_cpu0|execution_unit_0|Equal7~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|exec_dst_wr~0 , m_cpu0|frontend_0|exec_dst_wr~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|exec_dst_wr , m_cpu0|frontend_0|exec_dst_wr, omsp430_demo_top, 1
instance = comp, \B_PORT0[3]~input , B_PORT0[3]~input, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|clockCount~3 , m_uart0|uart_rx0|clockCount~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[12]~40 , m_cpu0|dbg_0|mem_cnt[12]~40, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[13]~42 , m_cpu0|dbg_0|mem_cnt[13]~42, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_addr[3]~feeder , m_cpu0|dbg_0|dbg_uart_0|dbg_addr[3]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|cmd_valid~0 , m_cpu0|dbg_0|dbg_uart_0|cmd_valid~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_addr[3] , m_cpu0|dbg_0|dbg_uart_0|dbg_addr[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_addr[4] , m_cpu0|dbg_0|dbg_uart_0|dbg_addr[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_addr[5] , m_cpu0|dbg_0|dbg_uart_0|dbg_addr[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|Decoder0~0 , m_cpu0|dbg_0|Decoder0~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|Decoder0~4 , m_cpu0|dbg_0|Decoder0~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|Decoder0~10 , m_cpu0|dbg_0|Decoder0~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|Equal7~11 , m_cpu0|execution_unit_0|Equal7~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_src_bin[0] , m_cpu0|frontend_0|inst_src_bin[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[11]~7 , m_cpu0|dbg_0|dbg_mem_dout[11]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder5~2 , m_cpu0|frontend_0|Decoder5~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_so[4] , m_cpu0|frontend_0|inst_so[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|comb~0 , m_cpu0|execution_unit_0|comb~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|ext_mem_din_sel[0] , m_cpu0|mem_backbone_0|ext_mem_din_sel[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[4]~10 , m_cpu0|dbg_0|mem_data[4]~10, omsp430_demo_top, 1
instance = comp, \B_PORT1[2]~input , B_PORT1[2]~input, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_pmem_en_dly , m_cpu0|mem_backbone_0|fe_pmem_en_dly, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_pmem_save , m_cpu0|mem_backbone_0|fe_pmem_save, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[15] , m_cpu0|mem_backbone_0|pmem_dout_bckup[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup_sel~0 , m_cpu0|mem_backbone_0|pmem_dout_bckup_sel~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup_sel , m_cpu0|mem_backbone_0|pmem_dout_bckup_sel, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_to_1hot[13]~3 , m_cpu0|frontend_0|inst_to_1hot[13]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_alu_nxt[6]~0 , m_cpu0|frontend_0|inst_alu_nxt[6]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_alu[6] , m_cpu0|frontend_0|inst_alu[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder5~4 , m_cpu0|frontend_0|Decoder5~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|alu_stat_7 , m_cpu0|frontend_0|alu_stat_7, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_alu[8] , m_cpu0|frontend_0|inst_alu[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[6]~15 , m_cpu0|dbg_0|dbg_mem_dout[6]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_ad[0] , m_cpu0|frontend_0|inst_ad[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_type[0] , m_cpu0|frontend_0|inst_type[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|dst_mdb_in_bw_sel~0 , m_cpu0|execution_unit_0|dst_mdb_in_bw_sel~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|dst_mdb_in_bw_sel~1 , m_cpu0|execution_unit_0|dst_mdb_in_bw_sel~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[1]~3 , m_cpu0|execution_unit_0|op_dst[1]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_ad_nxt[6]~0 , m_cpu0|frontend_0|inst_ad_nxt[6]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_type_nxt[2] , m_cpu0|frontend_0|inst_type_nxt[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_ad_nxt[6]~4 , m_cpu0|frontend_0|inst_ad_nxt[6]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_ad[6] , m_cpu0|frontend_0|inst_ad[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|comb~1 , m_cpu0|execution_unit_0|comb~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|dst_reg_dest_sel~0 , m_cpu0|execution_unit_0|dst_reg_dest_sel~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|dst_reg_dest_sel~1 , m_cpu0|execution_unit_0|dst_reg_dest_sel~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[1]~2 , m_cpu0|execution_unit_0|op_dst[1]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|Equal7~10 , m_cpu0|execution_unit_0|Equal7~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr6~2 , m_cpu0|frontend_0|WideOr6~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[3]~18 , m_cpu0|frontend_0|inst_dest[3]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|Equal7~7 , m_cpu0|execution_unit_0|Equal7~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[10]~6 , m_cpu0|dbg_0|dbg_mem_dout[10]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_so_nxt[7]~0 , m_cpu0|frontend_0|inst_so_nxt[7]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_so[7] , m_cpu0|frontend_0|inst_so[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_type[2] , m_cpu0|frontend_0|inst_type[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[2]~0 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[2]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~1 , m_cpu0|frontend_0|Decoder1~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_jmp_bin[0] , m_cpu0|frontend_0|inst_jmp_bin[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder3~11 , m_cpu0|frontend_0|Decoder3~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[0]~27 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[0]~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[0]~28 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[0]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder3~0 , m_cpu0|frontend_0|Decoder3~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_src[1]~1 , m_cpu0|frontend_0|inst_src[1]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~12 , m_cpu0|frontend_0|Decoder1~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_src[1]~0 , m_cpu0|frontend_0|inst_src[1]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[1]~26 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[1]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|comb~0 , m_cpu0|execution_unit_0|register_file_0|comb~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|comb~7 , m_cpu0|frontend_0|comb~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|alu_add , m_cpu0|frontend_0|alu_add, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_alu[3] , m_cpu0|frontend_0|inst_alu[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|comb~3 , m_cpu0|execution_unit_0|alu_0|comb~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|alu_src_inv~0 , m_cpu0|frontend_0|alu_src_inv~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|alu_src_inv~1 , m_cpu0|frontend_0|alu_src_inv~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_alu[0] , m_cpu0|frontend_0|inst_alu[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv_cmd , m_cpu0|execution_unit_0|alu_0|op_src_inv_cmd, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|Equal7~8 , m_cpu0|execution_unit_0|Equal7~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|src_reg_src_sel~0 , m_cpu0|execution_unit_0|src_reg_src_sel~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[4] , m_cpu0|mem_backbone_0|pmem_dout_bckup[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[4]~5 , m_cpu0|mem_backbone_0|fe_mdb_in[4]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|src_reg[0]~1 , m_cpu0|frontend_0|src_reg[0]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|src_reg[1]~0 , m_cpu0|frontend_0|src_reg[1]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Equal10~2 , m_cpu0|frontend_0|Equal10~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as_nxt[0]~10 , m_cpu0|frontend_0|inst_as_nxt[0]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as[0] , m_cpu0|frontend_0|inst_as[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|src_reg_src_sel~1 , m_cpu0|execution_unit_0|src_reg_src_sel~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|Equal7~3 , m_cpu0|execution_unit_0|Equal7~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|Equal7~6 , m_cpu0|execution_unit_0|Equal7~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|src_reg_src_sel~2 , m_cpu0|execution_unit_0|src_reg_src_sel~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|src_reg_dest_sel~0 , m_cpu0|execution_unit_0|src_reg_dest_sel~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|reg_sr_wr~0 , m_cpu0|execution_unit_0|reg_sr_wr~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as_nxt[7]~8 , m_cpu0|frontend_0|inst_as_nxt[7]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as_nxt[2]~9 , m_cpu0|frontend_0|inst_as_nxt[2]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as[2] , m_cpu0|frontend_0|inst_as[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as_nxt[3]~7 , m_cpu0|frontend_0|inst_as_nxt[3]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as[3] , m_cpu0|frontend_0|inst_as[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|comb~3 , m_cpu0|execution_unit_0|comb~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|src_mdb_in_val_sel~0 , m_cpu0|execution_unit_0|src_mdb_in_val_sel~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mb_wr_det~0 , m_cpu0|execution_unit_0|mb_wr_det~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|exec_no_wr~0 , m_cpu0|frontend_0|exec_no_wr~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_alu[11] , m_cpu0|frontend_0|inst_alu[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|Equal7~1 , m_cpu0|execution_unit_0|Equal7~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|exec_done~0 , m_cpu0|frontend_0|exec_done~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|always24~0 , m_cpu0|frontend_0|always24~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|exec_src_wr~0 , m_cpu0|frontend_0|exec_src_wr~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|exec_src_wr , m_cpu0|frontend_0|exec_src_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|exec_done~1 , m_cpu0|frontend_0|exec_done~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|exec_done~2 , m_cpu0|frontend_0|exec_done~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_irq_rst~0 , m_cpu0|frontend_0|inst_irq_rst~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_irq_rst , m_cpu0|frontend_0|inst_irq_rst, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|comb~5 , m_cpu0|execution_unit_0|comb~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mb_en~1 , m_cpu0|execution_unit_0|mb_en~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~7 , m_cpu0|frontend_0|Decoder1~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~7 , m_cpu0|frontend_0|Decoder0~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[7]~9 , m_cpu0|frontend_0|inst_dest[7]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[4]~8 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[4]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[5]~10 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[5]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~34 , m_cpu0|execution_unit_0|register_file_0|r7~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7_wr , m_cpu0|execution_unit_0|register_file_0|r7_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|reg_incr~0 , m_cpu0|execution_unit_0|reg_incr~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|reg_incr~1 , m_cpu0|execution_unit_0|reg_incr~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder3~7 , m_cpu0|frontend_0|Decoder3~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[7]~15 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[7]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[15]~29 , m_cpu0|execution_unit_0|register_file_0|r7[15]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[5] , m_cpu0|execution_unit_0|register_file_0|r7[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~6 , m_cpu0|frontend_0|Decoder1~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~6 , m_cpu0|frontend_0|Decoder0~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[8]~8 , m_cpu0|frontend_0|inst_dest[8]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~34 , m_cpu0|execution_unit_0|register_file_0|r8~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder3~5 , m_cpu0|frontend_0|Decoder3~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[8]~9 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[8]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8_wr , m_cpu0|execution_unit_0|register_file_0|r8_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[15]~29 , m_cpu0|execution_unit_0|register_file_0|r8[15]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[5] , m_cpu0|execution_unit_0|register_file_0|r8[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~68 , m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~68, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~0 , m_cpu0|frontend_0|Decoder1~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~0 , m_cpu0|frontend_0|Decoder0~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[2]~1 , m_cpu0|frontend_0|inst_dest[2]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~1 , m_cpu0|frontend_0|Decoder0~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[0]~2 , m_cpu0|frontend_0|inst_dest[0]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[0]~3 , m_cpu0|frontend_0|inst_dest[0]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[4]~2 , m_cpu0|frontend_0|mab[4]~2, omsp430_demo_top, 1
instance = comp, \I_IRQ0_N~input , I_IRQ0_N~input, omsp430_demo_top, 1
instance = comp, \I_IRQ1_N~input , I_IRQ1_N~input, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|get_irq_num~1 , m_cpu0|frontend_0|get_irq_num~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|irq_num[1] , m_cpu0|frontend_0|irq_num[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[2] , m_cpu0|frontend_0|pc[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|get_irq_num~0 , m_cpu0|frontend_0|get_irq_num~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|irq_num[0] , m_cpu0|frontend_0|irq_num[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[1]~0 , m_cpu0|frontend_0|pc_incr[1]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[1]~3 , m_cpu0|frontend_0|mab[1]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[1]~4 , m_cpu0|frontend_0|mab[1]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[1] , m_cpu0|frontend_0|pc[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[2]~2 , m_cpu0|frontend_0|pc_incr[2]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[3]~4 , m_cpu0|frontend_0|pc_incr[3]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[3]~7 , m_cpu0|frontend_0|mab[3]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[3]~8 , m_cpu0|frontend_0|mab[3]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[3]~feeder , m_cpu0|frontend_0|pc[3]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[3] , m_cpu0|frontend_0|pc[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[4]~6 , m_cpu0|frontend_0|pc_incr[4]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[15]~0 , m_cpu0|dbg_0|dbg_mem_dout[15]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|ext_dmem_en~0 , m_cpu0|mem_backbone_0|ext_dmem_en~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|ext_dmem_en~1 , m_cpu0|mem_backbone_0|ext_dmem_en~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|LessThan8~0 , m_cpu0|mem_backbone_0|LessThan8~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|ext_dmem_en~2 , m_cpu0|mem_backbone_0|ext_dmem_en~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_bit8_msk , m_cpu0|execution_unit_0|alu_0|op_bit8_msk, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~15 , m_cpu0|frontend_0|Decoder1~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~15 , m_cpu0|frontend_0|Decoder0~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[15]~17 , m_cpu0|frontend_0|inst_dest[15]~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15_wr , m_cpu0|execution_unit_0|register_file_0|r15_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder3~12 , m_cpu0|frontend_0|Decoder3~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[15]~29 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[15]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~14 , m_cpu0|frontend_0|Decoder0~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~14 , m_cpu0|frontend_0|Decoder1~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[13]~16 , m_cpu0|frontend_0|inst_dest[13]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in[11] , m_cpu0|execution_unit_0|alu_0|op_src_in[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|always7~0 , m_cpu0|frontend_0|always7~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_swbrk~3 , m_cpu0|dbg_0|dbg_swbrk~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|Decoder0~2 , m_cpu0|dbg_0|Decoder0~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|reg_wr[2] , m_cpu0|dbg_0|reg_wr[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|cpu_ctl[3] , m_cpu0|dbg_0|cpu_ctl[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_swbrk~2 , m_cpu0|dbg_0|dbg_swbrk~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_swbrk~4 , m_cpu0|dbg_0|dbg_swbrk~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_to_1hot[4]~2 , m_cpu0|frontend_0|inst_to_1hot[4]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_swbrk~0 , m_cpu0|dbg_0|dbg_swbrk~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_swbrk~1 , m_cpu0|dbg_0|dbg_swbrk~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|istep , m_cpu0|dbg_0|istep, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|inc_step[0] , m_cpu0|dbg_0|inc_step[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|inc_step~0 , m_cpu0|dbg_0|inc_step~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|inc_step[1] , m_cpu0|dbg_0|inc_step[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~18 , m_cpu0|dbg_0|comb~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|Decoder0~5 , m_cpu0|dbg_0|Decoder0~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~19 , m_cpu0|dbg_0|comb~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[8] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[5]~3 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[5]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|cpu_ctl[5] , m_cpu0|dbg_0|cpu_ctl[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_swbrk~6 , m_cpu0|dbg_0|dbg_swbrk~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|halt_flag~0 , m_cpu0|dbg_0|halt_flag~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|halt_flag~1 , m_cpu0|dbg_0|halt_flag~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|halt_flag , m_cpu0|dbg_0|halt_flag, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_halt_cmd~2 , m_cpu0|dbg_0|dbg_halt_cmd~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_halt_cmd~3 , m_cpu0|dbg_0|dbg_halt_cmd~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_halt_cmd~4 , m_cpu0|dbg_0|dbg_halt_cmd~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2~5 , m_cpu0|execution_unit_0|register_file_0|r2~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2[7]~6 , m_cpu0|execution_unit_0|register_file_0|r2[7]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2[3] , m_cpu0|execution_unit_0|register_file_0|r2[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|irq_detect~0 , m_cpu0|frontend_0|irq_detect~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Selector2~2 , m_cpu0|frontend_0|Selector2~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as_nxt[4]~0 , m_cpu0|frontend_0|inst_as_nxt[4]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as_nxt[5]~1 , m_cpu0|frontend_0|inst_as_nxt[5]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as_nxt[4]~6 , m_cpu0|frontend_0|inst_as_nxt[4]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sz_nxt~0 , m_cpu0|frontend_0|inst_sz_nxt~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Equal5~0 , m_cpu0|frontend_0|Equal5~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_swbrk~5 , m_cpu0|dbg_0|dbg_swbrk~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_halt_cmd , m_cpu0|dbg_0|dbg_halt_cmd, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|i_state_nxt.I_EXT1~0 , m_cpu0|frontend_0|i_state_nxt.I_EXT1~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|i_state_nxt.I_EXT1~1 , m_cpu0|frontend_0|i_state_nxt.I_EXT1~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|i_state.I_EXT1 , m_cpu0|frontend_0|i_state.I_EXT1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Add2~1 , m_cpu0|frontend_0|Add2~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sz[1] , m_cpu0|frontend_0|inst_sz[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Add2~0 , m_cpu0|frontend_0|Add2~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sz[0] , m_cpu0|frontend_0|inst_sz[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|i_state_nxt.I_EXT2~0 , m_cpu0|frontend_0|i_state_nxt.I_EXT2~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|i_state.I_EXT2 , m_cpu0|frontend_0|i_state.I_EXT2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as[4] , m_cpu0|frontend_0|inst_as[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_ad_nxt[4]~2 , m_cpu0|frontend_0|inst_ad_nxt[4]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_ad_nxt[4]~5 , m_cpu0|frontend_0|inst_ad_nxt[4]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_ad[4] , m_cpu0|frontend_0|inst_ad[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|comb~5 , m_cpu0|frontend_0|comb~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|comb~6 , m_cpu0|frontend_0|comb~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[1]~0 , m_cpu0|frontend_0|ext_nxt[1]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[2]~2 , m_cpu0|frontend_0|ext_nxt[2]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[3]~4 , m_cpu0|frontend_0|ext_nxt[3]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[4]~6 , m_cpu0|frontend_0|ext_nxt[4]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[5]~8 , m_cpu0|frontend_0|ext_nxt[5]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[6]~10 , m_cpu0|frontend_0|ext_nxt[6]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[7]~12 , m_cpu0|frontend_0|ext_nxt[7]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[8]~14 , m_cpu0|frontend_0|ext_nxt[8]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[9]~16 , m_cpu0|frontend_0|ext_nxt[9]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[10]~18 , m_cpu0|frontend_0|ext_nxt[10]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[11]~20 , m_cpu0|frontend_0|ext_nxt[11]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[11]~12 , m_cpu0|frontend_0|inst_sext[11]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[5] , m_cpu0|mem_backbone_0|pmem_dout_bckup[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as_nxt[12]~11 , m_cpu0|frontend_0|inst_as_nxt[12]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as_nxt[5]~12 , m_cpu0|frontend_0|inst_as_nxt[5]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as_nxt[7]~4 , m_cpu0|frontend_0|inst_as_nxt[7]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|sconst_nxt~4 , m_cpu0|frontend_0|sconst_nxt~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|sconst_nxt~8 , m_cpu0|frontend_0|sconst_nxt~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|sconst_nxt[1]~5 , m_cpu0|frontend_0|sconst_nxt[1]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|always7~1 , m_cpu0|frontend_0|always7~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as[5] , m_cpu0|frontend_0|inst_as[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext_rdy~0 , m_cpu0|frontend_0|inst_sext_rdy~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[9]~15 , m_cpu0|frontend_0|inst_sext[9]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[11] , m_cpu0|frontend_0|inst_sext[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[12]~22 , m_cpu0|frontend_0|ext_nxt[12]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[13]~24 , m_cpu0|frontend_0|ext_nxt[13]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[13]~13 , m_cpu0|frontend_0|inst_sext[13]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[13] , m_cpu0|frontend_0|inst_sext[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5_wr , m_cpu0|execution_unit_0|register_file_0|r5_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[3]~15 , m_cpu0|execution_unit_0|op_src[3]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mab_lsb~0 , m_cpu0|execution_unit_0|mab_lsb~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mab_lsb , m_cpu0|execution_unit_0|mab_lsb, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[5]~1 , m_cpu0|execution_unit_0|mdb_in_bw[5]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|comb~1 , m_cpu0|mem_backbone_0|comb~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt~14 , m_cpu0|execution_unit_0|mdb_out_nxt~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[7]~11 , m_cpu0|execution_unit_0|mdb_out_nxt[7]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[1] , m_cpu0|execution_unit_0|mdb_out_nxt[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[1]~7 , m_cpu0|mem_backbone_0|dmem_din[1]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_addr[0]~0 , m_cpu0|mem_backbone_0|dmem_addr[0]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_addr[1]~1 , m_cpu0|mem_backbone_0|dmem_addr[1]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4~29 , m_cpu0|execution_unit_0|register_file_0|r4~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[9]~28 , m_cpu0|execution_unit_0|register_file_0|r4[9]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[3] , m_cpu0|execution_unit_0|register_file_0|r4[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~3 , m_cpu0|frontend_0|Decoder1~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~3 , m_cpu0|frontend_0|Decoder0~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[3]~5 , m_cpu0|frontend_0|inst_dest[3]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3_wr , m_cpu0|execution_unit_0|register_file_0|r3_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[3] , m_cpu0|execution_unit_0|register_file_0|r3[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~11 , m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~11 , m_cpu0|frontend_0|Decoder1~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~11 , m_cpu0|frontend_0|Decoder0~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[11]~13 , m_cpu0|frontend_0|inst_dest[11]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~30 , m_cpu0|execution_unit_0|register_file_0|r12~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12_wr , m_cpu0|execution_unit_0|register_file_0|r12_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder3~8 , m_cpu0|frontend_0|Decoder3~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[12]~17 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[12]~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[7]~29 , m_cpu0|execution_unit_0|register_file_0|r12[7]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[3] , m_cpu0|execution_unit_0|register_file_0|r12[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~30 , m_cpu0|execution_unit_0|register_file_0|r11~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11_wr , m_cpu0|execution_unit_0|register_file_0|r11_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder3~9 , m_cpu0|frontend_0|Decoder3~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[11]~19 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[11]~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[12]~29 , m_cpu0|execution_unit_0|register_file_0|r11[12]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[3] , m_cpu0|execution_unit_0|register_file_0|r11[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~17 , m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~30 , m_cpu0|execution_unit_0|register_file_0|r10~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder3~6 , m_cpu0|frontend_0|Decoder3~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[10]~10 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[10]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10_wr , m_cpu0|execution_unit_0|register_file_0|r10_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[3]~29 , m_cpu0|execution_unit_0|register_file_0|r10[3]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[3] , m_cpu0|execution_unit_0|register_file_0|r10[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~28 , m_cpu0|execution_unit_0|register_file_0|r9~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[9]~12 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[9]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[9]~13 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[9]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[9]~14 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[9]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[8]~27 , m_cpu0|execution_unit_0|register_file_0|r9[8]~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[3] , m_cpu0|execution_unit_0|register_file_0|r9[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~16 , m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[1]~14 , m_cpu0|frontend_0|inst_dest[1]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~12 , m_cpu0|frontend_0|Decoder0~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|comb~7 , m_cpu0|execution_unit_0|comb~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|reg_sp_wr~3 , m_cpu0|execution_unit_0|reg_sp_wr~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|comb~2 , m_cpu0|execution_unit_0|comb~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|comb~4 , m_cpu0|execution_unit_0|comb~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|reg_sp_wr~2 , m_cpu0|execution_unit_0|reg_sp_wr~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[3]~10 , m_cpu0|execution_unit_0|register_file_0|r1[3]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1_wr , m_cpu0|execution_unit_0|register_file_0|r1_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[8]~15 , m_cpu0|execution_unit_0|register_file_0|r1[8]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[3] , m_cpu0|execution_unit_0|register_file_0|r1[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest~18 , m_cpu0|execution_unit_0|register_file_0|reg_dest~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~13 , m_cpu0|frontend_0|Decoder0~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~13 , m_cpu0|frontend_0|Decoder1~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[14]~15 , m_cpu0|frontend_0|inst_dest[14]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~28 , m_cpu0|execution_unit_0|register_file_0|r14~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[9]~27 , m_cpu0|execution_unit_0|register_file_0|r14[9]~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[3] , m_cpu0|execution_unit_0|register_file_0|r14[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~30 , m_cpu0|execution_unit_0|register_file_0|r13~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder3~10 , m_cpu0|frontend_0|Decoder3~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[13]~24 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[13]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13_wr , m_cpu0|execution_unit_0|register_file_0|r13_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[13]~29 , m_cpu0|execution_unit_0|register_file_0|r13[13]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[3] , m_cpu0|execution_unit_0|register_file_0|r13[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~19 , m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~20 , m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~4 , m_cpu0|frontend_0|Decoder1~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~4 , m_cpu0|frontend_0|Decoder0~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[6]~6 , m_cpu0|frontend_0|inst_dest[6]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~30 , m_cpu0|execution_unit_0|register_file_0|r5~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder3~4 , m_cpu0|frontend_0|Decoder3~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~5 , m_cpu0|frontend_0|Decoder1~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[5]~7 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[5]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[5]~29 , m_cpu0|execution_unit_0|register_file_0|r5[5]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[3] , m_cpu0|execution_unit_0|register_file_0|r5[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~13 , m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~30 , m_cpu0|execution_unit_0|register_file_0|r8~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[3] , m_cpu0|execution_unit_0|register_file_0|r8[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~30 , m_cpu0|execution_unit_0|register_file_0|r7~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[3] , m_cpu0|execution_unit_0|register_file_0|r7[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~14 , m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~15 , m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~30 , m_cpu0|execution_unit_0|register_file_0|r15~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[5]~29 , m_cpu0|execution_unit_0|register_file_0|r15[5]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[3] , m_cpu0|execution_unit_0|register_file_0|r15[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~12 , m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~21 , m_cpu0|execution_unit_0|register_file_0|reg_dest[3]~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[3]~7 , m_cpu0|execution_unit_0|op_dst[3]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_addr[3]~3 , m_cpu0|mem_backbone_0|dmem_addr[3]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_addr[4]~4 , m_cpu0|mem_backbone_0|dmem_addr[4]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[13]~26 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[13]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[14]~28 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[14]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[14]~26 , m_cpu0|frontend_0|ext_nxt[14]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext_rdy , m_cpu0|frontend_0|inst_dext_rdy, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[14] , m_cpu0|frontend_0|inst_dext[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr2~0 , m_cpu0|frontend_0|WideOr2~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as[7] , m_cpu0|frontend_0|inst_as[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[7]~8 , m_cpu0|execution_unit_0|op_src[7]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[7]~9 , m_cpu0|execution_unit_0|op_src[7]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[7]~10 , m_cpu0|execution_unit_0|op_src[7]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf_en , m_cpu0|execution_unit_0|mdb_in_buf_en, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf_valid~0 , m_cpu0|execution_unit_0|mdb_in_buf_valid~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf_valid , m_cpu0|execution_unit_0|mdb_in_buf_valid, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|src_mdb_in_val_sel~1 , m_cpu0|execution_unit_0|src_mdb_in_val_sel~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[7]~11 , m_cpu0|execution_unit_0|op_src[7]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[14]~6 , m_cpu0|frontend_0|inst_sext[14]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[14] , m_cpu0|frontend_0|inst_sext[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[14]~57 , m_cpu0|execution_unit_0|op_src[14]~57, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[14] , m_cpu0|execution_unit_0|mdb_in_buf[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[14]~58 , m_cpu0|execution_unit_0|op_src[14]~58, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[14]~59 , m_cpu0|execution_unit_0|op_src[14]~59, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[14] , m_cpu0|execution_unit_0|alu_0|op_src_inv[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_to_1hot[13] , m_cpu0|frontend_0|inst_to_1hot[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_alu[5] , m_cpu0|frontend_0|inst_alu[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[14]~44 , m_cpu0|execution_unit_0|op_dst[14]~44, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[14]~19 , m_cpu0|execution_unit_0|alu_0|alu_short[14]~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|alu_and~0 , m_cpu0|frontend_0|alu_and~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|alu_and~1 , m_cpu0|frontend_0|alu_and~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_alu[4] , m_cpu0|frontend_0|inst_alu[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[14]~20 , m_cpu0|execution_unit_0|alu_0|alu_short[14]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[14]~4 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[14]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[12]~18 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[12]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[11]~20 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[11]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|alu_shift~0 , m_cpu0|frontend_0|alu_shift~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_alu[10] , m_cpu0|frontend_0|inst_alu[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder5~5 , m_cpu0|frontend_0|Decoder5~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_so[1] , m_cpu0|frontend_0|inst_so[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[14]~68 , m_cpu0|execution_unit_0|op_src[14]~68, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_so[3] , m_cpu0|frontend_0|inst_so[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[6] , m_cpu0|execution_unit_0|mdb_in_buf[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[6] , m_cpu0|frontend_0|inst_dext[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[6]~5 , m_cpu0|frontend_0|inst_sext[6]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[6] , m_cpu0|frontend_0|inst_sext[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[6]~45 , m_cpu0|execution_unit_0|op_src[6]~45, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[6]~46 , m_cpu0|execution_unit_0|op_src[6]~46, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[6]~47 , m_cpu0|execution_unit_0|op_src[6]~47, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[6]~67 , m_cpu0|execution_unit_0|op_src[6]~67, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[6]~37 , m_cpu0|execution_unit_0|alu_0|alu_short[6]~37, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[0] , m_cpu0|frontend_0|pc[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[0]~25 , m_cpu0|frontend_0|mab[0]~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[0]~3 , m_cpu0|execution_unit_0|mdb_out_nxt[0]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[0]~feeder , m_cpu0|execution_unit_0|mdb_out_nxt[0]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[0] , m_cpu0|execution_unit_0|mdb_out_nxt[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[0]~9 , m_cpu0|mem_backbone_0|dmem_din[0]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[7] , m_cpu0|execution_unit_0|alu_0|op_src_inv[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[7] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~36 , m_cpu0|execution_unit_0|register_file_0|r11~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[7] , m_cpu0|execution_unit_0|register_file_0|r11[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~120 , m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~120, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~34 , m_cpu0|execution_unit_0|register_file_0|r9~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[7] , m_cpu0|execution_unit_0|register_file_0|r9[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~36 , m_cpu0|execution_unit_0|register_file_0|r10~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[7] , m_cpu0|execution_unit_0|register_file_0|r10[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~119 , m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~119, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~34 , m_cpu0|execution_unit_0|register_file_0|r14~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[7] , m_cpu0|execution_unit_0|register_file_0|r14[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~36 , m_cpu0|execution_unit_0|register_file_0|r13~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[7] , m_cpu0|execution_unit_0|register_file_0|r13[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~122 , m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~122, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[7]~3 , m_cpu0|execution_unit_0|register_file_0|r1[7]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[7] , m_cpu0|execution_unit_0|register_file_0|r1[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest~121 , m_cpu0|execution_unit_0|register_file_0|reg_dest~121, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~123 , m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~123, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~36 , m_cpu0|execution_unit_0|register_file_0|r15~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[7] , m_cpu0|execution_unit_0|register_file_0|r15[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~36 , m_cpu0|execution_unit_0|register_file_0|r6~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6_wr , m_cpu0|execution_unit_0|register_file_0|r6_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder3~3 , m_cpu0|frontend_0|Decoder3~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[6]~5 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[6]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[11]~29 , m_cpu0|execution_unit_0|register_file_0|r6[11]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[7] , m_cpu0|execution_unit_0|register_file_0|r6[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~36 , m_cpu0|execution_unit_0|register_file_0|r5~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[7] , m_cpu0|execution_unit_0|register_file_0|r5[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~116 , m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~116, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~36 , m_cpu0|execution_unit_0|register_file_0|r8~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[7] , m_cpu0|execution_unit_0|register_file_0|r8[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~36 , m_cpu0|execution_unit_0|register_file_0|r7~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[7] , m_cpu0|execution_unit_0|register_file_0|r7[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~117 , m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~117, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[7] , m_cpu0|execution_unit_0|register_file_0|r3[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4~36 , m_cpu0|execution_unit_0|register_file_0|r4~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[7] , m_cpu0|execution_unit_0|register_file_0|r4[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~115 , m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~115, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2~8 , m_cpu0|execution_unit_0|register_file_0|r2~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2[7] , m_cpu0|execution_unit_0|register_file_0|r2[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~114 , m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~114, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~118 , m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~118, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~124 , m_cpu0|execution_unit_0|register_file_0|reg_dest[7]~124, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[7]~33 , m_cpu0|execution_unit_0|op_dst[7]~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[7]~3 , m_cpu0|frontend_0|inst_sext[7]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[7] , m_cpu0|frontend_0|inst_sext[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[7]~34 , m_cpu0|execution_unit_0|op_dst[7]~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[7]~35 , m_cpu0|execution_unit_0|op_dst[7]~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[6] , m_cpu0|execution_unit_0|alu_0|op_src_inv[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[6] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[5] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext~16 , m_cpu0|frontend_0|inst_sext~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[3]~10 , m_cpu0|frontend_0|inst_sext[3]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|sconst_nxt~6 , m_cpu0|frontend_0|sconst_nxt~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[3] , m_cpu0|frontend_0|inst_sext[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[3] , m_cpu0|frontend_0|inst_dext[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[3]~16 , m_cpu0|execution_unit_0|op_src[3]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[3] , m_cpu0|execution_unit_0|mdb_in_buf[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[3]~17 , m_cpu0|execution_unit_0|op_src[3]~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[3]~18 , m_cpu0|execution_unit_0|op_src[3]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[3] , m_cpu0|execution_unit_0|alu_0|op_src_inv[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[3] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext~17 , m_cpu0|frontend_0|inst_sext~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[2]~8 , m_cpu0|frontend_0|inst_sext[2]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|sconst_nxt[2]~7 , m_cpu0|frontend_0|sconst_nxt[2]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[2] , m_cpu0|frontend_0|inst_sext[2], omsp430_demo_top, 1
instance = comp, \B_PORT1[1]~input , B_PORT1[1]~input, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_addr[3]~2 , m_cpu0|mem_backbone_0|per_addr[3]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|ext_per_en~0 , m_cpu0|mem_backbone_0|ext_per_en~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_addr[2]~3 , m_cpu0|mem_backbone_0|per_addr[2]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|sfr_0|reg_rd[4]~4 , m_cpu0|sfr_0|reg_rd[4]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_addr[4]~1 , m_cpu0|mem_backbone_0|per_addr[4]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_addr[6]~6 , m_cpu0|mem_backbone_0|per_addr[6]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[8]~14 , m_cpu0|frontend_0|inst_sext[8]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[8] , m_cpu0|frontend_0|inst_sext[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[8]~25 , m_cpu0|execution_unit_0|op_dst[8]~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[8]~5 , m_cpu0|dbg_0|dbg_mem_dout[8]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[8]~45 , m_cpu0|execution_unit_0|op_dst[8]~45, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[8]~47 , m_cpu0|execution_unit_0|alu_0|alu_short[8]~47, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[7]~14 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[7]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[8]~16 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[8]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[8]~14 , m_cpu0|execution_unit_0|register_file_0|r1[8]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|pc_sw[8]~5 , m_cpu0|execution_unit_0|register_file_0|pc_sw[8]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[8] , m_cpu0|execution_unit_0|register_file_0|r1[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src~110 , m_cpu0|execution_unit_0|register_file_0|reg_src~110, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[5]~8 , m_cpu0|frontend_0|pc_incr[5]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[6]~10 , m_cpu0|frontend_0|pc_incr[6]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[6]~13 , m_cpu0|frontend_0|mab[6]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[6]~14 , m_cpu0|frontend_0|mab[6]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[6] , m_cpu0|frontend_0|pc[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[7]~12 , m_cpu0|frontend_0|pc_incr[7]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[8]~14 , m_cpu0|frontend_0|pc_incr[8]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[8]~17 , m_cpu0|frontend_0|mab[8]~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[8]~18 , m_cpu0|frontend_0|mab[8]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[8] , m_cpu0|frontend_0|pc[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder3~13 , m_cpu0|frontend_0|Decoder3~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[2]~31 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[2]~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[2]~32 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[2]~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[15]~30 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[15]~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~23 , m_cpu0|execution_unit_0|register_file_0|r15~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[8] , m_cpu0|execution_unit_0|register_file_0|r15[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2[8]~3 , m_cpu0|execution_unit_0|register_file_0|r2[8]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat[3]~3 , m_cpu0|execution_unit_0|alu_0|alu_stat[3]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[5]~8 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[5]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[7]~16 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[7]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[13]~25 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[13]~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[11]~22 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[11]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[12]~24 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[12]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~20 , m_cpu0|execution_unit_0|register_file_0|r10~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[12] , m_cpu0|execution_unit_0|register_file_0|r10[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~20 , m_cpu0|execution_unit_0|register_file_0|r11~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[12] , m_cpu0|execution_unit_0|register_file_0|r11[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~61 , m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~61, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~18 , m_cpu0|execution_unit_0|register_file_0|r9~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[12] , m_cpu0|execution_unit_0|register_file_0|r9[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~20 , m_cpu0|execution_unit_0|register_file_0|r8~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[12] , m_cpu0|execution_unit_0|register_file_0|r8[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~59 , m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~59, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~20 , m_cpu0|execution_unit_0|register_file_0|r5~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[12] , m_cpu0|execution_unit_0|register_file_0|r5[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4~22 , m_cpu0|execution_unit_0|register_file_0|r4~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[12] , m_cpu0|execution_unit_0|register_file_0|r4[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~57 , m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~57, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~20 , m_cpu0|execution_unit_0|register_file_0|r6~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[12] , m_cpu0|execution_unit_0|register_file_0|r6[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~20 , m_cpu0|execution_unit_0|register_file_0|r7~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[12] , m_cpu0|execution_unit_0|register_file_0|r7[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~58 , m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~58, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[2]~69 , m_cpu0|execution_unit_0|op_src[2]~69, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt~13 , m_cpu0|execution_unit_0|mdb_out_nxt~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[2] , m_cpu0|execution_unit_0|mdb_out_nxt[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[10]~feeder , m_cpu0|execution_unit_0|mdb_out_nxt[10]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[10] , m_cpu0|execution_unit_0|mdb_out_nxt[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[10]~2 , m_cpu0|mem_backbone_0|per_din[10]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[10]~12 , m_cpu0|mem_backbone_0|per_din[10]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_we[1]~2 , m_cpu0|mem_backbone_0|per_we[1]~2, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|reg_sel~0 , m_regs_gpio0|reg_sel~0, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|reg_sel~1 , m_regs_gpio0|reg_sel~1, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|reg_sel , m_regs_gpio0|reg_sel, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|reg_hi_wr[1]~0 , m_regs_gpio0|reg_hi_wr[1]~0, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir0[2] , m_regs_gpio0|o_dir0[2], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|dir0_rd[10] , m_regs_gpio0|dir0_rd[10], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|reg_sel , m_regs_uart0|reg_sel, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|reg_hi_wr[5]~0 , m_regs_uart0|reg_hi_wr[5]~0, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_txdata[2] , m_regs_uart0|o_txdata[2], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|reg_sel , m_regs_i2c0|reg_sel, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|reg_hi_wr[5]~1 , m_regs_i2c0|reg_hi_wr[5]~1, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_txd[2] , m_regs_i2c0|o_txd[2], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|reg_rd[5]~2 , m_regs_i2c0|reg_rd[5]~2, omsp430_demo_top, 1
instance = comp, \per_miso[10]~8 , per_miso[10]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_wen[0]~0 , m_cpu0|mem_backbone_0|dmem_wen[0]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_we[0]~0 , m_cpu0|mem_backbone_0|per_we[0]~0, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|reg_lo_wr[2]~6 , m_regs_i2c0|reg_lo_wr[2]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt~10 , m_cpu0|execution_unit_0|mdb_out_nxt~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[4] , m_cpu0|execution_unit_0|mdb_out_nxt[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[4]~15 , m_cpu0|mem_backbone_0|per_din[4]~15, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_wr~0 , m_regs_i2c0|o_wr~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|always2~0 , m_i2c_master0|always2~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~19 , m_i2c_master0|c_state~19, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state.ST_IDLE , m_i2c_master0|c_state.ST_IDLE, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[7]~14 , m_cpu0|mem_backbone_0|per_din[7]~14, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_sta~1 , m_regs_i2c0|o_sta~1, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_sta , m_regs_i2c0|o_sta, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~22 , m_i2c_master0|c_state~22, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~20 , m_i2c_master0|c_state~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt~17 , m_cpu0|execution_unit_0|mdb_out_nxt~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[6] , m_cpu0|execution_unit_0|mdb_out_nxt[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[6]~21 , m_cpu0|mem_backbone_0|per_din[6]~21, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_sto~0 , m_regs_i2c0|o_sto~0, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_sto , m_regs_i2c0|o_sto, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|Selector10~0 , m_i2c_master0|Selector10~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~21 , m_i2c_master0|c_state~21, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state.ST_START , m_i2c_master0|c_state.ST_START, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~26 , m_i2c_master0|c_state~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt~15 , m_cpu0|execution_unit_0|mdb_out_nxt~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[5] , m_cpu0|execution_unit_0|mdb_out_nxt[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[5]~20 , m_cpu0|mem_backbone_0|per_din[5]~20, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_rd~0 , m_regs_i2c0|o_rd~0, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_rd , m_regs_i2c0|o_rd, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|dcnt~3 , m_i2c_master0|dcnt~3, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~23 , m_i2c_master0|c_state~23, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~24 , m_i2c_master0|c_state~24, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~33 , m_i2c_master0|c_state~33, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state.ST_READ , m_i2c_master0|c_state.ST_READ, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|shift~0 , m_i2c_master0|shift~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|shift~1 , m_i2c_master0|shift~1, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|shift , m_i2c_master0|shift, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|dcnt[1]~0 , m_i2c_master0|dcnt[1]~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|dcnt[0] , m_i2c_master0|dcnt[0], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|dcnt~2 , m_i2c_master0|dcnt~2, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|dcnt[1] , m_i2c_master0|dcnt[1], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|Add0~0 , m_i2c_master0|Add0~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|dcnt~1 , m_i2c_master0|dcnt~1, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|dcnt[2] , m_i2c_master0|dcnt[2], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|WideOr0 , m_i2c_master0|WideOr0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~25 , m_i2c_master0|c_state~25, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~27 , m_i2c_master0|c_state~27, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state.ST_WRITE , m_i2c_master0|c_state.ST_WRITE, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~31 , m_i2c_master0|c_state~31, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~32 , m_i2c_master0|c_state~32, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state.ST_ACK , m_i2c_master0|c_state.ST_ACK, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~28 , m_i2c_master0|c_state~28, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~29 , m_i2c_master0|c_state~29, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~30 , m_i2c_master0|c_state~30, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state.ST_STOP , m_i2c_master0|c_state.ST_STOP, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|c_state~18 , m_i2c_master0|c_state~18, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|cmd_ack~4 , m_i2c_master0|cmd_ack~4, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|cmd_ack , m_i2c_master0|cmd_ack, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|reg_lo_wr[6]~4 , m_regs_i2c0|reg_lo_wr[6]~4, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_sta~0 , m_regs_i2c0|o_sta~0, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_wr , m_regs_i2c0|o_wr, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|go~0 , m_i2c_master0|go~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|Selector0~0 , m_i2c_master0|Selector0~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd~11 , m_i2c_master0|core_cmd~11, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd~12 , m_i2c_master0|core_cmd~12, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd~13 , m_i2c_master0|core_cmd~13, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd[1] , m_i2c_master0|core_cmd[1], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd~8 , m_i2c_master0|core_cmd~8, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd[3]~3 , m_i2c_master0|core_cmd[3]~3, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd~9 , m_i2c_master0|core_cmd~9, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd~10 , m_i2c_master0|core_cmd~10, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd[3]~5 , m_i2c_master0|core_cmd[3]~5, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd[2] , m_i2c_master0|core_cmd[2], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd~6 , m_i2c_master0|core_cmd~6, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd~7 , m_i2c_master0|core_cmd~7, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd[0] , m_i2c_master0|core_cmd[0], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd~2 , m_i2c_master0|core_cmd~2, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd~4 , m_i2c_master0|core_cmd~4, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd~14 , m_i2c_master0|core_cmd~14, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_cmd[3] , m_i2c_master0|core_cmd[3], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~16 , m_i2c_master0|bit_controller|c_state~16, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~17 , m_i2c_master0|bit_controller|c_state~17, omsp430_demo_top, 1
instance = comp, \B_I2C_SCL~input , B_I2C_SCL~input, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cSCL[0] , m_i2c_master0|bit_controller|cSCL[0], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cSCL[1]~feeder , m_i2c_master0|bit_controller|cSCL[1]~feeder, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cSCL[1] , m_i2c_master0|bit_controller|cSCL[1], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|fSCL[0]~0 , m_i2c_master0|bit_controller|fSCL[0]~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[0]~14 , m_i2c_master0|bit_controller|filter_cnt[0]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[2]~17 , m_cpu0|mem_backbone_0|per_din[2]~17, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[2]~5 , m_regs_i2c0|o_prer[2]~5, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|reg_lo_wr[0]~7 , m_regs_i2c0|reg_lo_wr[0]~7, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[2] , m_regs_i2c0|o_prer[2], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[2]~_wirecell , m_regs_i2c0|o_prer[2]~_wirecell, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|reg_lo_wr[2]~5 , m_regs_i2c0|reg_lo_wr[2]~5, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_core_en , m_regs_i2c0|o_core_en, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|always4~0 , m_i2c_master0|bit_controller|always4~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[0] , m_i2c_master0|bit_controller|filter_cnt[0], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[1]~16 , m_i2c_master0|bit_controller|filter_cnt[1]~16, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[3]~2 , m_regs_i2c0|o_prer[3]~2, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[3] , m_regs_i2c0|o_prer[3], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[3]~_wirecell , m_regs_i2c0|o_prer[3]~_wirecell, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[1] , m_i2c_master0|bit_controller|filter_cnt[1], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[2]~18 , m_i2c_master0|bit_controller|filter_cnt[2]~18, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[4]~1 , m_regs_i2c0|o_prer[4]~1, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[4] , m_regs_i2c0|o_prer[4], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[4]~_wirecell , m_regs_i2c0|o_prer[4]~_wirecell, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[2] , m_i2c_master0|bit_controller|filter_cnt[2], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[3]~20 , m_i2c_master0|bit_controller|filter_cnt[3]~20, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[5]~10 , m_regs_i2c0|o_prer[5]~10, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[5] , m_regs_i2c0|o_prer[5], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[5]~_wirecell , m_regs_i2c0|o_prer[5]~_wirecell, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[3] , m_i2c_master0|bit_controller|filter_cnt[3], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[4]~22 , m_i2c_master0|bit_controller|filter_cnt[4]~22, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[6]~13 , m_regs_i2c0|o_prer[6]~13, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[6] , m_regs_i2c0|o_prer[6], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[6]~_wirecell , m_regs_i2c0|o_prer[6]~_wirecell, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[4] , m_i2c_master0|bit_controller|filter_cnt[4], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[5]~24 , m_i2c_master0|bit_controller|filter_cnt[5]~24, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[7]~14 , m_regs_i2c0|o_prer[7]~14, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[7] , m_regs_i2c0|o_prer[7], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[7]~_wirecell , m_regs_i2c0|o_prer[7]~_wirecell, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[5] , m_i2c_master0|bit_controller|filter_cnt[5], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[6]~26 , m_i2c_master0|bit_controller|filter_cnt[6]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[8]~6 , m_cpu0|mem_backbone_0|per_din[8]~6, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[8]~8 , m_regs_i2c0|o_prer[8]~8, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|reg_hi_wr[1]~0 , m_regs_i2c0|reg_hi_wr[1]~0, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[8] , m_regs_i2c0|o_prer[8], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[8]~_wirecell , m_regs_i2c0|o_prer[8]~_wirecell, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[6] , m_i2c_master0|bit_controller|filter_cnt[6], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[7]~28 , m_i2c_master0|bit_controller|filter_cnt[7]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[9] , m_cpu0|frontend_0|pc[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[9]~16 , m_cpu0|frontend_0|pc_incr[9]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[9]~19 , m_cpu0|frontend_0|mab[9]~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[9]~4 , m_cpu0|execution_unit_0|mdb_out_nxt[9]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[9]~feeder , m_cpu0|execution_unit_0|mdb_out_nxt[9]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[9] , m_cpu0|execution_unit_0|mdb_out_nxt[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[9]~3 , m_cpu0|mem_backbone_0|per_din[9]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[9]~13 , m_cpu0|mem_backbone_0|per_din[9]~13, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[9]~7 , m_regs_i2c0|o_prer[9]~7, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[9] , m_regs_i2c0|o_prer[9], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[9]~_wirecell , m_regs_i2c0|o_prer[9]~_wirecell, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[7] , m_i2c_master0|bit_controller|filter_cnt[7], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[8]~30 , m_i2c_master0|bit_controller|filter_cnt[8]~30, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[10]~4 , m_regs_i2c0|o_prer[10]~4, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[10] , m_regs_i2c0|o_prer[10], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[10]~_wirecell , m_regs_i2c0|o_prer[10]~_wirecell, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[8] , m_i2c_master0|bit_controller|filter_cnt[8], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[9]~32 , m_i2c_master0|bit_controller|filter_cnt[9]~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[11]~feeder , m_cpu0|execution_unit_0|mdb_out_nxt[11]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~24 , m_cpu0|execution_unit_0|register_file_0|r8~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[10] , m_cpu0|execution_unit_0|register_file_0|r8[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~22 , m_cpu0|execution_unit_0|register_file_0|r9~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[10] , m_cpu0|execution_unit_0|register_file_0|r9[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~128 , m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~128, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4~24 , m_cpu0|execution_unit_0|register_file_0|r4~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[10] , m_cpu0|execution_unit_0|register_file_0|r4[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~24 , m_cpu0|execution_unit_0|register_file_0|r5~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[10] , m_cpu0|execution_unit_0|register_file_0|r5[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~126 , m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~126, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[10] , m_cpu0|execution_unit_0|register_file_0|r3[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~125 , m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~125, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~24 , m_cpu0|execution_unit_0|register_file_0|r7~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[10] , m_cpu0|execution_unit_0|register_file_0|r7[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~24 , m_cpu0|execution_unit_0|register_file_0|r6~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[10] , m_cpu0|execution_unit_0|register_file_0|r6[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~127 , m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~127, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~129 , m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~129, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~24 , m_cpu0|execution_unit_0|register_file_0|r13~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[10] , m_cpu0|execution_unit_0|register_file_0|r13[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~24 , m_cpu0|execution_unit_0|register_file_0|r12~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[10] , m_cpu0|execution_unit_0|register_file_0|r12[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~131 , m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~131, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14_wr , m_cpu0|execution_unit_0|register_file_0|r14_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~22 , m_cpu0|execution_unit_0|register_file_0|r14~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[10] , m_cpu0|execution_unit_0|register_file_0|r14[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~132 , m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~132, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[1]~19 , m_cpu0|frontend_0|inst_dest[1]~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[10]~11 , m_cpu0|execution_unit_0|register_file_0|r1[10]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[10] , m_cpu0|execution_unit_0|register_file_0|r1[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~133 , m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~133, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~24 , m_cpu0|execution_unit_0|register_file_0|r11~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[10] , m_cpu0|execution_unit_0|register_file_0|r11[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~24 , m_cpu0|execution_unit_0|register_file_0|r10~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[10] , m_cpu0|execution_unit_0|register_file_0|r10[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~130 , m_cpu0|execution_unit_0|register_file_0|reg_dest[10]~130, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[10] , m_cpu0|execution_unit_0|register_file_0|reg_dest[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[10]~36 , m_cpu0|execution_unit_0|op_dst[10]~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[10]~11 , m_cpu0|frontend_0|inst_sext[10]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[10] , m_cpu0|frontend_0|inst_sext[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[10]~37 , m_cpu0|execution_unit_0|op_dst[10]~37, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_dst_in[10] , m_cpu0|execution_unit_0|alu_0|op_dst_in[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[10] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[9]~9 , m_cpu0|frontend_0|inst_sext[9]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[9] , m_cpu0|frontend_0|inst_sext[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[9]~6 , m_cpu0|mem_backbone_0|dmem_din[9]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_addr[7]~7 , m_cpu0|mem_backbone_0|dmem_addr[7]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_addr[8]~8 , m_cpu0|mem_backbone_0|dmem_addr[8]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|Add1~0 , m_cpu0|mem_backbone_0|Add1~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_addr[9]~9 , m_cpu0|mem_backbone_0|dmem_addr[9]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|Add0~0 , m_cpu0|mem_backbone_0|Add0~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_addr[10]~10 , m_cpu0|mem_backbone_0|dmem_addr[10]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_wen[1]~2 , m_cpu0|mem_backbone_0|dmem_wen[1]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[10]~4 , m_cpu0|mem_backbone_0|dmem_din[10]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[11]~2 , m_cpu0|mem_backbone_0|dmem_din[11]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[12] , m_cpu0|execution_unit_0|mdb_out_nxt[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[12]~0 , m_cpu0|mem_backbone_0|per_din[12]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[12]~0 , m_cpu0|mem_backbone_0|dmem_din[12]~0, omsp430_demo_top, 1
instance = comp, \m_datamem0|altsyncram_component|auto_generated|ram_block1a9 , m_datamem0|altsyncram_component|auto_generated|ram_block1a9, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_txd[1] , m_regs_i2c0|o_txd[1], omsp430_demo_top, 1
instance = comp, \B_I2C_SDA~input , B_I2C_SDA~input, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cSDA[0]~feeder , m_i2c_master0|bit_controller|cSDA[0]~feeder, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cSDA[0] , m_i2c_master0|bit_controller|cSDA[0], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cSDA[1]~feeder , m_i2c_master0|bit_controller|cSDA[1]~feeder, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cSDA[1] , m_i2c_master0|bit_controller|cSDA[1], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|fSDA[0]~1 , m_i2c_master0|bit_controller|fSDA[0]~1, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|fSDA[0] , m_i2c_master0|bit_controller|fSDA[0], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|fSDA[1]~feeder , m_i2c_master0|bit_controller|fSDA[1]~feeder, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|fSDA[1] , m_i2c_master0|bit_controller|fSDA[1], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|fSDA[2]~feeder , m_i2c_master0|bit_controller|fSDA[2]~feeder, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|fSDA[2] , m_i2c_master0|bit_controller|fSDA[2], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sSDA~0 , m_i2c_master0|bit_controller|sSDA~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sSDA , m_i2c_master0|bit_controller|sSDA, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|dSCL , m_i2c_master0|bit_controller|dSCL, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|dout~0 , m_i2c_master0|bit_controller|dout~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|dout , m_i2c_master0|bit_controller|dout, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_txd[0] , m_regs_i2c0|o_txd[0], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr~4 , m_i2c_master0|sr~4, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr[0] , m_i2c_master0|sr[0], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr~3 , m_i2c_master0|sr~3, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr[1] , m_i2c_master0|sr[1], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|reg_rd[3]~0 , m_regs_i2c0|reg_rd[3]~0, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|reg_rd[0]~1 , m_regs_i2c0|reg_rd[0]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[9]~19 , m_cpu0|per_dout_or[9]~19, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir0[1] , m_regs_gpio0|o_dir0[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[9]~21 , m_cpu0|per_dout_or[9]~21, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_txdata[1]~feeder , m_regs_uart0|o_txdata[1]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_txdata[1] , m_regs_uart0|o_txdata[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[9]~20 , m_cpu0|per_dout_or[9]~20, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|reg_rd[2]~2 , m_regs_uart0|reg_rd[2]~2, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|reg_hi_wr[3]~1 , m_regs_gpio0|reg_hi_wr[3]~1, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir1[1] , m_regs_gpio0|o_dir1[1], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|reg_hi_wr[3]~1 , m_regs_uart0|reg_hi_wr[3]~1, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[1] , m_regs_uart0|o_prer[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[9]~22 , m_cpu0|per_dout_or[9]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[9] , m_cpu0|per_dout_or[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[9] , m_cpu0|mem_backbone_0|per_dout_val[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[9]~6 , m_cpu0|mem_backbone_0|eu_mdb_in[9]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[9]~7 , m_cpu0|mem_backbone_0|eu_mdb_in[9]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[9]~23 , m_cpu0|execution_unit_0|op_dst[9]~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[9]~24 , m_cpu0|execution_unit_0|op_dst[9]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_dst_in[9] , m_cpu0|execution_unit_0|alu_0|op_dst_in[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[8] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[7]~14 , m_cpu0|execution_unit_0|alu_0|alu_out_add[7]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[8]~16 , m_cpu0|execution_unit_0|alu_0|alu_out_add[8]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[9]~18 , m_cpu0|execution_unit_0|alu_0|alu_out_add[9]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[10]~20 , m_cpu0|execution_unit_0|alu_0|alu_out_add[10]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|alu_inc_c~0 , m_cpu0|frontend_0|alu_inc_c~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|alu_inc_c~1 , m_cpu0|frontend_0|alu_inc_c~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_alu[2] , m_cpu0|frontend_0|inst_alu[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|alu_inc~0 , m_cpu0|frontend_0|alu_inc~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_alu[1] , m_cpu0|frontend_0|inst_alu[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_inc~0 , m_cpu0|execution_unit_0|alu_0|alu_inc~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[0]~0 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[0]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[1]~2 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[1]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[2]~4 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[2]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[3]~6 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[3]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[4]~8 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[4]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[5]~10 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[5]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[6]~12 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[6]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[7]~14 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[7]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[8]~16 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[8]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[9]~18 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[9]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[10]~20 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[10]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[11]~22 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[11]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in[9] , m_cpu0|execution_unit_0|alu_0|op_src_in[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in[8] , m_cpu0|execution_unit_0|alu_0|op_src_in[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add2~6 , m_cpu0|execution_unit_0|alu_0|Add2~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add2~8 , m_cpu0|execution_unit_0|alu_0|Add2~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add2~10 , m_cpu0|execution_unit_0|alu_0|Add2~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add4~0 , m_cpu0|execution_unit_0|alu_0|Add4~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add5~1 , m_cpu0|execution_unit_0|alu_0|Add5~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add5~2 , m_cpu0|execution_unit_0|alu_0|Add5~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add5~4 , m_cpu0|execution_unit_0|alu_0|Add5~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add5~6 , m_cpu0|execution_unit_0|alu_0|Add5~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add5~8 , m_cpu0|execution_unit_0|alu_0|Add5~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add5~10 , m_cpu0|execution_unit_0|alu_0|Add5~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add7~0 , m_cpu0|execution_unit_0|alu_0|Add7~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add8~1 , m_cpu0|execution_unit_0|alu_0|Add8~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add8~2 , m_cpu0|execution_unit_0|alu_0|Add8~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add8~4 , m_cpu0|execution_unit_0|alu_0|Add8~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in[10] , m_cpu0|execution_unit_0|alu_0|op_src_in[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add8~6 , m_cpu0|execution_unit_0|alu_0|Add8~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add10~1 , m_cpu0|execution_unit_0|alu_0|Add10~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[3]~71 , m_cpu0|execution_unit_0|op_src[3]~71, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[11]~48 , m_cpu0|execution_unit_0|op_dst[11]~48, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[11]~64 , m_cpu0|execution_unit_0|alu_0|alu_short[11]~64, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[11]~63 , m_cpu0|execution_unit_0|alu_0|alu_short[11]~63, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[11]~65 , m_cpu0|execution_unit_0|alu_0|alu_short[11]~65, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[11]~66 , m_cpu0|execution_unit_0|alu_0|alu_short[11]~66, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|comb~1 , m_cpu0|execution_unit_0|alu_0|comb~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|comb~5 , m_cpu0|execution_unit_0|alu_0|comb~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[11]~67 , m_cpu0|execution_unit_0|alu_0|alu_short[11]~67, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[11]~68 , m_cpu0|execution_unit_0|alu_0|alu_short[11]~68, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[11]~25 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[11]~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[11]~26 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[11]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[11] , m_cpu0|execution_unit_0|mdb_out_nxt[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[11]~1 , m_cpu0|mem_backbone_0|per_din[11]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[11]~7 , m_cpu0|mem_backbone_0|per_din[11]~7, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[11]~3 , m_regs_i2c0|o_prer[11]~3, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[11] , m_regs_i2c0|o_prer[11], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[11]~_wirecell , m_regs_i2c0|o_prer[11]~_wirecell, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[9] , m_i2c_master0|bit_controller|filter_cnt[9], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[10]~34 , m_i2c_master0|bit_controller|filter_cnt[10]~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[12]~8 , m_cpu0|mem_backbone_0|per_din[12]~8, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[12]~0 , m_regs_i2c0|o_prer[12]~0, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[12] , m_regs_i2c0|o_prer[12], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[12]~_wirecell , m_regs_i2c0|o_prer[12]~_wirecell, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[10] , m_i2c_master0|bit_controller|filter_cnt[10], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[11]~36 , m_i2c_master0|bit_controller|filter_cnt[11]~36, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[13]~11 , m_regs_i2c0|o_prer[13]~11, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[13] , m_regs_i2c0|o_prer[13], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[13]~_wirecell , m_regs_i2c0|o_prer[13]~_wirecell, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[11] , m_i2c_master0|bit_controller|filter_cnt[11], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[12]~38 , m_i2c_master0|bit_controller|filter_cnt[12]~38, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[14]~12 , m_regs_i2c0|o_prer[14]~12, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[14] , m_regs_i2c0|o_prer[14], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[14]~_wirecell , m_regs_i2c0|o_prer[14]~_wirecell, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[12] , m_i2c_master0|bit_controller|filter_cnt[12], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[13]~40 , m_i2c_master0|bit_controller|filter_cnt[13]~40, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[15]~15 , m_regs_i2c0|o_prer[15]~15, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[15] , m_regs_i2c0|o_prer[15], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[15]~_wirecell , m_regs_i2c0|o_prer[15]~_wirecell, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|filter_cnt[13] , m_i2c_master0|bit_controller|filter_cnt[13], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|WideNor1~3 , m_i2c_master0|bit_controller|WideNor1~3, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|WideNor1~0 , m_i2c_master0|bit_controller|WideNor1~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|WideNor1~1 , m_i2c_master0|bit_controller|WideNor1~1, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|WideNor1~2 , m_i2c_master0|bit_controller|WideNor1~2, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|WideNor1~4 , m_i2c_master0|bit_controller|WideNor1~4, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|fSDA[1]~0 , m_i2c_master0|bit_controller|fSDA[1]~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|fSCL[0] , m_i2c_master0|bit_controller|fSCL[0], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|fSCL[1]~feeder , m_i2c_master0|bit_controller|fSCL[1]~feeder, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|fSCL[1] , m_i2c_master0|bit_controller|fSCL[1], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|fSCL[2] , m_i2c_master0|bit_controller|fSCL[2], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sSCL~0 , m_i2c_master0|bit_controller|sSCL~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sSCL , m_i2c_master0|bit_controller|sSCL, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal11~0 , m_i2c_master0|bit_controller|Equal11~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~32 , m_i2c_master0|bit_controller|c_state~32, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[5] , m_i2c_master0|bit_controller|c_state[5], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal5~2 , m_i2c_master0|bit_controller|Equal5~2, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~30 , m_i2c_master0|bit_controller|c_state~30, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~19 , m_i2c_master0|bit_controller|c_state~19, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[6] , m_i2c_master0|bit_controller|c_state[6], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~18 , m_i2c_master0|bit_controller|c_state~18, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[7] , m_i2c_master0|bit_controller|c_state[7], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal5~0 , m_i2c_master0|bit_controller|Equal5~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~20 , m_i2c_master0|bit_controller|c_state~20, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[4] , m_i2c_master0|bit_controller|c_state[4], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal5~1 , m_i2c_master0|bit_controller|Equal5~1, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal9~0 , m_i2c_master0|bit_controller|Equal9~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~25 , m_i2c_master0|bit_controller|c_state~25, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[8] , m_i2c_master0|bit_controller|c_state[8], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~27 , m_i2c_master0|bit_controller|c_state~27, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[13] , m_i2c_master0|bit_controller|c_state[13], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal12~0 , m_i2c_master0|bit_controller|Equal12~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~34 , m_i2c_master0|bit_controller|c_state~34, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[11] , m_i2c_master0|bit_controller|c_state[11], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~28 , m_i2c_master0|bit_controller|c_state~28, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[12] , m_i2c_master0|bit_controller|c_state[12], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal15~0 , m_i2c_master0|bit_controller|Equal15~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~26 , m_i2c_master0|bit_controller|c_state~26, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[14] , m_i2c_master0|bit_controller|c_state[14], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal16~0 , m_i2c_master0|bit_controller|Equal16~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal16~1 , m_i2c_master0|bit_controller|Equal16~1, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~35 , m_i2c_master0|bit_controller|c_state~35, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[15] , m_i2c_master0|bit_controller|c_state[15], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal14~2 , m_i2c_master0|bit_controller|Equal14~2, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal11~1 , m_i2c_master0|bit_controller|Equal11~1, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal11~2 , m_i2c_master0|bit_controller|Equal11~2, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~33 , m_i2c_master0|bit_controller|c_state~33, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[10] , m_i2c_master0|bit_controller|c_state[10], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal14~4 , m_i2c_master0|bit_controller|Equal14~4, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal17~0 , m_i2c_master0|bit_controller|Equal17~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~36 , m_i2c_master0|bit_controller|c_state~36, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[16] , m_i2c_master0|bit_controller|c_state[16], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal1~3 , m_i2c_master0|bit_controller|Equal1~3, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal2~1 , m_i2c_master0|bit_controller|Equal2~1, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~29 , m_i2c_master0|bit_controller|c_state~29, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[1] , m_i2c_master0|bit_controller|c_state[1], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal2~0 , m_i2c_master0|bit_controller|Equal2~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|scl_oen~2 , m_i2c_master0|bit_controller|scl_oen~2, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|scl_oen~8 , m_i2c_master0|bit_controller|scl_oen~8, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|scl_oen~5 , m_i2c_master0|bit_controller|scl_oen~5, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal10~0 , m_i2c_master0|bit_controller|Equal10~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sda_oen~0 , m_i2c_master0|bit_controller|sda_oen~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sda_oen~1 , m_i2c_master0|bit_controller|sda_oen~1, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|scl_oen~3 , m_i2c_master0|bit_controller|scl_oen~3, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cmd_ack~2 , m_i2c_master0|bit_controller|cmd_ack~2, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|scl_oen~4 , m_i2c_master0|bit_controller|scl_oen~4, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|scl_oen~6 , m_i2c_master0|bit_controller|scl_oen~6, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|scl_oen , m_i2c_master0|bit_controller|scl_oen, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|scl_sync~0 , m_i2c_master0|bit_controller|scl_sync~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[0]~16 , m_i2c_master0|bit_controller|cnt[0]~16, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|dscl_oen~0 , m_i2c_master0|bit_controller|dscl_oen~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|dscl_oen , m_i2c_master0|bit_controller|dscl_oen, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|slave_wait~0 , m_i2c_master0|bit_controller|slave_wait~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|slave_wait , m_i2c_master0|bit_controller|slave_wait, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[0]~9 , m_regs_i2c0|o_prer[0]~9, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[0] , m_regs_i2c0|o_prer[0], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[0]~18 , m_i2c_master0|bit_controller|cnt[0]~18, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[15]~19 , m_i2c_master0|bit_controller|cnt[15]~19, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[0] , m_i2c_master0|bit_controller|cnt[0], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[1]~20 , m_i2c_master0|bit_controller|cnt[1]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[1]~18 , m_cpu0|mem_backbone_0|per_din[1]~18, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[1]~6 , m_regs_i2c0|o_prer[1]~6, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_prer[1] , m_regs_i2c0|o_prer[1], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[1]~22 , m_i2c_master0|bit_controller|cnt[1]~22, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[1] , m_i2c_master0|bit_controller|cnt[1], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[2]~23 , m_i2c_master0|bit_controller|cnt[2]~23, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[2]~25 , m_i2c_master0|bit_controller|cnt[2]~25, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[2] , m_i2c_master0|bit_controller|cnt[2], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[3]~26 , m_i2c_master0|bit_controller|cnt[3]~26, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[3]~28 , m_i2c_master0|bit_controller|cnt[3]~28, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[3] , m_i2c_master0|bit_controller|cnt[3], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[4]~29 , m_i2c_master0|bit_controller|cnt[4]~29, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[4]~31 , m_i2c_master0|bit_controller|cnt[4]~31, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[4] , m_i2c_master0|bit_controller|cnt[4], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[5]~32 , m_i2c_master0|bit_controller|cnt[5]~32, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[5]~34 , m_i2c_master0|bit_controller|cnt[5]~34, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[5] , m_i2c_master0|bit_controller|cnt[5], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[6]~35 , m_i2c_master0|bit_controller|cnt[6]~35, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[6]~37 , m_i2c_master0|bit_controller|cnt[6]~37, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[6] , m_i2c_master0|bit_controller|cnt[6], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[7]~38 , m_i2c_master0|bit_controller|cnt[7]~38, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[7]~40 , m_i2c_master0|bit_controller|cnt[7]~40, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[7] , m_i2c_master0|bit_controller|cnt[7], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[8]~41 , m_i2c_master0|bit_controller|cnt[8]~41, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[8]~43 , m_i2c_master0|bit_controller|cnt[8]~43, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[8] , m_i2c_master0|bit_controller|cnt[8], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[9]~44 , m_i2c_master0|bit_controller|cnt[9]~44, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[9]~46 , m_i2c_master0|bit_controller|cnt[9]~46, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[9] , m_i2c_master0|bit_controller|cnt[9], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[10]~47 , m_i2c_master0|bit_controller|cnt[10]~47, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[10]~49 , m_i2c_master0|bit_controller|cnt[10]~49, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[10] , m_i2c_master0|bit_controller|cnt[10], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[11]~50 , m_i2c_master0|bit_controller|cnt[11]~50, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[11]~52 , m_i2c_master0|bit_controller|cnt[11]~52, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[11] , m_i2c_master0|bit_controller|cnt[11], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|WideNor0~2 , m_i2c_master0|bit_controller|WideNor0~2, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|WideNor0~1 , m_i2c_master0|bit_controller|WideNor0~1, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[12]~53 , m_i2c_master0|bit_controller|cnt[12]~53, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[12]~55 , m_i2c_master0|bit_controller|cnt[12]~55, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[12] , m_i2c_master0|bit_controller|cnt[12], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[13]~56 , m_i2c_master0|bit_controller|cnt[13]~56, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[13]~58 , m_i2c_master0|bit_controller|cnt[13]~58, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[13] , m_i2c_master0|bit_controller|cnt[13], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[14]~59 , m_i2c_master0|bit_controller|cnt[14]~59, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[14]~61 , m_i2c_master0|bit_controller|cnt[14]~61, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[14] , m_i2c_master0|bit_controller|cnt[14], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[15]~62 , m_i2c_master0|bit_controller|cnt[15]~62, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[15]~64 , m_i2c_master0|bit_controller|cnt[15]~64, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cnt[15] , m_i2c_master0|bit_controller|cnt[15], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|WideNor0~3 , m_i2c_master0|bit_controller|WideNor0~3, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|WideNor0~0 , m_i2c_master0|bit_controller|WideNor0~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|WideNor0~4 , m_i2c_master0|bit_controller|WideNor0~4, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|always2~0 , m_i2c_master0|bit_controller|always2~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|clk_en , m_i2c_master0|bit_controller|clk_en, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|scl_oen~7 , m_i2c_master0|bit_controller|scl_oen~7, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[0] , m_i2c_master0|bit_controller|c_state[0], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal3~0 , m_i2c_master0|bit_controller|Equal3~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~31 , m_i2c_master0|bit_controller|c_state~31, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[2] , m_i2c_master0|bit_controller|c_state[2], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~21 , m_i2c_master0|bit_controller|c_state~21, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[3] , m_i2c_master0|bit_controller|c_state[3], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal1~0 , m_i2c_master0|bit_controller|Equal1~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~23 , m_i2c_master0|bit_controller|c_state~23, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~24 , m_i2c_master0|bit_controller|c_state~24, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state[9] , m_i2c_master0|bit_controller|c_state[9], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal1~1 , m_i2c_master0|bit_controller|Equal1~1, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal1~2 , m_i2c_master0|bit_controller|Equal1~2, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal1~4 , m_i2c_master0|bit_controller|Equal1~4, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|c_state~22 , m_i2c_master0|bit_controller|c_state~22, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cmd_stop~0 , m_i2c_master0|bit_controller|cmd_stop~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cmd_stop , m_i2c_master0|bit_controller|cmd_stop, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|dSDA , m_i2c_master0|bit_controller|dSDA, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sto_condition~0 , m_i2c_master0|bit_controller|sto_condition~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sto_condition , m_i2c_master0|bit_controller|sto_condition, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|al~0 , m_i2c_master0|bit_controller|al~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal18~0 , m_i2c_master0|bit_controller|Equal18~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sda_oen~4 , m_i2c_master0|bit_controller|sda_oen~4, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_txd[7] , m_regs_i2c0|o_txd[7], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_txd[6] , m_regs_i2c0|o_txd[6], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_txd[5] , m_regs_i2c0|o_txd[5], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_txd[4] , m_regs_i2c0|o_txd[4], omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_txd[3] , m_regs_i2c0|o_txd[3], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr~1 , m_i2c_master0|sr~1, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr[3] , m_i2c_master0|sr[3], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr~0 , m_i2c_master0|sr~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr[4] , m_i2c_master0|sr[4], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr~5 , m_i2c_master0|sr~5, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr[5] , m_i2c_master0|sr[5], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr~6 , m_i2c_master0|sr~6, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr[6] , m_i2c_master0|sr[6], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr~7 , m_i2c_master0|sr~7, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr[7] , m_i2c_master0|sr[7], omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_txd~3 , m_i2c_master0|core_txd~3, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_ack~0 , m_regs_i2c0|o_ack~0, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|o_ack , m_regs_i2c0|o_ack, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_txd~2 , m_i2c_master0|core_txd~2, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_txd~4 , m_i2c_master0|core_txd~4, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|core_txd , m_i2c_master0|core_txd, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sda_oen~2 , m_i2c_master0|bit_controller|sda_oen~2, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|Equal14~3 , m_i2c_master0|bit_controller|Equal14~3, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sda_oen~3 , m_i2c_master0|bit_controller|sda_oen~3, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sda_oen~5 , m_i2c_master0|bit_controller|sda_oen~5, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sda_oen , m_i2c_master0|bit_controller|sda_oen, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|al~1 , m_i2c_master0|bit_controller|al~1, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|al , m_i2c_master0|bit_controller|al, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cmd_ack~3 , m_i2c_master0|bit_controller|cmd_ack~3, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cmd_ack~4 , m_i2c_master0|bit_controller|cmd_ack~4, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cmd_ack~5 , m_i2c_master0|bit_controller|cmd_ack~5, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|cmd_ack , m_i2c_master0|bit_controller|cmd_ack, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|ld~0 , m_i2c_master0|ld~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|ld , m_i2c_master0|ld, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr~2 , m_i2c_master0|sr~2, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|sr[2] , m_i2c_master0|sr[2], omsp430_demo_top, 1
instance = comp, \per_miso[10]~7 , per_miso[10]~7, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[2] , m_regs_uart0|o_prer[2], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir1[2] , m_regs_gpio0|o_dir1[2], omsp430_demo_top, 1
instance = comp, \per_miso[10]~9 , per_miso[10]~9, omsp430_demo_top, 1
instance = comp, \per_miso[10] , per_miso[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[10] , m_cpu0|mem_backbone_0|per_dout_val[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[10]~4 , m_cpu0|mem_backbone_0|eu_mdb_in[10]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[10]~5 , m_cpu0|mem_backbone_0|eu_mdb_in[10]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[10] , m_cpu0|execution_unit_0|mdb_in_buf[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[10] , m_cpu0|frontend_0|inst_dext[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[10]~51 , m_cpu0|execution_unit_0|op_src[10]~51, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[10]~52 , m_cpu0|execution_unit_0|op_src[10]~52, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[10]~53 , m_cpu0|execution_unit_0|op_src[10]~53, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[10] , m_cpu0|execution_unit_0|alu_0|op_src_inv[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[10]~47 , m_cpu0|execution_unit_0|op_dst[10]~47, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[10]~57 , m_cpu0|execution_unit_0|alu_0|alu_short[10]~57, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[10]~58 , m_cpu0|execution_unit_0|alu_0|alu_short[10]~58, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[10]~59 , m_cpu0|execution_unit_0|alu_0|alu_short[10]~59, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[11] , m_cpu0|frontend_0|inst_dext[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[11]~54 , m_cpu0|execution_unit_0|op_src[11]~54, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[11] , m_cpu0|execution_unit_0|mdb_in_buf[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[11]~55 , m_cpu0|execution_unit_0|op_src[11]~55, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[11]~56 , m_cpu0|execution_unit_0|op_src[11]~56, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[10]~60 , m_cpu0|execution_unit_0|alu_0|alu_short[10]~60, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[10]~61 , m_cpu0|execution_unit_0|alu_0|alu_short[10]~61, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[10]~62 , m_cpu0|execution_unit_0|alu_0|alu_short[10]~62, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[10]~33 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[10]~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[10]~34 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[10]~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|pc_sw[10]~2 , m_cpu0|execution_unit_0|register_file_0|pc_sw[10]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[10]~18 , m_cpu0|frontend_0|pc_incr[10]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[10]~20 , m_cpu0|frontend_0|mab[10]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[10]~5 , m_cpu0|execution_unit_0|mdb_out_nxt[10]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[10] , m_cpu0|frontend_0|pc[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[11]~20 , m_cpu0|frontend_0|pc_incr[11]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[11]~21 , m_cpu0|frontend_0|mab[11]~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|pc_sw[11]~3 , m_cpu0|execution_unit_0|register_file_0|pc_sw[11]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[11]~6 , m_cpu0|execution_unit_0|mdb_out_nxt[11]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[11] , m_cpu0|frontend_0|pc[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[12]~22 , m_cpu0|frontend_0|pc_incr[12]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[12]~22 , m_cpu0|frontend_0|mab[12]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[12]~23 , m_cpu0|frontend_0|mab[12]~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[12] , m_cpu0|frontend_0|pc[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|pc_sw[12]~6 , m_cpu0|execution_unit_0|register_file_0|pc_sw[12]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[12] , m_cpu0|execution_unit_0|register_file_0|r3[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~56 , m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~56, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~60 , m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~60, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[12]~2 , m_cpu0|execution_unit_0|register_file_0|r1[12]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[12] , m_cpu0|execution_unit_0|register_file_0|r1[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~20 , m_cpu0|execution_unit_0|register_file_0|r15~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[12] , m_cpu0|execution_unit_0|register_file_0|r15[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~18 , m_cpu0|execution_unit_0|register_file_0|r14~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[12] , m_cpu0|execution_unit_0|register_file_0|r14[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~63 , m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~63, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~64 , m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~64, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~20 , m_cpu0|execution_unit_0|register_file_0|r12~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[12] , m_cpu0|execution_unit_0|register_file_0|r12[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~62 , m_cpu0|execution_unit_0|register_file_0|reg_dest[12]~62, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[12] , m_cpu0|execution_unit_0|register_file_0|reg_dest[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[12]~2 , m_cpu0|frontend_0|inst_sext[12]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[12] , m_cpu0|frontend_0|inst_sext[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[12] , m_cpu0|frontend_0|inst_dext[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[12]~29 , m_cpu0|execution_unit_0|op_src[12]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[12] , m_cpu0|execution_unit_0|mdb_in_buf[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[12]~30 , m_cpu0|execution_unit_0|op_src[12]~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[12]~31 , m_cpu0|execution_unit_0|op_src[12]~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[12] , m_cpu0|execution_unit_0|alu_0|op_src_inv[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in[12] , m_cpu0|execution_unit_0|alu_0|op_src_in[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add8~8 , m_cpu0|execution_unit_0|alu_0|Add8~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add8~10 , m_cpu0|execution_unit_0|alu_0|Add8~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add10~0 , m_cpu0|execution_unit_0|alu_0|Add10~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add11~1 , m_cpu0|execution_unit_0|alu_0|Add11~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add11~2 , m_cpu0|execution_unit_0|alu_0|Add11~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[4] , m_cpu0|execution_unit_0|mdb_in_buf[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[4] , m_cpu0|frontend_0|inst_dext[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[4]~0 , m_cpu0|frontend_0|inst_sext[4]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[4] , m_cpu0|frontend_0|inst_sext[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[4]~12 , m_cpu0|execution_unit_0|op_src[4]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[4]~13 , m_cpu0|execution_unit_0|op_src[4]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest~7 , m_cpu0|execution_unit_0|register_file_0|reg_dest~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~28 , m_cpu0|execution_unit_0|register_file_0|r11~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[4] , m_cpu0|execution_unit_0|register_file_0|r11[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~28 , m_cpu0|execution_unit_0|register_file_0|r12~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[4] , m_cpu0|execution_unit_0|register_file_0|r12[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~6 , m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~28 , m_cpu0|execution_unit_0|register_file_0|r10~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[4] , m_cpu0|execution_unit_0|register_file_0|r10[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~26 , m_cpu0|execution_unit_0|register_file_0|r9~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[4] , m_cpu0|execution_unit_0|register_file_0|r9[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~5 , m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~26 , m_cpu0|execution_unit_0|register_file_0|r14~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[4] , m_cpu0|execution_unit_0|register_file_0|r14[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~28 , m_cpu0|execution_unit_0|register_file_0|r13~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[4] , m_cpu0|execution_unit_0|register_file_0|r13[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~8 , m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~9 , m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~28 , m_cpu0|execution_unit_0|register_file_0|r5~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[4] , m_cpu0|execution_unit_0|register_file_0|r5[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~28 , m_cpu0|execution_unit_0|register_file_0|r6~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[4] , m_cpu0|execution_unit_0|register_file_0|r6[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~2 , m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2~4 , m_cpu0|execution_unit_0|register_file_0|r2~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2[4] , m_cpu0|execution_unit_0|register_file_0|r2[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~0 , m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~28 , m_cpu0|execution_unit_0|register_file_0|r8~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[4] , m_cpu0|execution_unit_0|register_file_0|r8[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~28 , m_cpu0|execution_unit_0|register_file_0|r7~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[4] , m_cpu0|execution_unit_0|register_file_0|r7[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~3 , m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[4]~feeder , m_cpu0|execution_unit_0|register_file_0|r4[4]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[4] , m_cpu0|execution_unit_0|register_file_0|r4[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[4] , m_cpu0|execution_unit_0|register_file_0|r3[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~1 , m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~4 , m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~28 , m_cpu0|execution_unit_0|register_file_0|r15~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[4] , m_cpu0|execution_unit_0|register_file_0|r15[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~10 , m_cpu0|execution_unit_0|register_file_0|reg_dest[4]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[4]~14 , m_cpu0|execution_unit_0|op_src[4]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[4]~28 , m_cpu0|execution_unit_0|op_src[4]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[12]~49 , m_cpu0|execution_unit_0|op_dst[12]~49, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[12]~71 , m_cpu0|execution_unit_0|alu_0|alu_short[12]~71, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[12]~70 , m_cpu0|execution_unit_0|alu_0|alu_short[12]~70, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[12]~72 , m_cpu0|execution_unit_0|alu_0|alu_short[12]~72, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[12]~73 , m_cpu0|execution_unit_0|alu_0|alu_short[12]~73, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[13]~10 , m_cpu0|mem_backbone_0|dmem_din[13]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[14]~14 , m_cpu0|mem_backbone_0|dmem_din[14]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[15]~16 , m_cpu0|mem_backbone_0|dmem_din[15]~16, omsp430_demo_top, 1
instance = comp, \m_datamem0|altsyncram_component|auto_generated|ram_block1a8 , m_datamem0|altsyncram_component|auto_generated|ram_block1a8, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[13]~10 , m_cpu0|mem_backbone_0|eu_mdb_in[13]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[13]~11 , m_cpu0|mem_backbone_0|eu_mdb_in[13]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[13] , m_cpu0|execution_unit_0|mdb_in_buf[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[13] , m_cpu0|frontend_0|inst_dext[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[13]~36 , m_cpu0|execution_unit_0|op_src[13]~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[13]~37 , m_cpu0|execution_unit_0|op_src[13]~37, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[13]~38 , m_cpu0|execution_unit_0|op_src[13]~38, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[13]~66 , m_cpu0|execution_unit_0|op_src[13]~66, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[12]~69 , m_cpu0|execution_unit_0|alu_0|alu_short[12]~69, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[12]~27 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[12]~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[12]~24 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[12]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[12]~0 , m_cpu0|execution_unit_0|mdb_out_nxt[12]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~20 , m_cpu0|execution_unit_0|register_file_0|r13~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[12] , m_cpu0|execution_unit_0|register_file_0|r13[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[12]~75 , m_cpu0|execution_unit_0|register_file_0|reg_src[12]~75, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[6]~6 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[6]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[12]~70 , m_cpu0|execution_unit_0|register_file_0|reg_src[12]~70, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder3~2 , m_cpu0|frontend_0|Decoder3~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[3]~3 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[3]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[3]~4 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[3]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[12]~69 , m_cpu0|execution_unit_0|register_file_0|reg_src[12]~69, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[10]~11 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[10]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[12]~72 , m_cpu0|execution_unit_0|register_file_0|reg_src[12]~72, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[8]~33 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[8]~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[12]~71 , m_cpu0|execution_unit_0|register_file_0|reg_src[12]~71, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[12]~73 , m_cpu0|execution_unit_0|register_file_0|reg_src[12]~73, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[12]~76 , m_cpu0|execution_unit_0|register_file_0|reg_src[12]~76, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[12]~163 , m_cpu0|execution_unit_0|register_file_0|reg_src[12]~163, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[12]~74 , m_cpu0|execution_unit_0|register_file_0|reg_src[12]~74, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[12] , m_cpu0|execution_unit_0|register_file_0|reg_src[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[13]~26 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[13]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~21 , m_cpu0|execution_unit_0|register_file_0|r8~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[13] , m_cpu0|execution_unit_0|register_file_0|r8[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~21 , m_cpu0|execution_unit_0|register_file_0|r7~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[13] , m_cpu0|execution_unit_0|register_file_0|r7[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[13]~89 , m_cpu0|execution_unit_0|register_file_0|reg_src[13]~89, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~21 , m_cpu0|execution_unit_0|register_file_0|r6~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[13] , m_cpu0|execution_unit_0|register_file_0|r6[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[13]~88 , m_cpu0|execution_unit_0|register_file_0|reg_src[13]~88, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~21 , m_cpu0|execution_unit_0|register_file_0|r10~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[13] , m_cpu0|execution_unit_0|register_file_0|r10[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~19 , m_cpu0|execution_unit_0|register_file_0|r9~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[13] , m_cpu0|execution_unit_0|register_file_0|r9[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[13]~90 , m_cpu0|execution_unit_0|register_file_0|reg_src[13]~90, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[13] , m_cpu0|execution_unit_0|alu_0|op_src_inv[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in[13] , m_cpu0|execution_unit_0|alu_0|op_src_in[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add11~4 , m_cpu0|execution_unit_0|alu_0|Add11~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[13]~74 , m_cpu0|execution_unit_0|alu_0|alu_short[13]~74, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[5] , m_cpu0|frontend_0|inst_dext[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[5]~1 , m_cpu0|frontend_0|inst_sext[5]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[5] , m_cpu0|frontend_0|inst_sext[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[5]~32 , m_cpu0|execution_unit_0|op_src[5]~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_wen[0]~1_wirecell , m_cpu0|mem_backbone_0|dmem_wen[0]~1_wirecell, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[5]~10 , m_cpu0|dbg_0|dbg_mem_dout[5]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[5]~11 , m_cpu0|mem_backbone_0|dmem_din[5]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[6]~15 , m_cpu0|mem_backbone_0|dmem_din[6]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[7]~17 , m_cpu0|mem_backbone_0|dmem_din[7]~17, omsp430_demo_top, 1
instance = comp, \m_datamem0|altsyncram_component|auto_generated|ram_block1a0 , m_datamem0|altsyncram_component|auto_generated|ram_block1a0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[5]~12 , m_cpu0|execution_unit_0|mdb_in_bw[5]~12, omsp430_demo_top, 1
instance = comp, \B_PORT1[5]~input , B_PORT1[5]~input, omsp430_demo_top, 1
instance = comp, \B_PORT0[5]~input , B_PORT0[5]~input, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|nextState[0]~5 , m_uart0|uart_rx0|nextState[0]~5, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|nextState[0]~13 , m_uart0|uart_rx0|nextState[0]~13, omsp430_demo_top, 1
instance = comp, \I_UART_RXD~input , I_UART_RXD~input, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|i_rx_l~0 , m_uart0|uart_rx0|i_rx_l~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|i_rx_l , m_uart0|uart_rx0|i_rx_l, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|startBit[0]~feeder , m_uart0|uart_rx0|startBit[0]~feeder, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[0]~16 , m_uart0|uart_brgene0|counter[0]~16, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[0] , m_uart0|uart_brgene0|counter[0], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[1]~18 , m_uart0|uart_brgene0|counter[1]~18, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[1] , m_uart0|uart_brgene0|counter[1], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[2]~20 , m_uart0|uart_brgene0|counter[2]~20, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[2] , m_uart0|uart_brgene0|counter[2], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[3]~22 , m_uart0|uart_brgene0|counter[3]~22, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[3] , m_uart0|uart_brgene0|counter[3], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[4]~24 , m_uart0|uart_brgene0|counter[4]~24, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[4] , m_uart0|uart_brgene0|counter[4], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[5]~26 , m_uart0|uart_brgene0|counter[5]~26, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[5] , m_uart0|uart_brgene0|counter[5], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[6]~28 , m_uart0|uart_brgene0|counter[6]~28, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[6] , m_uart0|uart_brgene0|counter[6], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[7]~30 , m_uart0|uart_brgene0|counter[7]~30, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[7] , m_uart0|uart_brgene0|counter[7], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[8]~32 , m_uart0|uart_brgene0|counter[8]~32, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[8] , m_uart0|uart_brgene0|counter[8], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[9]~34 , m_uart0|uart_brgene0|counter[9]~34, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[9] , m_uart0|uart_brgene0|counter[9], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[10]~36 , m_uart0|uart_brgene0|counter[10]~36, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[10] , m_uart0|uart_brgene0|counter[10], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[11]~38 , m_uart0|uart_brgene0|counter[11]~38, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[11] , m_uart0|uart_brgene0|counter[11], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[12]~40 , m_uart0|uart_brgene0|counter[12]~40, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[12] , m_uart0|uart_brgene0|counter[12], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[13]~42 , m_uart0|uart_brgene0|counter[13]~42, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[13] , m_uart0|uart_brgene0|counter[13], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[14]~44 , m_uart0|uart_brgene0|counter[14]~44, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[14] , m_uart0|uart_brgene0|counter[14], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[15]~46 , m_uart0|uart_brgene0|counter[15]~46, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|counter[15] , m_uart0|uart_brgene0|counter[15], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|reg_lo_wr[2]~2 , m_regs_uart0|reg_lo_wr[2]~2, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[15] , m_regs_uart0|o_prer[15], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[14] , m_regs_uart0|o_prer[14], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[13] , m_regs_uart0|o_prer[13], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[12] , m_regs_uart0|o_prer[12], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[11] , m_regs_uart0|o_prer[11], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[10] , m_regs_uart0|o_prer[10], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[9] , m_regs_uart0|o_prer[9], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[8] , m_regs_uart0|o_prer[8], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[5] , m_regs_uart0|o_prer[5], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[4]~feeder , m_regs_uart0|o_prer[4]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[4] , m_regs_uart0|o_prer[4], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[3] , m_regs_uart0|o_prer[3], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~0 , m_uart0|uart_brgene0|Add0~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~2 , m_uart0|uart_brgene0|Add0~2, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~4 , m_uart0|uart_brgene0|Add0~4, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~6 , m_uart0|uart_brgene0|Add0~6, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~8 , m_uart0|uart_brgene0|Add0~8, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~10 , m_uart0|uart_brgene0|Add0~10, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~12 , m_uart0|uart_brgene0|Add0~12, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~14 , m_uart0|uart_brgene0|Add0~14, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~16 , m_uart0|uart_brgene0|Add0~16, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~18 , m_uart0|uart_brgene0|Add0~18, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~20 , m_uart0|uart_brgene0|Add0~20, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~22 , m_uart0|uart_brgene0|Add0~22, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~24 , m_uart0|uart_brgene0|Add0~24, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~26 , m_uart0|uart_brgene0|Add0~26, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add0~28 , m_uart0|uart_brgene0|Add0~28, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~0 , m_uart0|uart_brgene0|Add1~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~2 , m_uart0|uart_brgene0|Add1~2, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~4 , m_uart0|uart_brgene0|Add1~4, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~6 , m_uart0|uart_brgene0|Add1~6, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~8 , m_uart0|uart_brgene0|Add1~8, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~10 , m_uart0|uart_brgene0|Add1~10, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~12 , m_uart0|uart_brgene0|Add1~12, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~14 , m_uart0|uart_brgene0|Add1~14, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~16 , m_uart0|uart_brgene0|Add1~16, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~18 , m_uart0|uart_brgene0|Add1~18, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~20 , m_uart0|uart_brgene0|Add1~20, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~22 , m_uart0|uart_brgene0|Add1~22, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~24 , m_uart0|uart_brgene0|Add1~24, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~26 , m_uart0|uart_brgene0|Add1~26, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~28 , m_uart0|uart_brgene0|Add1~28, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|Add1~30 , m_uart0|uart_brgene0|Add1~30, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~1 , m_uart0|uart_brgene0|LessThan0~1, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~3 , m_uart0|uart_brgene0|LessThan0~3, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~5 , m_uart0|uart_brgene0|LessThan0~5, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~7 , m_uart0|uart_brgene0|LessThan0~7, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~9 , m_uart0|uart_brgene0|LessThan0~9, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~11 , m_uart0|uart_brgene0|LessThan0~11, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~13 , m_uart0|uart_brgene0|LessThan0~13, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~15 , m_uart0|uart_brgene0|LessThan0~15, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~17 , m_uart0|uart_brgene0|LessThan0~17, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~19 , m_uart0|uart_brgene0|LessThan0~19, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~21 , m_uart0|uart_brgene0|LessThan0~21, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~23 , m_uart0|uart_brgene0|LessThan0~23, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~25 , m_uart0|uart_brgene0|LessThan0~25, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~27 , m_uart0|uart_brgene0|LessThan0~27, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~29 , m_uart0|uart_brgene0|LessThan0~29, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|LessThan0~30 , m_uart0|uart_brgene0|LessThan0~30, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|o_rxclken~0 , m_uart0|uart_brgene0|o_rxclken~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|o_rxclken , m_uart0|uart_brgene0|o_rxclken, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|startBit[0] , m_uart0|uart_rx0|startBit[0], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|startBit[1] , m_uart0|uart_rx0|startBit[1], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|startBit[2] , m_uart0|uart_rx0|startBit[2], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|nextState[0]~4 , m_uart0|uart_rx0|nextState[0]~4, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|nextState[0]~14 , m_uart0|uart_rx0|nextState[0]~14, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|currentState[0] , m_uart0|uart_rx0|currentState[0], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|LessThan0~0 , m_uart0|uart_rx0|LessThan0~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|Equal9~8 , m_uart0|uart_rx0|Equal9~8, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|Equal9~2 , m_uart0|uart_rx0|Equal9~2, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|Equal9~1 , m_uart0|uart_rx0|Equal9~1, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~1 , m_uart0|uart_rx0|o_rxdata~1, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~18 , m_uart0|uart_rx0|o_rxdata~18, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~17 , m_uart0|uart_rx0|o_rxdata~17, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~19 , m_uart0|uart_rx0|o_rxdata~19, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata[5] , m_uart0|uart_rx0|o_rxdata[5], omsp430_demo_top, 1
instance = comp, \per_miso[5]~15 , per_miso[5]~15, omsp430_demo_top, 1
instance = comp, \per_miso[5]~16 , per_miso[5]~16, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|al~0 , m_regs_i2c0|al~0, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|al , m_regs_i2c0|al, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|reg_rd[6]~3 , m_regs_i2c0|reg_rd[6]~3, omsp430_demo_top, 1
instance = comp, \per_miso[5]~13 , per_miso[5]~13, omsp430_demo_top, 1
instance = comp, \per_miso[5]~14 , per_miso[5]~14, omsp430_demo_top, 1
instance = comp, \per_miso[5] , per_miso[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[5] , m_cpu0|mem_backbone_0|per_dout_val[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[5]~13 , m_cpu0|execution_unit_0|mdb_in_bw[5]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[5] , m_cpu0|execution_unit_0|mdb_in_buf[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[5]~33 , m_cpu0|execution_unit_0|op_src[5]~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[5]~34 , m_cpu0|execution_unit_0|op_src[5]~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[5]~35 , m_cpu0|execution_unit_0|op_src[5]~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[13]~50 , m_cpu0|execution_unit_0|op_dst[13]~50, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[13]~75 , m_cpu0|execution_unit_0|alu_0|alu_short[13]~75, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[13]~76 , m_cpu0|execution_unit_0|alu_0|alu_short[13]~76, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[13]~77 , m_cpu0|execution_unit_0|alu_0|alu_short[13]~77, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[13]~78 , m_cpu0|execution_unit_0|alu_0|alu_short[13]~78, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[13]~29 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[13]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|pc_sw[13]~4 , m_cpu0|execution_unit_0|register_file_0|pc_sw[13]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4~33 , m_cpu0|execution_unit_0|register_file_0|r4~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[13] , m_cpu0|execution_unit_0|register_file_0|r4[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[13] , m_cpu0|execution_unit_0|register_file_0|r3[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[13]~87 , m_cpu0|execution_unit_0|register_file_0|reg_src[13]~87, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[13]~91 , m_cpu0|execution_unit_0|register_file_0|reg_src[13]~91, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~21 , m_cpu0|execution_unit_0|register_file_0|r11~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[13] , m_cpu0|execution_unit_0|register_file_0|r11[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~21 , m_cpu0|execution_unit_0|register_file_0|r12~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[13] , m_cpu0|execution_unit_0|register_file_0|r12[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[13]~92 , m_cpu0|execution_unit_0|register_file_0|reg_src[13]~92, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~19 , m_cpu0|execution_unit_0|register_file_0|r14~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[13] , m_cpu0|execution_unit_0|register_file_0|r14[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~21 , m_cpu0|execution_unit_0|register_file_0|r13~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[13] , m_cpu0|execution_unit_0|register_file_0|r13[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[13]~93 , m_cpu0|execution_unit_0|register_file_0|reg_src[13]~93, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~21 , m_cpu0|execution_unit_0|register_file_0|r15~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[13] , m_cpu0|execution_unit_0|register_file_0|r15[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[13] , m_cpu0|frontend_0|pc[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[13]~13 , m_cpu0|execution_unit_0|register_file_0|r1[13]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[13] , m_cpu0|execution_unit_0|register_file_0|r1[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[13]~94 , m_cpu0|execution_unit_0|register_file_0|reg_src[13]~94, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[13]~164 , m_cpu0|execution_unit_0|register_file_0|reg_src[13]~164, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[13] , m_cpu0|execution_unit_0|register_file_0|reg_src[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[14]~28 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[14]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[15]~30 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[15]~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~27 , m_cpu0|execution_unit_0|register_file_0|r5~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[15] , m_cpu0|execution_unit_0|register_file_0|r5[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~27 , m_cpu0|execution_unit_0|register_file_0|r6~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[15] , m_cpu0|execution_unit_0|register_file_0|r6[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[15]~156 , m_cpu0|execution_unit_0|register_file_0|reg_src[15]~156, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~27 , m_cpu0|execution_unit_0|register_file_0|r7~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[15] , m_cpu0|execution_unit_0|register_file_0|r7[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~27 , m_cpu0|execution_unit_0|register_file_0|r8~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[15] , m_cpu0|execution_unit_0|register_file_0|r8[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[15]~157 , m_cpu0|execution_unit_0|register_file_0|reg_src[15]~157, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~27 , m_cpu0|execution_unit_0|register_file_0|r10~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[15] , m_cpu0|execution_unit_0|register_file_0|r10[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[15]~158 , m_cpu0|execution_unit_0|register_file_0|reg_src[15]~158, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4~27 , m_cpu0|execution_unit_0|register_file_0|r4~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[15] , m_cpu0|execution_unit_0|register_file_0|r4[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|pc_sw[15]~7 , m_cpu0|execution_unit_0|register_file_0|pc_sw[15]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[15] , m_cpu0|execution_unit_0|register_file_0|r3[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[15]~155 , m_cpu0|execution_unit_0|register_file_0|reg_src[15]~155, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[15]~159 , m_cpu0|execution_unit_0|register_file_0|reg_src[15]~159, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~27 , m_cpu0|execution_unit_0|register_file_0|r11~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[15] , m_cpu0|execution_unit_0|register_file_0|r11[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~27 , m_cpu0|execution_unit_0|register_file_0|r12~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[15] , m_cpu0|execution_unit_0|register_file_0|r12[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[15]~160 , m_cpu0|execution_unit_0|register_file_0|reg_src[15]~160, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~27 , m_cpu0|execution_unit_0|register_file_0|r13~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[15] , m_cpu0|execution_unit_0|register_file_0|r13[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~25 , m_cpu0|execution_unit_0|register_file_0|r14~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[15] , m_cpu0|execution_unit_0|register_file_0|r14[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[15]~161 , m_cpu0|execution_unit_0|register_file_0|reg_src[15]~161, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~27 , m_cpu0|execution_unit_0|register_file_0|r15~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[15] , m_cpu0|execution_unit_0|register_file_0|r15[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[15]~4 , m_cpu0|execution_unit_0|register_file_0|r1[15]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[15] , m_cpu0|execution_unit_0|register_file_0|r1[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[14] , m_cpu0|frontend_0|pc[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[13]~24 , m_cpu0|frontend_0|pc_incr[13]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[14]~26 , m_cpu0|frontend_0|pc_incr[14]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc_incr[15]~28 , m_cpu0|frontend_0|pc_incr[15]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[15]~9 , m_cpu0|execution_unit_0|mdb_out_nxt[15]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[15]~8 , m_cpu0|execution_unit_0|mdb_out_nxt[15]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[15] , m_cpu0|frontend_0|pc[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[15]~162 , m_cpu0|execution_unit_0|register_file_0|reg_src[15]~162, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[15]~170 , m_cpu0|execution_unit_0|register_file_0|reg_src[15]~170, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[15] , m_cpu0|execution_unit_0|register_file_0|reg_src[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[15]~63 , m_cpu0|execution_unit_0|op_src[15]~63, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_and[15]~2 , m_cpu0|execution_unit_0|alu_0|alu_and[15]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|ext_nxt[15]~28 , m_cpu0|frontend_0|ext_nxt[15]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[15]~4 , m_cpu0|frontend_0|inst_sext[15]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[15] , m_cpu0|frontend_0|inst_sext[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[15]~42 , m_cpu0|execution_unit_0|op_dst[15]~42, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[15]~43 , m_cpu0|execution_unit_0|op_dst[15]~43, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_dst_in[15]~0 , m_cpu0|execution_unit_0|alu_0|op_dst_in[15]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in[14] , m_cpu0|execution_unit_0|alu_0|op_src_in[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add11~6 , m_cpu0|execution_unit_0|alu_0|Add11~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add11~8 , m_cpu0|execution_unit_0|alu_0|Add11~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add11~10 , m_cpu0|execution_unit_0|alu_0|Add11~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|LessThan3~0 , m_cpu0|execution_unit_0|alu_0|LessThan3~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[15]~1 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[15]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[15]~21 , m_cpu0|execution_unit_0|alu_0|alu_short[15]~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|comb~6 , m_cpu0|execution_unit_0|alu_0|comb~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[15]~82 , m_cpu0|execution_unit_0|alu_0|alu_short[15]~82, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder5~6 , m_cpu0|frontend_0|Decoder5~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_so[0] , m_cpu0|frontend_0|inst_so[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_shift[15]~0 , m_cpu0|execution_unit_0|alu_0|alu_shift[15]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_shift[15]~1 , m_cpu0|execution_unit_0|alu_0|alu_shift[15]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_and[15] , m_cpu0|execution_unit_0|alu_0|alu_and[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[15]~7 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[15]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[15]~8 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[15]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[15]~9 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[15]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[15]~10 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[15]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[15]~30 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[15]~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[15]~6 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[15]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[15]~11 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[15]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat[3]~4 , m_cpu0|execution_unit_0|alu_0|alu_stat[3]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat[3]~2 , m_cpu0|execution_unit_0|alu_0|alu_stat[3]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat[3]~5 , m_cpu0|execution_unit_0|alu_0|alu_stat[3]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder5~7 , m_cpu0|frontend_0|Decoder5~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|alu_stat_f~0 , m_cpu0|frontend_0|alu_stat_f~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|alu_stat_f~1 , m_cpu0|frontend_0|alu_stat_f~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_alu[9] , m_cpu0|frontend_0|inst_alu[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat_wr[0] , m_cpu0|execution_unit_0|alu_0|alu_stat_wr[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2[8] , m_cpu0|execution_unit_0|register_file_0|r2[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[8]~111 , m_cpu0|execution_unit_0|register_file_0|reg_src[8]~111, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[8]~112 , m_cpu0|execution_unit_0|register_file_0|reg_src[8]~112, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~23 , m_cpu0|execution_unit_0|register_file_0|r12~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[8] , m_cpu0|execution_unit_0|register_file_0|r12[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~23 , m_cpu0|execution_unit_0|register_file_0|r11~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[8] , m_cpu0|execution_unit_0|register_file_0|r11[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[8]~108 , m_cpu0|execution_unit_0|register_file_0|reg_src[8]~108, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~23 , m_cpu0|execution_unit_0|register_file_0|r13~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[8] , m_cpu0|execution_unit_0|register_file_0|r13[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~21 , m_cpu0|execution_unit_0|register_file_0|r14~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[8] , m_cpu0|execution_unit_0|register_file_0|r14[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[8]~109 , m_cpu0|execution_unit_0|register_file_0|reg_src[8]~109, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[8] , m_cpu0|execution_unit_0|register_file_0|r3[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[8]~103 , m_cpu0|execution_unit_0|register_file_0|reg_src[8]~103, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~23 , m_cpu0|execution_unit_0|register_file_0|r6~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[8] , m_cpu0|execution_unit_0|register_file_0|r6[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~23 , m_cpu0|execution_unit_0|register_file_0|r5~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[8] , m_cpu0|execution_unit_0|register_file_0|r5[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[8]~104 , m_cpu0|execution_unit_0|register_file_0|reg_src[8]~104, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~23 , m_cpu0|execution_unit_0|register_file_0|r8~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[8] , m_cpu0|execution_unit_0|register_file_0|r8[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~23 , m_cpu0|execution_unit_0|register_file_0|r7~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[8] , m_cpu0|execution_unit_0|register_file_0|r7[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[8]~105 , m_cpu0|execution_unit_0|register_file_0|reg_src[8]~105, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~21 , m_cpu0|execution_unit_0|register_file_0|r9~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[8] , m_cpu0|execution_unit_0|register_file_0|r9[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~23 , m_cpu0|execution_unit_0|register_file_0|r10~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[8] , m_cpu0|execution_unit_0|register_file_0|r10[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[8]~106 , m_cpu0|execution_unit_0|register_file_0|reg_src[8]~106, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[8]~107 , m_cpu0|execution_unit_0|register_file_0|reg_src[8]~107, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[8] , m_cpu0|execution_unit_0|register_file_0|reg_src[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[8] , m_cpu0|frontend_0|inst_dext[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[8]~42 , m_cpu0|execution_unit_0|op_src[8]~42, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[8] , m_cpu0|execution_unit_0|mdb_in_buf[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[8]~43 , m_cpu0|execution_unit_0|op_src[8]~43, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[8]~44 , m_cpu0|execution_unit_0|op_src[8]~44, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[8] , m_cpu0|execution_unit_0|alu_0|op_src_inv[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[8]~46 , m_cpu0|execution_unit_0|alu_0|alu_short[8]~46, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[8]~48 , m_cpu0|execution_unit_0|alu_0|alu_short[8]~48, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[9]~65 , m_cpu0|execution_unit_0|op_src[9]~65, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[0]~72 , m_cpu0|execution_unit_0|op_src[0]~72, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[8]~49 , m_cpu0|execution_unit_0|alu_0|alu_short[8]~49, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[8]~50 , m_cpu0|execution_unit_0|alu_0|alu_short[8]~50, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[8]~21 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[8]~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[8]~2 , m_cpu0|execution_unit_0|mdb_out_nxt[8]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[8] , m_cpu0|execution_unit_0|mdb_out_nxt[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[8]~4 , m_cpu0|mem_backbone_0|per_din[8]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[8]~8 , m_cpu0|mem_backbone_0|dmem_din[8]~8, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir1[0] , m_regs_gpio0|o_dir1[0], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[0] , m_regs_uart0|o_prer[0], omsp430_demo_top, 1
instance = comp, \per_miso[8]~12 , per_miso[8]~12, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir0[0] , m_regs_gpio0|o_dir0[0], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|dir0_rd[8] , m_regs_gpio0|dir0_rd[8], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_txdata[0] , m_regs_uart0|o_txdata[0], omsp430_demo_top, 1
instance = comp, \per_miso[8]~11 , per_miso[8]~11, omsp430_demo_top, 1
instance = comp, \per_miso[8]~10 , per_miso[8]~10, omsp430_demo_top, 1
instance = comp, \per_miso[8] , per_miso[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[8] , m_cpu0|mem_backbone_0|per_dout_val[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[8]~8 , m_cpu0|mem_backbone_0|eu_mdb_in[8]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[8]~9 , m_cpu0|mem_backbone_0|eu_mdb_in[8]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[8]~26 , m_cpu0|execution_unit_0|op_dst[8]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_dst_in[8] , m_cpu0|execution_unit_0|alu_0|op_dst_in[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|reg_sel~0 , m_cpu0|clock_module_0|reg_sel~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|reg_sel~1 , m_cpu0|clock_module_0|reg_sel~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|sfr_0|reg_rd[4]~5 , m_cpu0|sfr_0|reg_rd[4]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|sfr_0|reg_rd[4]~6 , m_cpu0|sfr_0|reg_rd[4]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[1]~14 , m_cpu0|per_dout_or[1]~14, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxerr~4 , m_uart0|uart_rx0|o_rxerr~4, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxerr~2 , m_uart0|uart_rx0|o_rxerr~2, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxerr~3 , m_uart0|uart_rx0|o_rxerr~3, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxerr , m_uart0|uart_rx0|o_rxerr, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|tip , m_regs_i2c0|tip, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|reg_rd[0]~3 , m_regs_uart0|reg_rd[0]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[1]~17 , m_cpu0|per_dout_or[1]~17, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|Equal9~6 , m_uart0|uart_rx0|Equal9~6, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~11 , m_uart0|uart_rx0|o_rxdata~11, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~12 , m_uart0|uart_rx0|o_rxdata~12, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~13 , m_uart0|uart_rx0|o_rxdata~13, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata[1] , m_uart0|uart_rx0|o_rxdata[1], omsp430_demo_top, 1
instance = comp, \B_PORT0[1]~input , B_PORT0[1]~input, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[1]~18 , m_cpu0|per_dout_or[1]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_addr[5]~5 , m_cpu0|mem_backbone_0|per_addr[5]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|reg_lo_wr[8]~2 , m_cpu0|clock_module_0|reg_lo_wr[8]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|reg_rd[8]~0 , m_cpu0|clock_module_0|reg_rd[8]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|reg_lo_wr[8]~3 , m_cpu0|clock_module_0|reg_lo_wr[8]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|bcsctl2[1] , m_cpu0|clock_module_0|bcsctl2[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[1]~15 , m_cpu0|per_dout_or[1]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[1]~16 , m_cpu0|per_dout_or[1]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[1] , m_cpu0|per_dout_or[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[1] , m_cpu0|mem_backbone_0|per_dout_val[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[2]~5 , m_cpu0|mem_backbone_0|dmem_din[2]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[3]~3 , m_cpu0|mem_backbone_0|dmem_din[3]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[4]~1 , m_cpu0|mem_backbone_0|dmem_din[4]~1, omsp430_demo_top, 1
instance = comp, \m_datamem0|altsyncram_component|auto_generated|ram_block1a1 , m_datamem0|altsyncram_component|auto_generated|ram_block1a1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[1]~8 , m_cpu0|execution_unit_0|mdb_in_bw[1]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[1]~9 , m_cpu0|execution_unit_0|mdb_in_bw[1]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[1]~13 , m_cpu0|execution_unit_0|op_dst[1]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext~18 , m_cpu0|frontend_0|inst_sext~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[1]~7 , m_cpu0|frontend_0|inst_sext[1]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|sconst_nxt[1]~9 , m_cpu0|frontend_0|sconst_nxt[1]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[1] , m_cpu0|frontend_0|inst_sext[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[1]~14 , m_cpu0|execution_unit_0|op_dst[1]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[1]~15 , m_cpu0|execution_unit_0|op_dst[1]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add2~1 , m_cpu0|execution_unit_0|alu_0|Add2~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add2~2 , m_cpu0|execution_unit_0|alu_0|Add2~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add2~4 , m_cpu0|execution_unit_0|alu_0|Add2~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[2]~27 , m_cpu0|execution_unit_0|alu_0|alu_short[2]~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|comb~8 , m_cpu0|execution_unit_0|alu_0|comb~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[2]~84 , m_cpu0|execution_unit_0|alu_0|alu_short[2]~84, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|comb~7 , m_cpu0|execution_unit_0|alu_0|comb~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[2]~26 , m_cpu0|execution_unit_0|alu_0|alu_short[2]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[2]~28 , m_cpu0|execution_unit_0|alu_0|alu_short[2]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[2]~37 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[2]~37, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[2]~38 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[2]~38, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4~30 , m_cpu0|execution_unit_0|register_file_0|r4~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[2] , m_cpu0|execution_unit_0|register_file_0|r4[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~23 , m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~31 , m_cpu0|execution_unit_0|register_file_0|r10~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[2] , m_cpu0|execution_unit_0|register_file_0|r10[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~29 , m_cpu0|execution_unit_0|register_file_0|r9~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[2] , m_cpu0|execution_unit_0|register_file_0|r9[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~29 , m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~31 , m_cpu0|execution_unit_0|register_file_0|r13~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[2] , m_cpu0|execution_unit_0|register_file_0|r13[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~29 , m_cpu0|execution_unit_0|register_file_0|r14~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[2] , m_cpu0|execution_unit_0|register_file_0|r14[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~30 , m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2[2]~2 , m_cpu0|execution_unit_0|register_file_0|r2[2]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|comb~1 , m_cpu0|execution_unit_0|register_file_0|comb~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2[2] , m_cpu0|execution_unit_0|register_file_0|r2[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~31 , m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[2] , m_cpu0|execution_unit_0|register_file_0|r3[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~31 , m_cpu0|execution_unit_0|register_file_0|r15~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[2] , m_cpu0|execution_unit_0|register_file_0|r15[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~27 , m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~31 , m_cpu0|execution_unit_0|register_file_0|r5~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[2] , m_cpu0|execution_unit_0|register_file_0|r5[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~31 , m_cpu0|execution_unit_0|register_file_0|r6~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[2] , m_cpu0|execution_unit_0|register_file_0|r6[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~24 , m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~31 , m_cpu0|execution_unit_0|register_file_0|r7~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[2] , m_cpu0|execution_unit_0|register_file_0|r7[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~31 , m_cpu0|execution_unit_0|register_file_0|r8~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[2] , m_cpu0|execution_unit_0|register_file_0|r8[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~25 , m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest~26 , m_cpu0|execution_unit_0|register_file_0|reg_dest~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~28 , m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~31 , m_cpu0|execution_unit_0|register_file_0|r11~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[2] , m_cpu0|execution_unit_0|register_file_0|r11[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~31 , m_cpu0|execution_unit_0|register_file_0|r12~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[2] , m_cpu0|execution_unit_0|register_file_0|r12[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~22 , m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~32 , m_cpu0|execution_unit_0|register_file_0|reg_dest[2]~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[2]~10 , m_cpu0|execution_unit_0|op_dst[2]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[2]~11 , m_cpu0|execution_unit_0|op_dst[2]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[2]~12 , m_cpu0|execution_unit_0|op_dst[2]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[0] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[0]~0 , m_cpu0|execution_unit_0|alu_0|alu_out_add[0]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[1]~2 , m_cpu0|execution_unit_0|alu_0|alu_out_add[1]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[2]~4 , m_cpu0|execution_unit_0|alu_0|alu_out_add[2]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[3]~6 , m_cpu0|execution_unit_0|alu_0|alu_out_add[3]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[4]~8 , m_cpu0|execution_unit_0|alu_0|alu_out_add[4]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[5]~10 , m_cpu0|execution_unit_0|alu_0|alu_out_add[5]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[6]~12 , m_cpu0|execution_unit_0|alu_0|alu_out_add[6]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_addr[6]~6 , m_cpu0|mem_backbone_0|dmem_addr[6]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[7]~16 , m_cpu0|execution_unit_0|mdb_in_bw[7]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[7]~17 , m_cpu0|execution_unit_0|mdb_in_bw[7]~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[7] , m_cpu0|execution_unit_0|mdb_in_buf[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[7] , m_cpu0|frontend_0|inst_dext[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[7]~48 , m_cpu0|execution_unit_0|op_src[7]~48, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[7]~49 , m_cpu0|execution_unit_0|op_src[7]~49, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[7]~50 , m_cpu0|execution_unit_0|op_src[7]~50, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[7]~64 , m_cpu0|execution_unit_0|op_src[7]~64, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[6]~38 , m_cpu0|execution_unit_0|alu_0|alu_short[6]~38, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[6]~87 , m_cpu0|execution_unit_0|alu_0|alu_short[6]~87, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[6]~36 , m_cpu0|execution_unit_0|alu_0|alu_short[6]~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[6]~39 , m_cpu0|execution_unit_0|alu_0|alu_short[6]~39, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[6]~35 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[6]~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[6]~36 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[6]~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[6]~12 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[6]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~33 , m_cpu0|execution_unit_0|register_file_0|r9~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[6] , m_cpu0|execution_unit_0|register_file_0|r9[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~35 , m_cpu0|execution_unit_0|register_file_0|r10~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[6] , m_cpu0|execution_unit_0|register_file_0|r10[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[6]~116 , m_cpu0|execution_unit_0|register_file_0|reg_src[6]~116, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~35 , m_cpu0|execution_unit_0|register_file_0|r7~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[6] , m_cpu0|execution_unit_0|register_file_0|r7[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~35 , m_cpu0|execution_unit_0|register_file_0|r8~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[6] , m_cpu0|execution_unit_0|register_file_0|r8[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[6]~115 , m_cpu0|execution_unit_0|register_file_0|reg_src[6]~115, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4~35 , m_cpu0|execution_unit_0|register_file_0|r4~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[6] , m_cpu0|execution_unit_0|register_file_0|r4[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[6] , m_cpu0|execution_unit_0|register_file_0|r3[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[6]~113 , m_cpu0|execution_unit_0|register_file_0|reg_src[6]~113, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~35 , m_cpu0|execution_unit_0|register_file_0|r6~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[6] , m_cpu0|execution_unit_0|register_file_0|r6[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~35 , m_cpu0|execution_unit_0|register_file_0|r5~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[6] , m_cpu0|execution_unit_0|register_file_0|r5[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[6]~114 , m_cpu0|execution_unit_0|register_file_0|reg_src[6]~114, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[6]~117 , m_cpu0|execution_unit_0|register_file_0|reg_src[6]~117, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~35 , m_cpu0|execution_unit_0|register_file_0|r12~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[6] , m_cpu0|execution_unit_0|register_file_0|r12[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~35 , m_cpu0|execution_unit_0|register_file_0|r11~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[6] , m_cpu0|execution_unit_0|register_file_0|r11[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[6]~118 , m_cpu0|execution_unit_0|register_file_0|reg_src[6]~118, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~35 , m_cpu0|execution_unit_0|register_file_0|r15~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[6] , m_cpu0|execution_unit_0|register_file_0|r15[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[6]~5 , m_cpu0|execution_unit_0|register_file_0|r1[6]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[6] , m_cpu0|execution_unit_0|register_file_0|r1[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[6]~120 , m_cpu0|execution_unit_0|register_file_0|reg_src[6]~120, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[6]~166 , m_cpu0|execution_unit_0|register_file_0|reg_src[6]~166, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~33 , m_cpu0|execution_unit_0|register_file_0|r14~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[6] , m_cpu0|execution_unit_0|register_file_0|r14[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~35 , m_cpu0|execution_unit_0|register_file_0|r13~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[6] , m_cpu0|execution_unit_0|register_file_0|r13[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[6]~119 , m_cpu0|execution_unit_0|register_file_0|reg_src[6]~119, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[6] , m_cpu0|execution_unit_0|register_file_0|reg_src[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~36 , m_cpu0|execution_unit_0|register_file_0|r12~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[7] , m_cpu0|execution_unit_0|register_file_0|r12[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[7]~126 , m_cpu0|execution_unit_0|register_file_0|reg_src[7]~126, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[7]~124 , m_cpu0|execution_unit_0|register_file_0|reg_src[7]~124, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[7]~121 , m_cpu0|execution_unit_0|register_file_0|reg_src[7]~121, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[7]~122 , m_cpu0|execution_unit_0|register_file_0|reg_src[7]~122, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[7]~123 , m_cpu0|execution_unit_0|register_file_0|reg_src[7]~123, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[7]~125 , m_cpu0|execution_unit_0|register_file_0|reg_src[7]~125, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[7]~127 , m_cpu0|execution_unit_0|register_file_0|reg_src[7]~127, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[7]~129 , m_cpu0|execution_unit_0|register_file_0|reg_src[7]~129, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[0]~34 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[0]~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src~128 , m_cpu0|execution_unit_0|register_file_0|reg_src~128, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[7]~130 , m_cpu0|execution_unit_0|register_file_0|reg_src[7]~130, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[7] , m_cpu0|execution_unit_0|register_file_0|reg_src[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|comb~4 , m_cpu0|execution_unit_0|alu_0|comb~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[14]~3 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[14]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[14]~18 , m_cpu0|execution_unit_0|alu_0|alu_short[14]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[14]~5 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[14]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[14]~41 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[14]~41, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[14]~42 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[14]~42, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|pc_sw[14]~0 , m_cpu0|execution_unit_0|register_file_0|pc_sw[14]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[14]~0 , m_cpu0|frontend_0|mab[14]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[14]~7 , m_cpu0|execution_unit_0|mdb_out_nxt[14]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[14]~feeder , m_cpu0|execution_unit_0|mdb_out_nxt[14]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[14] , m_cpu0|execution_unit_0|mdb_out_nxt[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[14]~13 , m_cpu0|mem_backbone_0|dmem_din[14]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[14]~11 , m_cpu0|mem_backbone_0|per_din[14]~11, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[6]~feeder , m_regs_uart0|o_prer[6]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[6] , m_regs_uart0|o_prer[6], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir1[6] , m_regs_gpio0|o_dir1[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[14]~36 , m_cpu0|per_dout_or[14]~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|sfr_0|reg_rd[6]~7 , m_cpu0|sfr_0|reg_rd[6]~7, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir0[6] , m_regs_gpio0|o_dir0[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[14]~35 , m_cpu0|per_dout_or[14]~35, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_txdata[6] , m_regs_uart0|o_txdata[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[14]~34 , m_cpu0|per_dout_or[14]~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[14]~33 , m_cpu0|per_dout_or[14]~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[14] , m_cpu0|per_dout_or[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[14] , m_cpu0|mem_backbone_0|per_dout_val[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[14]~12 , m_cpu0|mem_backbone_0|eu_mdb_in[14]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[14]~13 , m_cpu0|mem_backbone_0|eu_mdb_in[14]~13, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sta_condition~0 , m_i2c_master0|bit_controller|sta_condition~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|sta_condition , m_i2c_master0|bit_controller|sta_condition, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|busy~0 , m_i2c_master0|bit_controller|busy~0, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|bit_controller|busy , m_i2c_master0|bit_controller|busy, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[6]~38 , m_cpu0|per_dout_or[6]~38, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|ien , m_regs_i2c0|ien, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[6]~37 , m_cpu0|per_dout_or[6]~37, omsp430_demo_top, 1
instance = comp, \B_PORT1[6]~input , B_PORT1[6]~input, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|prerh_rd[6] , m_regs_uart0|prerh_rd[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[6]~40 , m_cpu0|per_dout_or[6]~40, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|Equal9~9 , m_uart0|uart_rx0|Equal9~9, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~21 , m_uart0|uart_rx0|o_rxdata~21, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~20 , m_uart0|uart_rx0|o_rxdata~20, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~22 , m_uart0|uart_rx0|o_rxdata~22, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata[6] , m_uart0|uart_rx0|o_rxdata[6], omsp430_demo_top, 1
instance = comp, \B_PORT0[6]~input , B_PORT0[6]~input, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[6]~39 , m_cpu0|per_dout_or[6]~39, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[6] , m_cpu0|per_dout_or[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[6] , m_cpu0|mem_backbone_0|per_dout_val[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[6]~14 , m_cpu0|execution_unit_0|mdb_in_bw[6]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[6]~15 , m_cpu0|execution_unit_0|mdb_in_bw[6]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[6]~30 , m_cpu0|execution_unit_0|op_dst[6]~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[6]~31 , m_cpu0|execution_unit_0|op_dst[6]~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[6]~32 , m_cpu0|execution_unit_0|op_dst[6]~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_addr[5]~5 , m_cpu0|mem_backbone_0|dmem_addr[5]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[3]~4 , m_cpu0|execution_unit_0|mdb_in_bw[3]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[3]~5 , m_cpu0|execution_unit_0|mdb_in_bw[3]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[3]~8 , m_cpu0|execution_unit_0|op_dst[3]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[3]~9 , m_cpu0|execution_unit_0|op_dst[3]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_addr[2]~2 , m_cpu0|mem_backbone_0|dmem_addr[2]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[2]~6 , m_cpu0|execution_unit_0|mdb_in_bw[2]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[2]~7 , m_cpu0|execution_unit_0|mdb_in_bw[2]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[2] , m_cpu0|execution_unit_0|mdb_in_buf[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[2] , m_cpu0|frontend_0|inst_dext[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[2]~19 , m_cpu0|execution_unit_0|op_src[2]~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[2]~20 , m_cpu0|execution_unit_0|op_src[2]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[2]~21 , m_cpu0|execution_unit_0|op_src[2]~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[2] , m_cpu0|execution_unit_0|alu_0|op_src_inv[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[2] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_addr[1]~4 , m_cpu0|mem_backbone_0|per_addr[1]~4, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|reg_rd[4]~0 , m_regs_uart0|reg_rd[4]~0, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|reg_rd[4]~1 , m_regs_uart0|reg_rd[4]~1, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_txdata[4]~feeder , m_regs_uart0|o_txdata[4]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_txdata[4] , m_regs_uart0|o_txdata[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~1 , m_cpu0|per_dout_or~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~0 , m_cpu0|per_dout_or~0, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir1[4] , m_regs_gpio0|o_dir1[4], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir0[4] , m_regs_gpio0|o_dir0[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~3 , m_cpu0|per_dout_or~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|reg_hi_wr[7]~2 , m_cpu0|clock_module_0|reg_hi_wr[7]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|reg_hi_wr[7]~3 , m_cpu0|clock_module_0|reg_hi_wr[7]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|reg_hi_wr[7]~4 , m_cpu0|clock_module_0|reg_hi_wr[7]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|bcsctl1[4] , m_cpu0|clock_module_0|bcsctl1[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|bcsctl1_rd[12]~0 , m_cpu0|clock_module_0|bcsctl1_rd[12]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~2 , m_cpu0|per_dout_or~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~4 , m_cpu0|per_dout_or~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[12] , m_cpu0|mem_backbone_0|per_dout_val[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[12]~0 , m_cpu0|mem_backbone_0|eu_mdb_in[12]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[12]~1 , m_cpu0|mem_backbone_0|eu_mdb_in[12]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[12]~21 , m_cpu0|execution_unit_0|op_dst[12]~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[12]~22 , m_cpu0|execution_unit_0|op_dst[12]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_dst_in[12] , m_cpu0|execution_unit_0|alu_0|op_dst_in[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[12] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[11]~22 , m_cpu0|execution_unit_0|alu_0|alu_out_add[11]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[12]~24 , m_cpu0|execution_unit_0|alu_0|alu_out_add[12]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[13]~28 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[13]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[13]~32 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[13]~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~21 , m_cpu0|execution_unit_0|register_file_0|r5~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[13] , m_cpu0|execution_unit_0|register_file_0|r5[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~77 , m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~77, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~78 , m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~78, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~79 , m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~79, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~76 , m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~76, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~80 , m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~80, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~83 , m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~83, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~84 , m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~84, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~82 , m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~82, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~81 , m_cpu0|execution_unit_0|register_file_0|reg_dest[13]~81, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[13] , m_cpu0|execution_unit_0|register_file_0|reg_dest[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[13]~19 , m_cpu0|execution_unit_0|op_dst[13]~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[13]~20 , m_cpu0|execution_unit_0|op_dst[13]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_dst_in[13] , m_cpu0|execution_unit_0|alu_0|op_dst_in[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[13] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[13]~26 , m_cpu0|execution_unit_0|alu_0|alu_out_add[13]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_dmem_en~0 , m_cpu0|mem_backbone_0|eu_dmem_en~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|LessThan7~0 , m_cpu0|mem_backbone_0|LessThan7~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_per_en , m_cpu0|mem_backbone_0|eu_per_en, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in_sel[0] , m_cpu0|mem_backbone_0|eu_mdb_in_sel[0], omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_txdata[3]~feeder , m_regs_uart0|o_txdata[3]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_txdata[3] , m_regs_uart0|o_txdata[3], omsp430_demo_top, 1
instance = comp, \per_miso[11]~5 , per_miso[11]~5, omsp430_demo_top, 1
instance = comp, \per_miso[11]~4 , per_miso[11]~4, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir0[3] , m_regs_gpio0|o_dir0[3], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|dir0_rd[11] , m_regs_gpio0|dir0_rd[11], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir1[3] , m_regs_gpio0|o_dir1[3], omsp430_demo_top, 1
instance = comp, \per_miso[11]~6 , per_miso[11]~6, omsp430_demo_top, 1
instance = comp, \per_miso[11] , per_miso[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[11] , m_cpu0|mem_backbone_0|per_dout_val[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[11]~2 , m_cpu0|mem_backbone_0|eu_mdb_in[11]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[11]~3 , m_cpu0|mem_backbone_0|eu_mdb_in[11]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[11]~38 , m_cpu0|execution_unit_0|op_dst[11]~38, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[11]~39 , m_cpu0|execution_unit_0|op_dst[11]~39, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_dst_in[11] , m_cpu0|execution_unit_0|alu_0|op_dst_in[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|LessThan2~0 , m_cpu0|execution_unit_0|alu_0|LessThan2~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[11]~22 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[11]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[9]~54 , m_cpu0|execution_unit_0|alu_0|alu_short[9]~54, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[9]~46 , m_cpu0|execution_unit_0|op_dst[9]~46, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[9]~52 , m_cpu0|execution_unit_0|alu_0|alu_short[9]~52, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[9]~51 , m_cpu0|execution_unit_0|alu_0|alu_short[9]~51, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[9]~53 , m_cpu0|execution_unit_0|alu_0|alu_short[9]~53, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[9]~55 , m_cpu0|execution_unit_0|alu_0|alu_short[9]~55, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[1]~70 , m_cpu0|execution_unit_0|op_src[1]~70, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[9]~56 , m_cpu0|execution_unit_0|alu_0|alu_short[9]~56, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[9]~23 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[9]~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[9]~31 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[9]~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[9]~18 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[9]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~22 , m_cpu0|execution_unit_0|register_file_0|r13~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[9] , m_cpu0|execution_unit_0|register_file_0|r13[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~22 , m_cpu0|execution_unit_0|register_file_0|r12~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[9] , m_cpu0|execution_unit_0|register_file_0|r12[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~91 , m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~91, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4~34 , m_cpu0|execution_unit_0|register_file_0|r4~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[9] , m_cpu0|execution_unit_0|register_file_0|r4[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~22 , m_cpu0|execution_unit_0|register_file_0|r5~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[9] , m_cpu0|execution_unit_0|register_file_0|r5[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~86 , m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~86, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~85 , m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~85, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~22 , m_cpu0|execution_unit_0|register_file_0|r7~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[9] , m_cpu0|execution_unit_0|register_file_0|r7[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~22 , m_cpu0|execution_unit_0|register_file_0|r6~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[9] , m_cpu0|execution_unit_0|register_file_0|r6[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~87 , m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~87, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~20 , m_cpu0|execution_unit_0|register_file_0|r9~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[9] , m_cpu0|execution_unit_0|register_file_0|r9[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~22 , m_cpu0|execution_unit_0|register_file_0|r8~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[9] , m_cpu0|execution_unit_0|register_file_0|r8[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~88 , m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~88, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~89 , m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~89, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~22 , m_cpu0|execution_unit_0|register_file_0|r15~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[9] , m_cpu0|execution_unit_0|register_file_0|r15[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~20 , m_cpu0|execution_unit_0|register_file_0|r14~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[9] , m_cpu0|execution_unit_0|register_file_0|r14[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~92 , m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~92, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[9]~9 , m_cpu0|execution_unit_0|register_file_0|r1[9]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[9] , m_cpu0|execution_unit_0|register_file_0|r1[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~93 , m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~93, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~22 , m_cpu0|execution_unit_0|register_file_0|r11~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[9] , m_cpu0|execution_unit_0|register_file_0|r11[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~22 , m_cpu0|execution_unit_0|register_file_0|r10~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[9] , m_cpu0|execution_unit_0|register_file_0|r10[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~90 , m_cpu0|execution_unit_0|register_file_0|reg_dest[9]~90, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[9] , m_cpu0|execution_unit_0|register_file_0|reg_dest[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[9] , m_cpu0|frontend_0|inst_dext[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[9]~39 , m_cpu0|execution_unit_0|op_src[9]~39, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[9] , m_cpu0|execution_unit_0|mdb_in_buf[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[9]~40 , m_cpu0|execution_unit_0|op_src[9]~40, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[9]~41 , m_cpu0|execution_unit_0|op_src[9]~41, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[9] , m_cpu0|execution_unit_0|alu_0|op_src_inv[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[9] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[9]~24 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[9]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|pc_sw[9]~1 , m_cpu0|execution_unit_0|register_file_0|pc_sw[9]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[9] , m_cpu0|execution_unit_0|register_file_0|r3[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[9]~95 , m_cpu0|execution_unit_0|register_file_0|reg_src[9]~95, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[9]~96 , m_cpu0|execution_unit_0|register_file_0|reg_src[9]~96, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[9]~98 , m_cpu0|execution_unit_0|register_file_0|reg_src[9]~98, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[9]~97 , m_cpu0|execution_unit_0|register_file_0|reg_src[9]~97, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[9]~99 , m_cpu0|execution_unit_0|register_file_0|reg_src[9]~99, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[9]~102 , m_cpu0|execution_unit_0|register_file_0|reg_src[9]~102, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[9]~165 , m_cpu0|execution_unit_0|register_file_0|reg_src[9]~165, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[9]~100 , m_cpu0|execution_unit_0|register_file_0|reg_src[9]~100, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[9]~101 , m_cpu0|execution_unit_0|register_file_0|reg_src[9]~101, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[9] , m_cpu0|execution_unit_0|register_file_0|reg_src[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[10]~20 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[10]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~24 , m_cpu0|execution_unit_0|register_file_0|r15~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[10] , m_cpu0|execution_unit_0|register_file_0|r15[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[10]~138 , m_cpu0|execution_unit_0|register_file_0|reg_src[10]~138, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[10]~167 , m_cpu0|execution_unit_0|register_file_0|reg_src[10]~167, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[10]~136 , m_cpu0|execution_unit_0|register_file_0|reg_src[10]~136, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[10]~132 , m_cpu0|execution_unit_0|register_file_0|reg_src[10]~132, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[10]~133 , m_cpu0|execution_unit_0|register_file_0|reg_src[10]~133, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[10]~131 , m_cpu0|execution_unit_0|register_file_0|reg_src[10]~131, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[10]~134 , m_cpu0|execution_unit_0|register_file_0|reg_src[10]~134, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[10]~135 , m_cpu0|execution_unit_0|register_file_0|reg_src[10]~135, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[10]~137 , m_cpu0|execution_unit_0|register_file_0|reg_src[10]~137, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[10] , m_cpu0|execution_unit_0|register_file_0|reg_src[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~25 , m_cpu0|execution_unit_0|register_file_0|r15~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[11] , m_cpu0|execution_unit_0|register_file_0|r15[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[11]~12 , m_cpu0|execution_unit_0|register_file_0|r1[11]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[11] , m_cpu0|execution_unit_0|register_file_0|r1[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[11]~146 , m_cpu0|execution_unit_0|register_file_0|reg_src[11]~146, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[11]~168 , m_cpu0|execution_unit_0|register_file_0|reg_src[11]~168, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~25 , m_cpu0|execution_unit_0|register_file_0|r13~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[11] , m_cpu0|execution_unit_0|register_file_0|r13[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~23 , m_cpu0|execution_unit_0|register_file_0|r14~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[11] , m_cpu0|execution_unit_0|register_file_0|r14[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[11]~145 , m_cpu0|execution_unit_0|register_file_0|reg_src[11]~145, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~25 , m_cpu0|execution_unit_0|register_file_0|r7~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[11] , m_cpu0|execution_unit_0|register_file_0|r7[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~25 , m_cpu0|execution_unit_0|register_file_0|r8~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[11] , m_cpu0|execution_unit_0|register_file_0|r8[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[11]~141 , m_cpu0|execution_unit_0|register_file_0|reg_src[11]~141, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~23 , m_cpu0|execution_unit_0|register_file_0|r9~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[11] , m_cpu0|execution_unit_0|register_file_0|r9[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~25 , m_cpu0|execution_unit_0|register_file_0|r10~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[11] , m_cpu0|execution_unit_0|register_file_0|r10[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[11]~142 , m_cpu0|execution_unit_0|register_file_0|reg_src[11]~142, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[11] , m_cpu0|execution_unit_0|register_file_0|r3[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4~25 , m_cpu0|execution_unit_0|register_file_0|r4~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[11] , m_cpu0|execution_unit_0|register_file_0|r4[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[11]~139 , m_cpu0|execution_unit_0|register_file_0|reg_src[11]~139, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~25 , m_cpu0|execution_unit_0|register_file_0|r6~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[11] , m_cpu0|execution_unit_0|register_file_0|r6[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~25 , m_cpu0|execution_unit_0|register_file_0|r5~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[11] , m_cpu0|execution_unit_0|register_file_0|r5[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[11]~140 , m_cpu0|execution_unit_0|register_file_0|reg_src[11]~140, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[11]~143 , m_cpu0|execution_unit_0|register_file_0|reg_src[11]~143, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~25 , m_cpu0|execution_unit_0|register_file_0|r12~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[11] , m_cpu0|execution_unit_0|register_file_0|r12[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~25 , m_cpu0|execution_unit_0|register_file_0|r11~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[11] , m_cpu0|execution_unit_0|register_file_0|r11[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[11]~144 , m_cpu0|execution_unit_0|register_file_0|reg_src[11]~144, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[11] , m_cpu0|execution_unit_0|register_file_0|reg_src[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[11] , m_cpu0|execution_unit_0|alu_0|op_src_inv[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[11] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_dmem_en~1 , m_cpu0|mem_backbone_0|eu_dmem_en~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_dmem_en~2 , m_cpu0|mem_backbone_0|eu_dmem_en~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|ext_dmem_en~3 , m_cpu0|mem_backbone_0|ext_dmem_en~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_wen[0]~1 , m_cpu0|mem_backbone_0|dmem_wen[0]~1, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|reg_lo_wr[0]~3 , m_regs_uart0|reg_lo_wr[0]~3, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_txrun , m_regs_uart0|o_txrun, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|nextState.0001~0 , m_uart0|uart_tx0|nextState.0001~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|o_tx~10 , m_uart0|uart_tx0|o_tx~10, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|txcnt[0]~1 , m_uart0|uart_brgene0|txcnt[0]~1, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|txcnt[0] , m_uart0|uart_brgene0|txcnt[0], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|txcnt[1]~0 , m_uart0|uart_brgene0|txcnt[1]~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|txcnt[1] , m_uart0|uart_brgene0|txcnt[1], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|o_txclken~0 , m_uart0|uart_brgene0|o_txclken~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_brgene0|o_txclken , m_uart0|uart_brgene0|o_txclken, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|currentState.0001 , m_uart0|uart_tx0|currentState.0001, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|currentState.0010 , m_uart0|uart_tx0|currentState.0010, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|currentState.0011 , m_uart0|uart_tx0|currentState.0011, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|currentState.0100 , m_uart0|uart_tx0|currentState.0100, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|currentState.0101 , m_uart0|uart_tx0|currentState.0101, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|currentState.0110 , m_uart0|uart_tx0|currentState.0110, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|currentState.0111 , m_uart0|uart_tx0|currentState.0111, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|currentState.1000 , m_uart0|uart_tx0|currentState.1000, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|currentState.1001 , m_uart0|uart_tx0|currentState.1001, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|nextState~1 , m_uart0|uart_tx0|nextState~1, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|nextState~2 , m_uart0|uart_tx0|nextState~2, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|currentState.1010 , m_uart0|uart_tx0|currentState.1010, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|currentState.1011~0 , m_uart0|uart_tx0|currentState.1011~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|currentState.1011 , m_uart0|uart_tx0|currentState.1011, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|nextState~0 , m_uart0|uart_tx0|nextState~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|nextState.0000~0 , m_uart0|uart_tx0|nextState.0000~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|currentState.0000 , m_uart0|uart_tx0|currentState.0000, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|o_txdone~0 , m_uart0|uart_tx0|o_txdone~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|o_txdone , m_uart0|uart_tx0|o_txdone, omsp430_demo_top, 1
instance = comp, \per_miso[4]~0 , per_miso[4]~0, omsp430_demo_top, 1
instance = comp, \per_miso[4]~1 , per_miso[4]~1, omsp430_demo_top, 1
instance = comp, \B_PORT1[4]~input , B_PORT1[4]~input, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|Equal9~0 , m_uart0|uart_rx0|Equal9~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~2 , m_uart0|uart_rx0|o_rxdata~2, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~0 , m_uart0|uart_rx0|o_rxdata~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~3 , m_uart0|uart_rx0|o_rxdata~3, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata[4] , m_uart0|uart_rx0|o_rxdata[4], omsp430_demo_top, 1
instance = comp, \B_PORT0[4]~input , B_PORT0[4]~input, omsp430_demo_top, 1
instance = comp, \per_miso[4]~2 , per_miso[4]~2, omsp430_demo_top, 1
instance = comp, \per_miso[4]~3 , per_miso[4]~3, omsp430_demo_top, 1
instance = comp, \per_miso[4] , per_miso[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[4] , m_cpu0|mem_backbone_0|per_dout_val[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[4]~2 , m_cpu0|execution_unit_0|mdb_in_bw[4]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[4]~3 , m_cpu0|execution_unit_0|mdb_in_bw[4]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[4]~4 , m_cpu0|execution_unit_0|op_dst[4]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[4]~5 , m_cpu0|execution_unit_0|op_dst[4]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[4]~6 , m_cpu0|execution_unit_0|op_dst[4]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|comb~2 , m_cpu0|execution_unit_0|alu_0|comb~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[4]~16 , m_cpu0|execution_unit_0|alu_0|alu_short[4]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[4]~14 , m_cpu0|execution_unit_0|alu_0|alu_short[4]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[4]~15 , m_cpu0|execution_unit_0|alu_0|alu_short[4]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[4]~17 , m_cpu0|execution_unit_0|alu_0|alu_short[4]~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|comb~0 , m_cpu0|execution_unit_0|alu_0|comb~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[4]~0 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[4]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[4]~0 , m_cpu0|execution_unit_0|register_file_0|r4[4]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[4]~9 , m_cpu0|frontend_0|mab[4]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[4]~10 , m_cpu0|frontend_0|mab[4]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[4] , m_cpu0|frontend_0|pc[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[5]~11 , m_cpu0|frontend_0|mab[5]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[5]~12 , m_cpu0|frontend_0|mab[5]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[5] , m_cpu0|frontend_0|pc[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[5]~86 , m_cpu0|execution_unit_0|alu_0|alu_short[5]~86, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[5]~32 , m_cpu0|execution_unit_0|alu_0|alu_short[5]~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[5]~33 , m_cpu0|execution_unit_0|alu_0|alu_short[5]~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[5]~34 , m_cpu0|execution_unit_0|alu_0|alu_short[5]~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[5]~35 , m_cpu0|execution_unit_0|alu_0|alu_short[5]~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[5]~16 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[5]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2~7 , m_cpu0|execution_unit_0|register_file_0|r2~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2[5] , m_cpu0|execution_unit_0|register_file_0|r2[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~65 , m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~65, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~34 , m_cpu0|execution_unit_0|register_file_0|r6~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[5] , m_cpu0|execution_unit_0|register_file_0|r6[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~34 , m_cpu0|execution_unit_0|register_file_0|r5~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[5] , m_cpu0|execution_unit_0|register_file_0|r5[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~67 , m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~67, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[5] , m_cpu0|execution_unit_0|register_file_0|r3[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4~32 , m_cpu0|execution_unit_0|register_file_0|r4~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[5] , m_cpu0|execution_unit_0|register_file_0|r4[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~66 , m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~66, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~69 , m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~69, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~34 , m_cpu0|execution_unit_0|register_file_0|r13~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[5] , m_cpu0|execution_unit_0|register_file_0|r13[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~32 , m_cpu0|execution_unit_0|register_file_0|r14~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[5] , m_cpu0|execution_unit_0|register_file_0|r14[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~73 , m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~73, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~34 , m_cpu0|execution_unit_0|register_file_0|r11~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[5] , m_cpu0|execution_unit_0|register_file_0|r11[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~71 , m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~71, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~34 , m_cpu0|execution_unit_0|register_file_0|r10~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[5] , m_cpu0|execution_unit_0|register_file_0|r10[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~32 , m_cpu0|execution_unit_0|register_file_0|r9~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[5] , m_cpu0|execution_unit_0|register_file_0|r9[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~70 , m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~70, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[5]~1 , m_cpu0|execution_unit_0|register_file_0|r1[5]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[5] , m_cpu0|execution_unit_0|register_file_0|r1[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest~72 , m_cpu0|execution_unit_0|register_file_0|reg_dest~72, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~74 , m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~74, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~34 , m_cpu0|execution_unit_0|register_file_0|r15~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[5] , m_cpu0|execution_unit_0|register_file_0|r15[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~75 , m_cpu0|execution_unit_0|register_file_0|reg_dest[5]~75, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~23 , m_cpu0|dbg_0|mem_data~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~24 , m_cpu0|dbg_0|mem_data~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[5]~7 , m_cpu0|dbg_0|mem_data[5]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_rd~0 , m_cpu0|dbg_0|dbg_mem_rd~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_rd_dly , m_cpu0|dbg_0|dbg_mem_rd_dly, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[15]~46 , m_cpu0|dbg_0|mem_data[15]~46, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[5] , m_cpu0|dbg_0|mem_data[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[5]~27 , m_cpu0|execution_unit_0|op_dst[5]~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[5]~28 , m_cpu0|execution_unit_0|op_dst[5]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[5]~29 , m_cpu0|execution_unit_0|op_dst[5]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[5]~17 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[5]~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[5]~18 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[5]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~34 , m_cpu0|execution_unit_0|register_file_0|r12~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[5] , m_cpu0|execution_unit_0|register_file_0|r12[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[5]~82 , m_cpu0|execution_unit_0|register_file_0|reg_src[5]~82, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[5]~84 , m_cpu0|execution_unit_0|register_file_0|reg_src[5]~84, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[5]~83 , m_cpu0|execution_unit_0|register_file_0|reg_src[5]~83, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[5]~85 , m_cpu0|execution_unit_0|register_file_0|reg_src[5]~85, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[5]~86 , m_cpu0|execution_unit_0|register_file_0|reg_src[5]~86, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[5]~81 , m_cpu0|execution_unit_0|register_file_0|reg_src[5]~81, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src~77 , m_cpu0|execution_unit_0|register_file_0|reg_src~77, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[5]~78 , m_cpu0|execution_unit_0|register_file_0|reg_src[5]~78, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[5]~79 , m_cpu0|execution_unit_0|register_file_0|reg_src[5]~79, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[5]~80 , m_cpu0|execution_unit_0|register_file_0|reg_src[5]~80, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[5] , m_cpu0|execution_unit_0|register_file_0|reg_src[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[5] , m_cpu0|execution_unit_0|alu_0|op_src_inv[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|LessThan1~0 , m_cpu0|execution_unit_0|alu_0|LessThan1~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[5]~15 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[5]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[7]~43 , m_cpu0|execution_unit_0|alu_0|alu_short[7]~43, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[7]~40 , m_cpu0|execution_unit_0|alu_0|alu_short[7]~40, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[7]~41 , m_cpu0|execution_unit_0|alu_0|alu_short[7]~41, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[7]~42 , m_cpu0|execution_unit_0|alu_0|alu_short[7]~42, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[7]~44 , m_cpu0|execution_unit_0|alu_0|alu_short[7]~44, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[7]~45 , m_cpu0|execution_unit_0|alu_0|alu_short[7]~45, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add7~1 , m_cpu0|execution_unit_0|alu_0|Add7~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[7]~19 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[7]~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[7]~20 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[7]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[7]~16 , m_cpu0|frontend_0|mab[7]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pc[7] , m_cpu0|frontend_0|pc[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[7]~15 , m_cpu0|frontend_0|mab[7]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt~16 , m_cpu0|execution_unit_0|mdb_out_nxt~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[7] , m_cpu0|execution_unit_0|mdb_out_nxt[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[15]~feeder , m_cpu0|execution_unit_0|mdb_out_nxt[15]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[15] , m_cpu0|execution_unit_0|mdb_out_nxt[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dmem_din[15]~12 , m_cpu0|mem_backbone_0|dmem_din[15]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[15]~10 , m_cpu0|mem_backbone_0|per_din[15]~10, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_prer[7] , m_regs_uart0|o_prer[7], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir1[7] , m_regs_gpio0|o_dir1[7], omsp430_demo_top, 1
instance = comp, \per_miso[15]~24 , per_miso[15]~24, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_txdata[7] , m_regs_uart0|o_txdata[7], omsp430_demo_top, 1
instance = comp, \per_miso[15]~23 , per_miso[15]~23, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir0[7] , m_regs_gpio0|o_dir0[7], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|dir0_rd[15] , m_regs_gpio0|dir0_rd[15], omsp430_demo_top, 1
instance = comp, \per_miso[15]~22 , per_miso[15]~22, omsp430_demo_top, 1
instance = comp, \per_miso[15] , per_miso[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[15] , m_cpu0|mem_backbone_0|per_dout_val[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[15]~14 , m_cpu0|mem_backbone_0|eu_mdb_in[15]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in[15]~15 , m_cpu0|mem_backbone_0|eu_mdb_in[15]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[15] , m_cpu0|execution_unit_0|mdb_in_buf[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[15] , m_cpu0|frontend_0|inst_dext[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[15]~60 , m_cpu0|execution_unit_0|op_src[15]~60, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[15]~61 , m_cpu0|execution_unit_0|op_src[15]~61, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[15]~62 , m_cpu0|execution_unit_0|op_src[15]~62, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[15] , m_cpu0|execution_unit_0|alu_0|op_src_inv[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[15] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[14] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[14]~28 , m_cpu0|execution_unit_0|alu_0|alu_out_add[14]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_add[15]~30 , m_cpu0|execution_unit_0|alu_0|alu_out_add[15]~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_pmem_en~0 , m_cpu0|mem_backbone_0|eu_pmem_en~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_mdb_in_sel[1] , m_cpu0|mem_backbone_0|eu_mdb_in_sel[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[5]~0 , m_cpu0|execution_unit_0|mdb_in_bw[5]~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|Equal9~7 , m_uart0|uart_rx0|Equal9~7, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~14 , m_uart0|uart_rx0|o_rxdata~14, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~15 , m_uart0|uart_rx0|o_rxdata~15, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~16 , m_uart0|uart_rx0|o_rxdata~16, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata[0] , m_uart0|uart_rx0|o_rxdata[0], omsp430_demo_top, 1
instance = comp, \B_PORT1[0]~input , B_PORT1[0]~input, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[0]~27 , m_cpu0|per_dout_or[0]~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[0]~23 , m_cpu0|per_dout_or[0]~23, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdone~0 , m_uart0|uart_rx0|o_rxdone~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdone~1 , m_uart0|uart_rx0|o_rxdone~1, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdone , m_uart0|uart_rx0|o_rxdone, omsp430_demo_top, 1
instance = comp, \B_PORT0[0]~input , B_PORT0[0]~input, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[0]~26 , m_cpu0|per_dout_or[0]~26, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|iack~0 , m_regs_i2c0|iack~0, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|iack , m_regs_i2c0|iack, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|irq_flag~0 , m_regs_i2c0|irq_flag~0, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|irq_flag , m_regs_i2c0|irq_flag, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[0]~24 , m_cpu0|per_dout_or[0]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[0]~25 , m_cpu0|per_dout_or[0]~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or[0] , m_cpu0|per_dout_or[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[0] , m_cpu0|mem_backbone_0|per_dout_val[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[0]~10 , m_cpu0|execution_unit_0|mdb_in_bw[0]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_bw[0]~11 , m_cpu0|execution_unit_0|mdb_in_bw[0]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[0] , m_cpu0|execution_unit_0|mdb_in_buf[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[0] , m_cpu0|frontend_0|inst_dext[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext~19 , m_cpu0|frontend_0|inst_sext~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext~20 , m_cpu0|frontend_0|inst_sext~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_sext[0] , m_cpu0|frontend_0|inst_sext[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[0]~25 , m_cpu0|execution_unit_0|op_src[0]~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[0]~26 , m_cpu0|execution_unit_0|op_src[0]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[0]~27 , m_cpu0|execution_unit_0|op_src[0]~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[0] , m_cpu0|execution_unit_0|alu_0|op_src_inv[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[0]~79 , m_cpu0|execution_unit_0|alu_0|alu_short[0]~79, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[0]~88 , m_cpu0|execution_unit_0|alu_0|alu_short[0]~88, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[0]~80 , m_cpu0|execution_unit_0|alu_0|alu_short[0]~80, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|comb~11 , m_cpu0|execution_unit_0|alu_0|comb~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[0]~81 , m_cpu0|execution_unit_0|alu_0|alu_short[0]~81, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[0]~30 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[0]~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[0]~1 , m_cpu0|execution_unit_0|register_file_0|r4[0]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[0] , m_cpu0|execution_unit_0|register_file_0|r3[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[0]~62 , m_cpu0|execution_unit_0|register_file_0|reg_src[0]~62, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[0]~feeder , m_cpu0|execution_unit_0|register_file_0|r4[0]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[0]~0 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[0]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[0] , m_cpu0|execution_unit_0|register_file_0|r4[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[0]~63 , m_cpu0|execution_unit_0|register_file_0|reg_src[0]~63, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src~60 , m_cpu0|execution_unit_0|register_file_0|reg_src~60, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~33 , m_cpu0|execution_unit_0|register_file_0|r15~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[0] , m_cpu0|execution_unit_0|register_file_0|r15[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src~59 , m_cpu0|execution_unit_0|register_file_0|reg_src~59, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[0]~61 , m_cpu0|execution_unit_0|register_file_0|reg_src[0]~61, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~33 , m_cpu0|execution_unit_0|register_file_0|r7~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[0] , m_cpu0|execution_unit_0|register_file_0|r7[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[0]~66 , m_cpu0|execution_unit_0|register_file_0|reg_src[0]~66, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~33 , m_cpu0|execution_unit_0|register_file_0|r8~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[0] , m_cpu0|execution_unit_0|register_file_0|r8[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[0]~67 , m_cpu0|execution_unit_0|register_file_0|reg_src[0]~67, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~33 , m_cpu0|execution_unit_0|register_file_0|r6~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[0] , m_cpu0|execution_unit_0|register_file_0|r6[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~33 , m_cpu0|execution_unit_0|register_file_0|r5~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[0] , m_cpu0|execution_unit_0|register_file_0|r5[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[0]~64 , m_cpu0|execution_unit_0|register_file_0|reg_src[0]~64, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[0]~65 , m_cpu0|execution_unit_0|register_file_0|reg_src[0]~65, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[0]~68 , m_cpu0|execution_unit_0|register_file_0|reg_src[0]~68, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~33 , m_cpu0|execution_unit_0|register_file_0|r12~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[0] , m_cpu0|execution_unit_0|register_file_0|r12[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~31 , m_cpu0|execution_unit_0|register_file_0|r9~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[0] , m_cpu0|execution_unit_0|register_file_0|r9[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[0]~57 , m_cpu0|execution_unit_0|register_file_0|reg_src[0]~57, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~33 , m_cpu0|execution_unit_0|register_file_0|r11~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[0] , m_cpu0|execution_unit_0|register_file_0|r11[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~33 , m_cpu0|execution_unit_0|register_file_0|r10~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[0] , m_cpu0|execution_unit_0|register_file_0|r10[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[0]~58 , m_cpu0|execution_unit_0|register_file_0|reg_src[0]~58, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~33 , m_cpu0|execution_unit_0|register_file_0|r13~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[0] , m_cpu0|execution_unit_0|register_file_0|r13[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~31 , m_cpu0|execution_unit_0|register_file_0|r14~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[0] , m_cpu0|execution_unit_0|register_file_0|r14[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[0]~56 , m_cpu0|execution_unit_0|register_file_0|reg_src[0]~56, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[0] , m_cpu0|execution_unit_0|register_file_0|reg_src[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[1]~2 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[1]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[2]~4 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[2]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[2]~8 , m_cpu0|execution_unit_0|register_file_0|r1[2]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[2] , m_cpu0|execution_unit_0|register_file_0|r1[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src~43 , m_cpu0|execution_unit_0|register_file_0|reg_src~43, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[2]~44 , m_cpu0|execution_unit_0|register_file_0|reg_src[2]~44, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[2]~45 , m_cpu0|execution_unit_0|register_file_0|reg_src[2]~45, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[2]~41 , m_cpu0|execution_unit_0|register_file_0|reg_src[2]~41, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[2]~36 , m_cpu0|execution_unit_0|register_file_0|reg_src[2]~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[2]~38 , m_cpu0|execution_unit_0|register_file_0|reg_src[2]~38, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[2]~37 , m_cpu0|execution_unit_0|register_file_0|reg_src[2]~37, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[2]~39 , m_cpu0|execution_unit_0|register_file_0|reg_src[2]~39, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[2]~40 , m_cpu0|execution_unit_0|register_file_0|reg_src[2]~40, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[2]~42 , m_cpu0|execution_unit_0|register_file_0|reg_src[2]~42, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[2] , m_cpu0|execution_unit_0|register_file_0|reg_src[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_incr_val[3]~6 , m_cpu0|execution_unit_0|register_file_0|reg_incr_val[3]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~30 , m_cpu0|execution_unit_0|register_file_0|r6~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[3] , m_cpu0|execution_unit_0|register_file_0|r6[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[3]~27 , m_cpu0|execution_unit_0|register_file_0|reg_src[3]~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[3]~28 , m_cpu0|execution_unit_0|register_file_0|reg_src[3]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[3]~26 , m_cpu0|execution_unit_0|register_file_0|reg_src[3]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[3]~29 , m_cpu0|execution_unit_0|register_file_0|reg_src[3]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[3]~30 , m_cpu0|execution_unit_0|register_file_0|reg_src[3]~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[3]~31 , m_cpu0|execution_unit_0|register_file_0|reg_src[3]~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src~33 , m_cpu0|execution_unit_0|register_file_0|reg_src~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[3]~34 , m_cpu0|execution_unit_0|register_file_0|reg_src[3]~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[3]~35 , m_cpu0|execution_unit_0|register_file_0|reg_src[3]~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[3]~32 , m_cpu0|execution_unit_0|register_file_0|reg_src[3]~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[3] , m_cpu0|execution_unit_0|register_file_0|reg_src[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[4]~0 , m_cpu0|execution_unit_0|register_file_0|r1[4]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[4] , m_cpu0|execution_unit_0|register_file_0|r1[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[4]~23 , m_cpu0|execution_unit_0|register_file_0|reg_src[4]~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[4]~24 , m_cpu0|execution_unit_0|register_file_0|reg_src[4]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[4]~22 , m_cpu0|execution_unit_0|register_file_0|reg_src[4]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[4]~21 , m_cpu0|execution_unit_0|register_file_0|reg_src[4]~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[4]~25 , m_cpu0|execution_unit_0|register_file_0|reg_src[4]~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[4]~17 , m_cpu0|execution_unit_0|register_file_0|reg_src[4]~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src~18 , m_cpu0|execution_unit_0|register_file_0|reg_src~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[4]~19 , m_cpu0|execution_unit_0|register_file_0|reg_src[4]~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[4]~20 , m_cpu0|execution_unit_0|register_file_0|reg_src[4]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[4]~16 , m_cpu0|execution_unit_0|register_file_0|reg_src[4]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[4] , m_cpu0|execution_unit_0|register_file_0|reg_src[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[4] , m_cpu0|execution_unit_0|alu_0|op_src_inv[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[4] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[3]~6 , m_cpu0|mem_backbone_0|pmem_addr[3]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[3]~7 , m_cpu0|mem_backbone_0|pmem_addr[3]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[4]~8 , m_cpu0|mem_backbone_0|pmem_addr[4]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[4]~9 , m_cpu0|mem_backbone_0|pmem_addr[4]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[5]~10 , m_cpu0|mem_backbone_0|pmem_addr[5]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[5]~11 , m_cpu0|mem_backbone_0|pmem_addr[5]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[6]~12 , m_cpu0|mem_backbone_0|pmem_addr[6]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[6]~13 , m_cpu0|mem_backbone_0|pmem_addr[6]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[7]~14 , m_cpu0|mem_backbone_0|pmem_addr[7]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[7]~15 , m_cpu0|mem_backbone_0|pmem_addr[7]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[8]~16 , m_cpu0|mem_backbone_0|pmem_addr[8]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[8]~17 , m_cpu0|mem_backbone_0|pmem_addr[8]~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[9]~18 , m_cpu0|mem_backbone_0|pmem_addr[9]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[9]~19 , m_cpu0|mem_backbone_0|pmem_addr[9]~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[10]~20 , m_cpu0|mem_backbone_0|pmem_addr[10]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[10]~21 , m_cpu0|mem_backbone_0|pmem_addr[10]~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[11]~22 , m_cpu0|mem_backbone_0|pmem_addr[11]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[11]~23 , m_cpu0|mem_backbone_0|pmem_addr[11]~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[12]~24 , m_cpu0|mem_backbone_0|pmem_addr[12]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[12]~25 , m_cpu0|mem_backbone_0|pmem_addr[12]~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_wen[1]~2 , m_cpu0|mem_backbone_0|pmem_wen[1]~2, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a10 , m_progmem0|altsyncram_component|auto_generated|ram_block1a10, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[10] , m_cpu0|mem_backbone_0|pmem_dout_bckup[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[10]~14 , m_cpu0|mem_backbone_0|fe_mdb_in[10]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Equal10~0 , m_cpu0|frontend_0|Equal10~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Equal10~1 , m_cpu0|frontend_0|Equal10~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as_nxt[3]~2 , m_cpu0|frontend_0|inst_as_nxt[3]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as_nxt[1]~3 , m_cpu0|frontend_0|inst_as_nxt[1]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as[1] , m_cpu0|frontend_0|inst_as[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|dst_fffe_sel~0 , m_cpu0|execution_unit_0|dst_fffe_sel~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|dst_fffe_sel~1 , m_cpu0|execution_unit_0|dst_fffe_sel~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|dst_fffe_sel~2 , m_cpu0|execution_unit_0|dst_fffe_sel~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[14]~40 , m_cpu0|execution_unit_0|op_dst[14]~40, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[14]~41 , m_cpu0|execution_unit_0|op_dst[14]~41, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_dst_in[14] , m_cpu0|execution_unit_0|alu_0|op_dst_in[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|eu_pmem_en~1 , m_cpu0|mem_backbone_0|eu_pmem_en~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[2]~4 , m_cpu0|mem_backbone_0|pmem_addr[2]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[2]~5 , m_cpu0|mem_backbone_0|pmem_addr[2]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_wen[0]~3 , m_cpu0|mem_backbone_0|pmem_wen[0]~3, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a6 , m_progmem0|altsyncram_component|auto_generated|ram_block1a6, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[6] , m_cpu0|mem_backbone_0|pmem_dout_bckup[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[6]~10 , m_cpu0|mem_backbone_0|fe_mdb_in[6]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_bw~0 , m_cpu0|frontend_0|inst_bw~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_bw , m_cpu0|frontend_0|inst_bw, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat[1]~11 , m_cpu0|execution_unit_0|alu_0|alu_stat[1]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat[1]~10 , m_cpu0|execution_unit_0|alu_0|alu_stat[1]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat[1]~12 , m_cpu0|execution_unit_0|alu_0|alu_stat[1]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat[1]~8 , m_cpu0|execution_unit_0|alu_0|alu_stat[1]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat[1]~9 , m_cpu0|execution_unit_0|alu_0|alu_stat[1]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat[1]~13 , m_cpu0|execution_unit_0|alu_0|alu_stat[1]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add[16]~0 , m_cpu0|execution_unit_0|alu_0|alu_add[16]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_add_inc[16]~32 , m_cpu0|execution_unit_0|alu_0|alu_add_inc[16]~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat~15 , m_cpu0|execution_unit_0|alu_0|alu_stat~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat~6 , m_cpu0|execution_unit_0|alu_0|alu_stat~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat~7 , m_cpu0|execution_unit_0|alu_0|alu_stat~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_stat~14 , m_cpu0|execution_unit_0|alu_0|alu_stat~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2[0]~0 , m_cpu0|execution_unit_0|register_file_0|r2[0]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|comb~2 , m_cpu0|execution_unit_0|register_file_0|comb~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2[0] , m_cpu0|execution_unit_0|register_file_0|r2[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_jmp_bin[2] , m_cpu0|frontend_0|inst_jmp_bin[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|jmp_not_taken~0 , m_cpu0|execution_unit_0|alu_0|jmp_not_taken~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|jmp_not_taken~1 , m_cpu0|execution_unit_0|alu_0|jmp_not_taken~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|jmp_not_taken~2 , m_cpu0|execution_unit_0|alu_0|jmp_not_taken~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[1] , m_cpu0|execution_unit_0|alu_0|op_src_in_jmp[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_addr[0]~0 , m_cpu0|mem_backbone_0|per_addr[0]~0, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|reg_rd[2]~0 , m_regs_gpio0|reg_rd[2]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|bcsctl2[2] , m_cpu0|clock_module_0|bcsctl2[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~10 , m_cpu0|per_dout_or~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~11 , m_cpu0|per_dout_or~11, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|Equal9~5 , m_uart0|uart_rx0|Equal9~5, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~8 , m_uart0|uart_rx0|o_rxdata~8, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~9 , m_uart0|uart_rx0|o_rxdata~9, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~10 , m_uart0|uart_rx0|o_rxdata~10, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata[2] , m_uart0|uart_rx0|o_rxdata[2], omsp430_demo_top, 1
instance = comp, \B_PORT0[2]~input , B_PORT0[2]~input, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~12 , m_cpu0|per_dout_or~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~13 , m_cpu0|per_dout_or~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[2] , m_cpu0|mem_backbone_0|per_dout_val[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[10]~4 , m_cpu0|mem_backbone_0|dbg_mem_din[10]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[10]~5 , m_cpu0|mem_backbone_0|dbg_mem_din[10]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~17 , m_cpu0|dbg_0|mem_data~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~18 , m_cpu0|dbg_0|mem_data~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[2]~1 , m_cpu0|dbg_0|mem_data[2]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[2] , m_cpu0|dbg_0|mem_data[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[2]~13 , m_cpu0|dbg_0|dbg_mem_dout[2]~13, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a2 , m_progmem0|altsyncram_component|auto_generated|ram_block1a2, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[2] , m_cpu0|mem_backbone_0|pmem_dout_bckup[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[2]~7 , m_cpu0|mem_backbone_0|fe_mdb_in[2]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest_bin[2] , m_cpu0|frontend_0|inst_dest_bin[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~10 , m_cpu0|frontend_0|Decoder1~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~10 , m_cpu0|frontend_0|Decoder0~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[12]~12 , m_cpu0|frontend_0|inst_dest[12]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~111 , m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~111, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~108 , m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~108, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~107 , m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~107, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~106 , m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~106, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~105 , m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~105, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~109 , m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~109, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~110 , m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~110, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~112 , m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~112, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~113 , m_cpu0|execution_unit_0|register_file_0|reg_dest[6]~113, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[6] , m_cpu0|execution_unit_0|register_file_0|reg_dest[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[14]~12 , m_cpu0|mem_backbone_0|dbg_mem_din[14]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[14]~13 , m_cpu0|mem_backbone_0|dbg_mem_din[14]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~34 , m_cpu0|dbg_0|mem_data~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~35 , m_cpu0|dbg_0|mem_data~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[6]~2 , m_cpu0|dbg_0|mem_data[6]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[6] , m_cpu0|dbg_0|mem_data[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[14]~8 , m_cpu0|dbg_0|dbg_mem_dout[14]~8, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a14 , m_progmem0|altsyncram_component|auto_generated|ram_block1a14, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[14] , m_cpu0|mem_backbone_0|pmem_dout_bckup[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[14]~0 , m_cpu0|mem_backbone_0|fe_mdb_in[14]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_type_nxt[1]~0 , m_cpu0|frontend_0|inst_type_nxt[1]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_type[1] , m_cpu0|frontend_0|inst_type[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|reg_dest_wr~0 , m_cpu0|execution_unit_0|reg_dest_wr~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|reg_dest_wr~1 , m_cpu0|execution_unit_0|reg_dest_wr~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|reg_dest_wr~2 , m_cpu0|execution_unit_0|reg_dest_wr~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[4]~1 , m_cpu0|frontend_0|mab[4]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[2]~5 , m_cpu0|frontend_0|mab[2]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[2]~6 , m_cpu0|frontend_0|mab[2]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[1]~2 , m_cpu0|mem_backbone_0|pmem_addr[1]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[1]~3 , m_cpu0|mem_backbone_0|pmem_addr[1]~3, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a11 , m_progmem0|altsyncram_component|auto_generated|ram_block1a11, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[11] , m_cpu0|mem_backbone_0|pmem_dout_bckup[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[11]~15 , m_cpu0|mem_backbone_0|fe_mdb_in[11]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_jmp_bin[1] , m_cpu0|frontend_0|inst_jmp_bin[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[14]~21 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[14]~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[14]~22 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[14]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[14]~23 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[14]~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~30 , m_cpu0|execution_unit_0|register_file_0|r14~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[1] , m_cpu0|execution_unit_0|register_file_0|r14[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~32 , m_cpu0|execution_unit_0|register_file_0|r13~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[1] , m_cpu0|execution_unit_0|register_file_0|r13[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[1]~52 , m_cpu0|execution_unit_0|register_file_0|reg_src[1]~52, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~32 , m_cpu0|execution_unit_0|register_file_0|r8~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[1] , m_cpu0|execution_unit_0|register_file_0|r8[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~32 , m_cpu0|execution_unit_0|register_file_0|r7~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[1] , m_cpu0|execution_unit_0|register_file_0|r7[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[1]~48 , m_cpu0|execution_unit_0|register_file_0|reg_src[1]~48, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~32 , m_cpu0|execution_unit_0|register_file_0|r6~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[1] , m_cpu0|execution_unit_0|register_file_0|r6[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~32 , m_cpu0|execution_unit_0|register_file_0|r5~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[1] , m_cpu0|execution_unit_0|register_file_0|r5[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[1]~47 , m_cpu0|execution_unit_0|register_file_0|reg_src[1]~47, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~32 , m_cpu0|execution_unit_0|register_file_0|r10~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[1] , m_cpu0|execution_unit_0|register_file_0|r10[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~30 , m_cpu0|execution_unit_0|register_file_0|r9~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[1] , m_cpu0|execution_unit_0|register_file_0|r9[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[1]~49 , m_cpu0|execution_unit_0|register_file_0|reg_src[1]~49, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4~31 , m_cpu0|execution_unit_0|register_file_0|r4~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[1] , m_cpu0|execution_unit_0|register_file_0|r4[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[1] , m_cpu0|execution_unit_0|register_file_0|r3[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[1]~46 , m_cpu0|execution_unit_0|register_file_0|reg_src[1]~46, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[1]~50 , m_cpu0|execution_unit_0|register_file_0|reg_src[1]~50, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[1]~7 , m_cpu0|execution_unit_0|register_file_0|r1[1]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[1] , m_cpu0|execution_unit_0|register_file_0|r1[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~32 , m_cpu0|execution_unit_0|register_file_0|r15~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[1] , m_cpu0|execution_unit_0|register_file_0|r15[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[1]~54 , m_cpu0|execution_unit_0|register_file_0|reg_src[1]~54, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src~53 , m_cpu0|execution_unit_0|register_file_0|reg_src~53, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[1]~55 , m_cpu0|execution_unit_0|register_file_0|reg_src[1]~55, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~32 , m_cpu0|execution_unit_0|register_file_0|r12~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[1] , m_cpu0|execution_unit_0|register_file_0|r12[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~32 , m_cpu0|execution_unit_0|register_file_0|r11~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[1] , m_cpu0|execution_unit_0|register_file_0|r11[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[1]~51 , m_cpu0|execution_unit_0|register_file_0|reg_src[1]~51, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[1] , m_cpu0|execution_unit_0|register_file_0|reg_src[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_in_buf[1] , m_cpu0|execution_unit_0|mdb_in_buf[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dext[1] , m_cpu0|frontend_0|inst_dext[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[1]~22 , m_cpu0|execution_unit_0|op_src[1]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[1]~23 , m_cpu0|execution_unit_0|op_src[1]~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_src[1]~24 , m_cpu0|execution_unit_0|op_src[1]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|op_src_inv[1] , m_cpu0|execution_unit_0|alu_0|op_src_inv[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|LessThan0~0 , m_cpu0|execution_unit_0|alu_0|LessThan0~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[2]~12 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[2]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[1]~83 , m_cpu0|execution_unit_0|alu_0|alu_short[1]~83, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[1]~22 , m_cpu0|execution_unit_0|alu_0|alu_short[1]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[1]~23 , m_cpu0|execution_unit_0|alu_0|alu_short[1]~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[1]~24 , m_cpu0|execution_unit_0|alu_0|alu_short[1]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[1]~25 , m_cpu0|execution_unit_0|alu_0|alu_short[1]~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[1]~39 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[1]~39, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[1]~40 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[1]~40, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2[1]~1 , m_cpu0|execution_unit_0|register_file_0|r2[1]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2[1] , m_cpu0|execution_unit_0|register_file_0|r2[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest~37 , m_cpu0|execution_unit_0|register_file_0|reg_dest~37, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest~38 , m_cpu0|execution_unit_0|register_file_0|reg_dest~38, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~39 , m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~39, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest~35 , m_cpu0|execution_unit_0|register_file_0|reg_dest~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~36 , m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~40 , m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~40, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~43 , m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~43, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~41 , m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~41, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~42 , m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~42, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~44 , m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~44, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~33 , m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~34 , m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~45 , m_cpu0|execution_unit_0|register_file_0|reg_dest[1]~45, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[9]~6 , m_cpu0|mem_backbone_0|dbg_mem_din[9]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[9]~7 , m_cpu0|mem_backbone_0|dbg_mem_din[9]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~19 , m_cpu0|dbg_0|mem_data~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~20 , m_cpu0|dbg_0|mem_data~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[1]~5 , m_cpu0|dbg_0|mem_data[1]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[1] , m_cpu0|dbg_0|mem_data[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~30 , m_cpu0|dbg_0|mem_data~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~31 , m_cpu0|dbg_0|mem_data~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[9] , m_cpu0|dbg_0|mem_data[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[9]~4 , m_cpu0|dbg_0|dbg_mem_dout[9]~4, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a9 , m_progmem0|altsyncram_component|auto_generated|ram_block1a9, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[9] , m_cpu0|mem_backbone_0|pmem_dout_bckup[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[9]~13 , m_cpu0|mem_backbone_0|fe_mdb_in[9]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_src_bin[1] , m_cpu0|frontend_0|inst_src_bin[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder3~1 , m_cpu0|frontend_0|Decoder3~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[4]~1 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[4]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|inst_src_in[4]~2 , m_cpu0|execution_unit_0|register_file_0|inst_src_in[4]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r3[14] , m_cpu0|execution_unit_0|register_file_0|r3[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4~26 , m_cpu0|execution_unit_0|register_file_0|r4~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[14] , m_cpu0|execution_unit_0|register_file_0|r4[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[14]~147 , m_cpu0|execution_unit_0|register_file_0|reg_src[14]~147, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7~26 , m_cpu0|execution_unit_0|register_file_0|r7~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r7[14] , m_cpu0|execution_unit_0|register_file_0|r7[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8~26 , m_cpu0|execution_unit_0|register_file_0|r8~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r8[14] , m_cpu0|execution_unit_0|register_file_0|r8[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[14]~149 , m_cpu0|execution_unit_0|register_file_0|reg_src[14]~149, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~24 , m_cpu0|execution_unit_0|register_file_0|r9~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[14] , m_cpu0|execution_unit_0|register_file_0|r9[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[14]~150 , m_cpu0|execution_unit_0|register_file_0|reg_src[14]~150, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6~26 , m_cpu0|execution_unit_0|register_file_0|r6~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r6[14] , m_cpu0|execution_unit_0|register_file_0|r6[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5~26 , m_cpu0|execution_unit_0|register_file_0|r5~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r5[14] , m_cpu0|execution_unit_0|register_file_0|r5[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[14]~148 , m_cpu0|execution_unit_0|register_file_0|reg_src[14]~148, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[14]~151 , m_cpu0|execution_unit_0|register_file_0|reg_src[14]~151, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12~26 , m_cpu0|execution_unit_0|register_file_0|r12~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r12[14] , m_cpu0|execution_unit_0|register_file_0|r12[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11~26 , m_cpu0|execution_unit_0|register_file_0|r11~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r11[14] , m_cpu0|execution_unit_0|register_file_0|r11[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[14]~152 , m_cpu0|execution_unit_0|register_file_0|reg_src[14]~152, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13~26 , m_cpu0|execution_unit_0|register_file_0|r13~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r13[14] , m_cpu0|execution_unit_0|register_file_0|r13[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14~24 , m_cpu0|execution_unit_0|register_file_0|r14~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r14[14] , m_cpu0|execution_unit_0|register_file_0|r14[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[14]~153 , m_cpu0|execution_unit_0|register_file_0|reg_src[14]~153, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[14]~6 , m_cpu0|execution_unit_0|register_file_0|r1[14]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r1[14] , m_cpu0|execution_unit_0|register_file_0|r1[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[14]~154 , m_cpu0|execution_unit_0|register_file_0|reg_src[14]~154, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15~26 , m_cpu0|execution_unit_0|register_file_0|r15~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r15[14] , m_cpu0|execution_unit_0|register_file_0|r15[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[14]~169 , m_cpu0|execution_unit_0|register_file_0|reg_src[14]~169, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_src[14] , m_cpu0|execution_unit_0|register_file_0|reg_src[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10~26 , m_cpu0|execution_unit_0|register_file_0|r10~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r10[14] , m_cpu0|execution_unit_0|register_file_0|r10[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~148 , m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~148, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~149 , m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~149, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~150 , m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~150, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~151 , m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~151, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~143 , m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~143, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~146 , m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~146, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~145 , m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~145, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~144 , m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~144, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~147 , m_cpu0|execution_unit_0|register_file_0|reg_dest[14]~147, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[14] , m_cpu0|execution_unit_0|register_file_0|reg_dest[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~42 , m_cpu0|dbg_0|mem_data~42, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~43 , m_cpu0|dbg_0|mem_data~43, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[14] , m_cpu0|dbg_0|mem_data[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~16 , m_cpu0|dbg_0|comb~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[14]~44 , m_cpu0|dbg_0|mem_cnt[14]~44, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[14]~14 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[14]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|reg_wr[7] , m_cpu0|dbg_0|reg_wr[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[14] , m_cpu0|dbg_0|mem_cnt[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~17 , m_cpu0|dbg_0|comb~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[17]~feeder , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[17]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[17] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[17], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[13]~13 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[13]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[13] , m_cpu0|dbg_0|mem_cnt[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~6 , m_cpu0|dbg_0|comb~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~7 , m_cpu0|dbg_0|comb~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[16] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[16], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[12]~0 , m_cpu0|mem_backbone_0|dbg_mem_din[12]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[12]~1 , m_cpu0|mem_backbone_0|dbg_mem_din[12]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~28 , m_cpu0|dbg_0|mem_data~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~29 , m_cpu0|dbg_0|mem_data~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[12] , m_cpu0|dbg_0|mem_data[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[12]~3 , m_cpu0|dbg_0|dbg_mem_dout[12]~3, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a12 , m_progmem0|altsyncram_component|auto_generated|ram_block1a12, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[12]~feeder , m_cpu0|mem_backbone_0|pmem_dout_bckup[12]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[12] , m_cpu0|mem_backbone_0|pmem_dout_bckup[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[12]~3 , m_cpu0|mem_backbone_0|fe_mdb_in[12]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_alu_nxt[7]~1 , m_cpu0|frontend_0|inst_alu_nxt[7]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_alu[7] , m_cpu0|frontend_0|inst_alu[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[2]~2 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[2]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|comb~10 , m_cpu0|execution_unit_0|alu_0|comb~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[3]~85 , m_cpu0|execution_unit_0|alu_0|alu_short[3]~85, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[3]~29 , m_cpu0|execution_unit_0|alu_0|alu_short[3]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[3]~30 , m_cpu0|execution_unit_0|alu_0|alu_short[3]~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|comb~9 , m_cpu0|execution_unit_0|alu_0|comb~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_short[3]~31 , m_cpu0|execution_unit_0|alu_0|alu_short[3]~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|Add4~1 , m_cpu0|execution_unit_0|alu_0|Add4~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[3]~13 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[3]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|alu_0|alu_out_nxt[3]~14 , m_cpu0|execution_unit_0|alu_0|alu_out_nxt[3]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt~12 , m_cpu0|execution_unit_0|mdb_out_nxt~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[3] , m_cpu0|execution_unit_0|mdb_out_nxt[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[3]~16 , m_cpu0|mem_backbone_0|per_din[3]~16, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_rxclear , m_regs_uart0|o_rxclear, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata[7]~4 , m_uart0|uart_rx0|o_rxdata[7]~4, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|clockCount[1]~2 , m_uart0|uart_rx0|clockCount[1]~2, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|clockCount[0] , m_uart0|uart_rx0|clockCount[0], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|nextState[3]~9 , m_uart0|uart_rx0|nextState[3]~9, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|nextState[2]~10 , m_uart0|uart_rx0|nextState[2]~10, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|currentState[2] , m_uart0|uart_rx0|currentState[2], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|nextState[3]~12 , m_uart0|uart_rx0|nextState[3]~12, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|nextState[3]~11 , m_uart0|uart_rx0|nextState[3]~11, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|currentState[3] , m_uart0|uart_rx0|currentState[3], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|nextState[1]~6 , m_uart0|uart_rx0|nextState[1]~6, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|nextState[3]~7 , m_uart0|uart_rx0|nextState[3]~7, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|nextState[1]~8 , m_uart0|uart_rx0|nextState[1]~8, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|currentState[1] , m_uart0|uart_rx0|currentState[1], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|Equal9~3 , m_uart0|uart_rx0|Equal9~3, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|clockCount[0]~0 , m_uart0|uart_rx0|clockCount[0]~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|clockCount~1 , m_uart0|uart_rx0|clockCount~1, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|clockCount[1] , m_uart0|uart_rx0|clockCount[1], omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|Equal10~0 , m_uart0|uart_rx0|Equal10~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|Equal9~4 , m_uart0|uart_rx0|Equal9~4, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~5 , m_uart0|uart_rx0|o_rxdata~5, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~6 , m_uart0|uart_rx0|o_rxdata~6, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~7 , m_uart0|uart_rx0|o_rxdata~7, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata[3] , m_uart0|uart_rx0|o_rxdata[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~8 , m_cpu0|per_dout_or~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~7 , m_cpu0|per_dout_or~7, omsp430_demo_top, 1
instance = comp, \B_PORT1[3]~input , B_PORT1[3]~input, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|port1_rd[3] , m_regs_gpio0|port1_rd[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|bcsctl2[3] , m_cpu0|clock_module_0|bcsctl2[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~5 , m_cpu0|per_dout_or~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~6 , m_cpu0|per_dout_or~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~9 , m_cpu0|per_dout_or~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[3] , m_cpu0|mem_backbone_0|per_dout_val[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~15 , m_cpu0|dbg_0|mem_data~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[11]~2 , m_cpu0|mem_backbone_0|dbg_mem_din[11]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[11]~3 , m_cpu0|mem_backbone_0|dbg_mem_din[11]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~16 , m_cpu0|dbg_0|mem_data~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[3]~6 , m_cpu0|dbg_0|mem_data[3]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[3] , m_cpu0|dbg_0|mem_data[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[3]~12 , m_cpu0|dbg_0|dbg_mem_dout[3]~12, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a3 , m_progmem0|altsyncram_component|auto_generated|ram_block1a3, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[3] , m_cpu0|mem_backbone_0|pmem_dout_bckup[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[3]~6 , m_cpu0|mem_backbone_0|fe_mdb_in[3]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest_bin[3] , m_cpu0|frontend_0|inst_dest_bin[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~9 , m_cpu0|frontend_0|Decoder1~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~9 , m_cpu0|frontend_0|Decoder0~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[9]~11 , m_cpu0|frontend_0|inst_dest[9]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9_wr , m_cpu0|execution_unit_0|register_file_0|r9_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9~25 , m_cpu0|execution_unit_0|register_file_0|r9~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r9[15] , m_cpu0|execution_unit_0|register_file_0|r9[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~155 , m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~155, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~152 , m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~152, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~153 , m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~153, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~154 , m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~154, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~156 , m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~156, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~158 , m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~158, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~159 , m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~159, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~160 , m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~160, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~157 , m_cpu0|execution_unit_0|register_file_0|reg_dest[15]~157, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[15] , m_cpu0|execution_unit_0|register_file_0|reg_dest[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[15]~14 , m_cpu0|mem_backbone_0|dbg_mem_din[15]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[15]~15 , m_cpu0|mem_backbone_0|dbg_mem_din[15]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~44 , m_cpu0|dbg_0|mem_data~44, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~45 , m_cpu0|dbg_0|mem_data~45, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[15] , m_cpu0|dbg_0|mem_data[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[15]~9 , m_cpu0|dbg_0|dbg_mem_dout[15]~9, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a15 , m_progmem0|altsyncram_component|auto_generated|ram_block1a15, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[15]~2 , m_cpu0|mem_backbone_0|fe_mdb_in[15]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_ad_nxt[0]~3 , m_cpu0|frontend_0|inst_ad_nxt[0]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|exec_jmp~0 , m_cpu0|frontend_0|exec_jmp~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|exec_jmp~1 , m_cpu0|frontend_0|exec_jmp~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|exec_jmp , m_cpu0|frontend_0|exec_jmp, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr5~0 , m_cpu0|frontend_0|WideOr5~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux3~7 , m_cpu0|frontend_0|Mux3~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux2~2 , m_cpu0|frontend_0|Mux2~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Selector1~1 , m_cpu0|frontend_0|Selector1~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux2~1 , m_cpu0|frontend_0|Mux2~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|src_rd_pre~0 , m_cpu0|frontend_0|src_rd_pre~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux2~0 , m_cpu0|frontend_0|Mux2~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux5~0 , m_cpu0|frontend_0|Mux5~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux0~0 , m_cpu0|frontend_0|Mux0~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux7~0 , m_cpu0|frontend_0|Mux7~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux2~3 , m_cpu0|frontend_0|Mux2~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr6~5 , m_cpu0|frontend_0|WideOr6~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr6~6 , m_cpu0|frontend_0|WideOr6~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr6~7 , m_cpu0|frontend_0|WideOr6~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux5~5 , m_cpu0|frontend_0|Mux5~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux5~6 , m_cpu0|frontend_0|Mux5~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_ad_nxt[1]~1 , m_cpu0|frontend_0|inst_ad_nxt[1]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|dst_rd_pre , m_cpu0|frontend_0|dst_rd_pre, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|e_first_state.E_DST_RD~0 , m_cpu0|frontend_0|e_first_state.E_DST_RD~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_ad[1] , m_cpu0|frontend_0|inst_ad[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux5~1 , m_cpu0|frontend_0|Mux5~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux5~3 , m_cpu0|frontend_0|Mux5~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux5~2 , m_cpu0|frontend_0|Mux5~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux5~4 , m_cpu0|frontend_0|Mux5~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux5~7 , m_cpu0|frontend_0|Mux5~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr5~1 , m_cpu0|frontend_0|WideOr5~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|e_state[1] , m_cpu0|frontend_0|e_state[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|Equal7~4 , m_cpu0|execution_unit_0|Equal7~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|pc_sw_wr~0 , m_cpu0|execution_unit_0|register_file_0|pc_sw_wr~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|pc_sw_wr , m_cpu0|execution_unit_0|register_file_0|pc_sw_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mab[13]~24 , m_cpu0|frontend_0|mab[13]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[13]~1 , m_cpu0|execution_unit_0|mdb_out_nxt[13]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[13]~feeder , m_cpu0|execution_unit_0|mdb_out_nxt[13]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mdb_out_nxt[13] , m_cpu0|execution_unit_0|mdb_out_nxt[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[13]~5 , m_cpu0|mem_backbone_0|per_din[13]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[13]~9 , m_cpu0|mem_backbone_0|per_din[13]~9, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir0[5] , m_regs_gpio0|o_dir0[5], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dir1[5] , m_regs_gpio0|o_dir1[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~31 , m_cpu0|per_dout_or~31, omsp430_demo_top, 1
instance = comp, \m_regs_uart0|o_txdata[5] , m_regs_uart0|o_txdata[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~29 , m_cpu0|per_dout_or~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|bcsctl1[5] , m_cpu0|clock_module_0|bcsctl1[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~30 , m_cpu0|per_dout_or~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~28 , m_cpu0|per_dout_or~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|per_dout_or~32 , m_cpu0|per_dout_or~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[13] , m_cpu0|mem_backbone_0|per_dout_val[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[13]~10 , m_cpu0|mem_backbone_0|dbg_mem_din[13]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[13]~11 , m_cpu0|mem_backbone_0|dbg_mem_din[13]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~26 , m_cpu0|dbg_0|mem_data~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~27 , m_cpu0|dbg_0|mem_data~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[13] , m_cpu0|dbg_0|mem_data[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[13]~2 , m_cpu0|dbg_0|dbg_mem_dout[13]~2, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a13 , m_progmem0|altsyncram_component|auto_generated|ram_block1a13, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[13] , m_cpu0|mem_backbone_0|pmem_dout_bckup[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[13]~1 , m_cpu0|mem_backbone_0|fe_mdb_in[13]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_type_nxt[0] , m_cpu0|frontend_0|inst_type_nxt[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder5~0 , m_cpu0|frontend_0|Decoder5~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|comb~4 , m_cpu0|frontend_0|comb~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux7~1 , m_cpu0|frontend_0|Mux7~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux6~1 , m_cpu0|frontend_0|Mux6~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux6~0 , m_cpu0|frontend_0|Mux6~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr6~3 , m_cpu0|frontend_0|WideOr6~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux3~2 , m_cpu0|frontend_0|Mux3~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux3~5 , m_cpu0|frontend_0|Mux3~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux3~6 , m_cpu0|frontend_0|Mux3~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux3~3 , m_cpu0|frontend_0|Mux3~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux3~1 , m_cpu0|frontend_0|Mux3~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|exec_dext_rdy~0 , m_cpu0|frontend_0|exec_dext_rdy~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|exec_dext_rdy , m_cpu0|frontend_0|exec_dext_rdy, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux3~0 , m_cpu0|frontend_0|Mux3~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux3~4 , m_cpu0|frontend_0|Mux3~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr6~4 , m_cpu0|frontend_0|WideOr6~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr3~0 , m_cpu0|frontend_0|WideOr3~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux4~0 , m_cpu0|frontend_0|Mux4~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr3~1 , m_cpu0|frontend_0|WideOr3~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr3~2 , m_cpu0|frontend_0|WideOr3~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr3~3 , m_cpu0|frontend_0|WideOr3~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|e_state[3] , m_cpu0|frontend_0|e_state[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|Equal7~9 , m_cpu0|execution_unit_0|Equal7~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr6 , m_cpu0|frontend_0|WideOr6, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|e_state[0] , m_cpu0|frontend_0|e_state[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|Equal7~0 , m_cpu0|execution_unit_0|Equal7~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|decode , m_cpu0|frontend_0|decode, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as[6] , m_cpu0|frontend_0|inst_as[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|comb~3 , m_cpu0|frontend_0|comb~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|dst_inst_sext_sel~0 , m_cpu0|execution_unit_0|dst_inst_sext_sel~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[0]~16 , m_cpu0|execution_unit_0|op_dst[0]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[1]~51 , m_cpu0|execution_unit_0|op_dst[1]~51, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[0]~17 , m_cpu0|execution_unit_0|op_dst[0]~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|op_dst[0]~18 , m_cpu0|execution_unit_0|op_dst[0]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_we[1]~1 , m_cpu0|mem_backbone_0|per_we[1]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|sfr_0|reg_read~0 , m_cpu0|sfr_0|reg_read~0, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|reg_rd[0]~1 , m_regs_gpio0|reg_rd[0]~1, omsp430_demo_top, 1
instance = comp, \B_PORT0[7]~input , B_PORT0[7]~input, omsp430_demo_top, 1
instance = comp, \per_miso[7]~19 , per_miso[7]~19, omsp430_demo_top, 1
instance = comp, \per_miso[7]~17 , per_miso[7]~17, omsp430_demo_top, 1
instance = comp, \B_PORT1[7]~input , B_PORT1[7]~input, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|Equal9~10 , m_uart0|uart_rx0|Equal9~10, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~23 , m_uart0|uart_rx0|o_rxdata~23, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~24 , m_uart0|uart_rx0|o_rxdata~24, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata~25 , m_uart0|uart_rx0|o_rxdata~25, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_rx0|o_rxdata[7] , m_uart0|uart_rx0|o_rxdata[7], omsp430_demo_top, 1
instance = comp, \per_miso[7]~20 , per_miso[7]~20, omsp430_demo_top, 1
instance = comp, \per_miso[7]~21 , per_miso[7]~21, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|ack_out~2 , m_i2c_master0|ack_out~2, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|ack_out~3 , m_i2c_master0|ack_out~3, omsp430_demo_top, 1
instance = comp, \m_i2c_master0|ack_out , m_i2c_master0|ack_out, omsp430_demo_top, 1
instance = comp, \m_regs_i2c0|rxack , m_regs_i2c0|rxack, omsp430_demo_top, 1
instance = comp, \per_miso[7]~18 , per_miso[7]~18, omsp430_demo_top, 1
instance = comp, \per_miso[7] , per_miso[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_dout_val[7] , m_cpu0|mem_backbone_0|per_dout_val[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~36 , m_cpu0|dbg_0|mem_data~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~37 , m_cpu0|dbg_0|mem_data~37, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[7]~3 , m_cpu0|dbg_0|mem_data[7]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[7]~7 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[7]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[7] , m_cpu0|dbg_0|mem_data[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[7]~14 , m_cpu0|dbg_0|dbg_mem_dout[7]~14, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a7 , m_progmem0|altsyncram_component|auto_generated|ram_block1a7, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[7] , m_cpu0|mem_backbone_0|pmem_dout_bckup[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[7]~9 , m_cpu0|mem_backbone_0|fe_mdb_in[7]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder5~3 , m_cpu0|frontend_0|Decoder5~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_so[5] , m_cpu0|frontend_0|inst_so[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[3]~0 , m_cpu0|frontend_0|inst_dest[3]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[5]~7 , m_cpu0|frontend_0|inst_dest[5]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~49 , m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~49, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~50 , m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~50, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~51 , m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~51, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~53 , m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~53, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~52 , m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~52, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~54 , m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~54, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~55 , m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~55, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~47 , m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~47, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest~46 , m_cpu0|execution_unit_0|register_file_0|reg_dest~46, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~48 , m_cpu0|execution_unit_0|register_file_0|reg_dest[0]~48, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[0] , m_cpu0|execution_unit_0|register_file_0|reg_dest[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[8]~8 , m_cpu0|mem_backbone_0|dbg_mem_din[8]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|dbg_mem_din[8]~9 , m_cpu0|mem_backbone_0|dbg_mem_din[8]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~21 , m_cpu0|dbg_0|mem_data~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~22 , m_cpu0|dbg_0|mem_data~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[0]~4 , m_cpu0|dbg_0|mem_data[0]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[0] , m_cpu0|dbg_0|mem_data[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[0]~1 , m_cpu0|dbg_0|dbg_mem_dout[0]~1, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a0 , m_progmem0|altsyncram_component|auto_generated|ram_block1a0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[0] , m_cpu0|mem_backbone_0|pmem_dout_bckup[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[0]~12 , m_cpu0|mem_backbone_0|fe_mdb_in[0]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest_bin[0] , m_cpu0|frontend_0|inst_dest_bin[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~2 , m_cpu0|frontend_0|Decoder1~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~2 , m_cpu0|frontend_0|Decoder0~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[4]~4 , m_cpu0|frontend_0|inst_dest[4]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4_wr , m_cpu0|execution_unit_0|register_file_0|r4_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4~23 , m_cpu0|execution_unit_0|register_file_0|r4~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r4[8] , m_cpu0|execution_unit_0|register_file_0|r4[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~95 , m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~95, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~96 , m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~96, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~97 , m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~97, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~94 , m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~94, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~98 , m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~98, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~99 , m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~99, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~100 , m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~100, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~101 , m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~101, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~102 , m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~102, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~103 , m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~103, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~104 , m_cpu0|execution_unit_0|register_file_0|reg_dest[8]~104, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~32 , m_cpu0|dbg_0|mem_data~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~33 , m_cpu0|dbg_0|mem_data~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[8] , m_cpu0|dbg_0|mem_data[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~36 , m_cpu0|dbg_0|comb~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~37 , m_cpu0|dbg_0|comb~37, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[11] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf~4 , m_cpu0|dbg_0|dbg_uart_0|xfer_buf~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[10] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf~2 , m_cpu0|dbg_0|dbg_uart_0|xfer_buf~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[9] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[6]~6 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[6]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|cpu_ctl[6] , m_cpu0|dbg_0|cpu_ctl[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|puc_s , m_cpu0|clock_module_0|puc_s, omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|sync_cell_puc|data_sync[0] , m_cpu0|clock_module_0|sync_cell_puc|data_sync[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|sync_cell_puc|data_sync[1] , m_cpu0|clock_module_0|sync_cell_puc|data_sync[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|clock_module_0|sync_cell_puc|data_sync[1]~clkctrl , m_cpu0|clock_module_0|sync_cell_puc|data_sync[1]~clkctrl, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|i_state.I_IDLE , m_cpu0|frontend_0|i_state.I_IDLE, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|irq_detect~1 , m_cpu0|frontend_0|irq_detect~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Selector0~0 , m_cpu0|frontend_0|Selector0~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|i_state.I_IRQ_FETCH , m_cpu0|frontend_0|i_state.I_IRQ_FETCH, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|i_state.I_IRQ_DONE~0 , m_cpu0|frontend_0|i_state.I_IRQ_DONE~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|i_state.I_IRQ_DONE , m_cpu0|frontend_0|i_state.I_IRQ_DONE, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Selector1~4 , m_cpu0|frontend_0|Selector1~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Selector1~0 , m_cpu0|frontend_0|Selector1~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|i_state_nxt~1 , m_cpu0|frontend_0|i_state_nxt~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Selector1~2 , m_cpu0|frontend_0|Selector1~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Selector1~3 , m_cpu0|frontend_0|Selector1~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Selector1~5 , m_cpu0|frontend_0|Selector1~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|i_state.I_DEC , m_cpu0|frontend_0|i_state.I_DEC, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|fetch , m_cpu0|frontend_0|fetch, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_pmem_wait , m_cpu0|mem_backbone_0|fe_pmem_wait, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|pmem_busy , m_cpu0|frontend_0|pmem_busy, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|mb_en~0 , m_cpu0|frontend_0|mb_en~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_pmem_en , m_cpu0|mem_backbone_0|fe_pmem_en, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|ext_pmem_en~0 , m_cpu0|mem_backbone_0|ext_pmem_en~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|ext_pmem_en~1 , m_cpu0|mem_backbone_0|ext_pmem_en~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[0]~0 , m_cpu0|mem_backbone_0|pmem_addr[0]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_addr[0]~1 , m_cpu0|mem_backbone_0|pmem_addr[0]~1, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a4 , m_progmem0|altsyncram_component|auto_generated|ram_block1a4, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~12 , m_cpu0|dbg_0|mem_data~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~13 , m_cpu0|dbg_0|mem_data~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[4]~0 , m_cpu0|dbg_0|mem_data[4]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~9 , m_cpu0|dbg_0|comb~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~8 , m_cpu0|dbg_0|comb~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~10 , m_cpu0|dbg_0|comb~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[7]~feeder , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[7]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[7] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[4]~1 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[4]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[4] , m_cpu0|dbg_0|mem_data[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~28 , m_cpu0|dbg_0|comb~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|cpu_ctl[4]~0 , m_cpu0|dbg_0|cpu_ctl[4]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|cpu_ctl[4] , m_cpu0|dbg_0|cpu_ctl[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~29 , m_cpu0|dbg_0|comb~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~30 , m_cpu0|dbg_0|comb~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~14 , m_cpu0|dbg_0|comb~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~13 , m_cpu0|dbg_0|comb~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~15 , m_cpu0|dbg_0|comb~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[6] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[5] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[2]~5 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[2]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|Decoder0~3 , m_cpu0|dbg_0|Decoder0~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|reg_wr[4] , m_cpu0|dbg_0|reg_wr[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_ctl[2] , m_cpu0|dbg_0|mem_ctl[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_reg_rd~0 , m_cpu0|dbg_0|dbg_reg_rd~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~38 , m_cpu0|dbg_0|mem_data~38, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~39 , m_cpu0|dbg_0|mem_data~39, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[10] , m_cpu0|dbg_0|mem_data[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~20 , m_cpu0|dbg_0|comb~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~21 , m_cpu0|dbg_0|comb~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[13] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_addr[1] , m_cpu0|dbg_0|dbg_uart_0|dbg_addr[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|Decoder0~8 , m_cpu0|dbg_0|Decoder0~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~0 , m_cpu0|dbg_0|comb~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~1 , m_cpu0|dbg_0|comb~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[12]~feeder , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[12]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[12] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_addr[0] , m_cpu0|dbg_0|dbg_uart_0|dbg_addr[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|Decoder0~1 , m_cpu0|dbg_0|Decoder0~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|Decoder0~7 , m_cpu0|dbg_0|Decoder0~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~31 , m_cpu0|dbg_0|comb~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[15]~46 , m_cpu0|dbg_0|mem_cnt[15]~46, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[15]~15 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[15]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[15] , m_cpu0|dbg_0|mem_cnt[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~32 , m_cpu0|dbg_0|comb~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[18] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[18], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_bw , m_cpu0|dbg_0|dbg_uart_0|dbg_bw, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din_bw~0 , m_cpu0|dbg_0|dbg_uart_0|dbg_din_bw~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|Decoder0~9 , m_cpu0|dbg_0|Decoder0~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|cpu_stat~4 , m_cpu0|dbg_0|cpu_stat~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|cpu_stat~2 , m_cpu0|dbg_0|cpu_stat~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|cpu_stat[2] , m_cpu0|dbg_0|cpu_stat[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~3 , m_cpu0|dbg_0|comb~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~2 , m_cpu0|dbg_0|comb~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~4 , m_cpu0|dbg_0|comb~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[3]~feeder , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[3]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[3] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[0]~0 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[0]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[0] , m_cpu0|dbg_0|mem_cnt[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[1]~18 , m_cpu0|dbg_0|mem_cnt[1]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[1] , m_cpu0|dbg_0|mem_cnt[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[2]~20 , m_cpu0|dbg_0|mem_cnt[2]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[2] , m_cpu0|dbg_0|mem_cnt[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[3]~22 , m_cpu0|dbg_0|mem_cnt[3]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[3] , m_cpu0|dbg_0|mem_cnt[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[4]~24 , m_cpu0|dbg_0|mem_cnt[4]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[4] , m_cpu0|dbg_0|mem_cnt[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[5]~26 , m_cpu0|dbg_0|mem_cnt[5]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[5] , m_cpu0|dbg_0|mem_cnt[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[6]~28 , m_cpu0|dbg_0|mem_cnt[6]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[6] , m_cpu0|dbg_0|mem_cnt[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[7]~30 , m_cpu0|dbg_0|mem_cnt[7]~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[7] , m_cpu0|dbg_0|mem_cnt[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[8]~32 , m_cpu0|dbg_0|mem_cnt[8]~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[8]~8 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[8]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[8] , m_cpu0|dbg_0|mem_cnt[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[9]~34 , m_cpu0|dbg_0|mem_cnt[9]~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[9]~9 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[9]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[9] , m_cpu0|dbg_0|mem_cnt[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[10]~36 , m_cpu0|dbg_0|mem_cnt[10]~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[10]~10 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[10]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[10] , m_cpu0|dbg_0|mem_cnt[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[11]~38 , m_cpu0|dbg_0|mem_cnt[11]~38, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[11]~11 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[11]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[11] , m_cpu0|dbg_0|mem_cnt[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[12]~12 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[12]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt[12] , m_cpu0|dbg_0|mem_cnt[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|WideNor0~3 , m_cpu0|dbg_0|WideNor0~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|WideNor0~1 , m_cpu0|dbg_0|WideNor0~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|WideNor0~0 , m_cpu0|dbg_0|WideNor0~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|WideNor0~2 , m_cpu0|dbg_0|WideNor0~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|WideNor0~4 , m_cpu0|dbg_0|WideNor0~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_cnt_dec[15]~0 , m_cpu0|dbg_0|mem_cnt_dec[15]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr_inc[0]~0 , m_cpu0|dbg_0|mem_addr_inc[0]~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[0]~16 , m_cpu0|dbg_0|mem_addr[0]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|reg_wr[5] , m_cpu0|dbg_0|reg_wr[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[0] , m_cpu0|dbg_0|mem_addr[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_dout[1]~16 , m_cpu0|dbg_0|dbg_mem_dout[1]~16, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a1 , m_progmem0|altsyncram_component|auto_generated|ram_block1a1, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[1] , m_cpu0|mem_backbone_0|pmem_dout_bckup[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[1]~11 , m_cpu0|mem_backbone_0|fe_mdb_in[1]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest_bin[1] , m_cpu0|frontend_0|inst_dest_bin[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder1~8 , m_cpu0|frontend_0|Decoder1~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder0~8 , m_cpu0|frontend_0|Decoder0~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_dest[10]~10 , m_cpu0|frontend_0|inst_dest[10]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~139 , m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~139, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~135 , m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~135, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~137 , m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~137, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~134 , m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~134, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~136 , m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~136, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~138 , m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~138, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~141 , m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~141, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~142 , m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~142, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~140 , m_cpu0|execution_unit_0|register_file_0|reg_dest[11]~140, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|reg_dest[11] , m_cpu0|execution_unit_0|register_file_0|reg_dest[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~40 , m_cpu0|dbg_0|mem_data~40, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data~41 , m_cpu0|dbg_0|mem_data~41, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[11] , m_cpu0|dbg_0|mem_data[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~26 , m_cpu0|dbg_0|comb~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~27 , m_cpu0|dbg_0|comb~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[14] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_addr[2] , m_cpu0|dbg_0|dbg_uart_0|dbg_addr[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|Decoder0~6 , m_cpu0|dbg_0|Decoder0~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~11 , m_cpu0|dbg_0|comb~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~12 , m_cpu0|dbg_0|comb~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[15] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[3]~2 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[3]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_ctl[3] , m_cpu0|dbg_0|mem_ctl[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~22 , m_cpu0|dbg_0|comb~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|cpu_stat~3 , m_cpu0|dbg_0|cpu_stat~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|cpu_stat[3] , m_cpu0|dbg_0|cpu_stat[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~24 , m_cpu0|dbg_0|comb~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~23 , m_cpu0|dbg_0|comb~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~25 , m_cpu0|dbg_0|comb~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[4] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_din[1]~4 , m_cpu0|dbg_0|dbg_uart_0|dbg_din[1]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_ctl[1] , m_cpu0|dbg_0|mem_ctl[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_rd_rdy~0 , m_cpu0|dbg_0|dbg_rd_rdy~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_data[15]~14 , m_cpu0|dbg_0|mem_data[15]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_rd_rdy~1 , m_cpu0|dbg_0|dbg_rd_rdy~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_rd_rdy , m_cpu0|dbg_0|dbg_rd_rdy, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|uart_state_nxt~1 , m_cpu0|dbg_0|dbg_uart_0|uart_state_nxt~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Selector3~1 , m_cpu0|dbg_0|dbg_uart_0|Selector3~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Selector3~3 , m_cpu0|dbg_0|dbg_uart_0|Selector3~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|uart_state.TX_DATA1 , m_cpu0|dbg_0|dbg_uart_0|uart_state.TX_DATA1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|always7~0 , m_cpu0|dbg_0|dbg_uart_0|always7~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[14]~4 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[14]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[0]~54 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[0]~54, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[0] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[1]~18 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[1]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|always5~0 , m_cpu0|dbg_0|dbg_uart_0|always5~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[1] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[2]~20 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[2]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[2] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[3]~22 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[3]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[3] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[4]~24 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[4]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[4] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[5]~26 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[5]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[5] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~0 , m_cpu0|dbg_0|dbg_uart_0|Add2~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[0]~32 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[0]~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[0]~33 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[0]~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[0] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~2 , m_cpu0|dbg_0|dbg_uart_0|Add2~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[1]~30 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[1]~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[1]~31 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[1]~31, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[1] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~4 , m_cpu0|dbg_0|dbg_uart_0|Add2~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[2]~28 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[2]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[6]~28 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[6]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[6] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[2]~29 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[2]~29, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[2] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~6 , m_cpu0|dbg_0|dbg_uart_0|Add2~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[3]~26 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[3]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[7]~30 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[7]~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[7] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[3]~27 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[3]~27, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[3] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|WideOr5~3 , m_cpu0|dbg_0|dbg_uart_0|WideOr5~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[8]~32 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[8]~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[8] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[9]~34 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[9]~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[9] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[10]~36 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[10]~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[10] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[11]~38 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[11]~38, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[11] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[12]~40 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[12]~40, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[12] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[13]~42 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[13]~42, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[13] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[14]~44 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[14]~44, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[14] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[15]~46 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[15]~46, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[15] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[16]~48 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[16]~48, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[16] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[16], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~8 , m_cpu0|dbg_0|dbg_uart_0|Add2~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[4]~24 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[4]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[4]~25 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[4]~25, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[4] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~10 , m_cpu0|dbg_0|dbg_uart_0|Add2~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[5]~22 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[5]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[5]~23 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[5]~23, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[5] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~12 , m_cpu0|dbg_0|dbg_uart_0|Add2~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[6]~20 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[6]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[6]~21 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[6]~21, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[6] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~14 , m_cpu0|dbg_0|dbg_uart_0|Add2~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[7]~18 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[7]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[7]~19 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[7]~19, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[7] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~16 , m_cpu0|dbg_0|dbg_uart_0|Add2~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[8]~16 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[8]~16, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[8]~17 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[8]~17, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[8] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~18 , m_cpu0|dbg_0|dbg_uart_0|Add2~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[9]~14 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[9]~14, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[9]~15 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[9]~15, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[9] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~20 , m_cpu0|dbg_0|dbg_uart_0|Add2~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[10]~12 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[10]~12, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[10]~13 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[10]~13, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[10] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~22 , m_cpu0|dbg_0|dbg_uart_0|Add2~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[11]~10 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[11]~10, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[11]~11 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[11]~11, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[11] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~24 , m_cpu0|dbg_0|dbg_uart_0|Add2~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[12]~8 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[12]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[12]~9 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[12]~9, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[12] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~26 , m_cpu0|dbg_0|dbg_uart_0|Add2~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[13]~6 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[13]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[17]~50 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[17]~50, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[17] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[17], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[13]~7 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[13]~7, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[13] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~28 , m_cpu0|dbg_0|dbg_uart_0|Add2~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[14]~3 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[14]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[18]~52 , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[18]~52, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|sync_cnt[18] , m_cpu0|dbg_0|dbg_uart_0|sync_cnt[18], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[14]~5 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[14]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[14] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add2~30 , m_cpu0|dbg_0|dbg_uart_0|Add2~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt~2 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt~34 , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[15] , m_cpu0|dbg_0|dbg_uart_0|xfer_cnt[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|WideOr5~0 , m_cpu0|dbg_0|dbg_uart_0|WideOr5~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|WideOr5~1 , m_cpu0|dbg_0|dbg_uart_0|WideOr5~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|WideOr5~2 , m_cpu0|dbg_0|dbg_uart_0|WideOr5~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|WideOr5~4 , m_cpu0|dbg_0|dbg_uart_0|WideOr5~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_bit_inc , m_cpu0|dbg_0|dbg_uart_0|xfer_bit_inc, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_bit[1]~3 , m_cpu0|dbg_0|dbg_uart_0|xfer_bit[1]~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_bit[1] , m_cpu0|dbg_0|dbg_uart_0|xfer_bit[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add1~1 , m_cpu0|dbg_0|dbg_uart_0|Add1~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_bit[2]~4 , m_cpu0|dbg_0|dbg_uart_0|xfer_bit[2]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_bit[2] , m_cpu0|dbg_0|dbg_uart_0|xfer_bit[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_wr~0 , m_cpu0|dbg_0|dbg_uart_0|dbg_wr~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_bit[3]~6 , m_cpu0|dbg_0|dbg_uart_0|xfer_bit[3]~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Add1~0 , m_cpu0|dbg_0|dbg_uart_0|Add1~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_bit[3]~2 , m_cpu0|dbg_0|dbg_uart_0|xfer_bit[3]~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_bit[3] , m_cpu0|dbg_0|dbg_uart_0|xfer_bit[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Equal0~0 , m_cpu0|dbg_0|dbg_uart_0|Equal0~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|always6~0 , m_cpu0|dbg_0|dbg_uart_0|always6~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|always6~1 , m_cpu0|dbg_0|dbg_uart_0|always6~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|always6~2 , m_cpu0|dbg_0|dbg_uart_0|always6~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_bit[0]~5 , m_cpu0|dbg_0|dbg_uart_0|xfer_bit[0]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_bit[0] , m_cpu0|dbg_0|dbg_uart_0|xfer_bit[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_burst_end~0 , m_cpu0|dbg_0|mem_burst_end~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Selector1~0 , m_cpu0|dbg_0|dbg_uart_0|Selector1~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Selector1~2 , m_cpu0|dbg_0|dbg_uart_0|Selector1~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Selector1~3 , m_cpu0|dbg_0|dbg_uart_0|Selector1~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Selector1~4 , m_cpu0|dbg_0|dbg_uart_0|Selector1~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_DATA1 , m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_DATA1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|rx_active~0 , m_cpu0|dbg_0|dbg_uart_0|rx_active~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_done~0 , m_cpu0|dbg_0|dbg_uart_0|xfer_done~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|always3~1 , m_cpu0|dbg_0|dbg_uart_0|always3~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_DATA2~0 , m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_DATA2~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_DATA2~1 , m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_DATA2~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_DATA2~2 , m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_DATA2~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_DATA2~3 , m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_DATA2~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_DATA2 , m_cpu0|dbg_0|dbg_uart_0|uart_state.RX_DATA2, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_wr~1 , m_cpu0|dbg_0|dbg_uart_0|dbg_wr~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_start~0 , m_cpu0|dbg_0|mem_start~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_start , m_cpu0|dbg_0|mem_start, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_burst~0 , m_cpu0|dbg_0|mem_burst~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_burst , m_cpu0|dbg_0|mem_burst, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|Selector1~1 , m_cpu0|dbg_0|dbg_uart_0|Selector1~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~5 , m_cpu0|dbg_0|comb~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr_inc[1]~1 , m_cpu0|dbg_0|mem_addr_inc[1]~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[1]~18 , m_cpu0|dbg_0|mem_addr[1]~18, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[1] , m_cpu0|dbg_0|mem_addr[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[2]~20 , m_cpu0|dbg_0|mem_addr[2]~20, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[2] , m_cpu0|dbg_0|mem_addr[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[3]~22 , m_cpu0|dbg_0|mem_addr[3]~22, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[3] , m_cpu0|dbg_0|mem_addr[3], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[4]~24 , m_cpu0|dbg_0|mem_addr[4]~24, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[4] , m_cpu0|dbg_0|mem_addr[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[5]~26 , m_cpu0|dbg_0|mem_addr[5]~26, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[5] , m_cpu0|dbg_0|mem_addr[5], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[6]~28 , m_cpu0|dbg_0|mem_addr[6]~28, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[6] , m_cpu0|dbg_0|mem_addr[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[7]~30 , m_cpu0|dbg_0|mem_addr[7]~30, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[7] , m_cpu0|dbg_0|mem_addr[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[8]~32 , m_cpu0|dbg_0|mem_addr[8]~32, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[8] , m_cpu0|dbg_0|mem_addr[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[9]~34 , m_cpu0|dbg_0|mem_addr[9]~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[9] , m_cpu0|dbg_0|mem_addr[9], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[10]~36 , m_cpu0|dbg_0|mem_addr[10]~36, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[10] , m_cpu0|dbg_0|mem_addr[10], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[11]~38 , m_cpu0|dbg_0|mem_addr[11]~38, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[11] , m_cpu0|dbg_0|mem_addr[11], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[12]~40 , m_cpu0|dbg_0|mem_addr[12]~40, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[12] , m_cpu0|dbg_0|mem_addr[12], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[13]~42 , m_cpu0|dbg_0|mem_addr[13]~42, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[13] , m_cpu0|dbg_0|mem_addr[13], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[14]~44 , m_cpu0|dbg_0|mem_addr[14]~44, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[14] , m_cpu0|dbg_0|mem_addr[14], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[15]~46 , m_cpu0|dbg_0|mem_addr[15]~46, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_addr[15] , m_cpu0|dbg_0|mem_addr[15], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|comb~0 , m_cpu0|mem_backbone_0|comb~0, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a8 , m_progmem0|altsyncram_component|auto_generated|ram_block1a8, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|pmem_dout_bckup[8] , m_cpu0|mem_backbone_0|pmem_dout_bckup[8], omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[8]~8 , m_cpu0|mem_backbone_0|fe_mdb_in[8]~8, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Decoder5~1 , m_cpu0|frontend_0|Decoder5~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_so[6] , m_cpu0|frontend_0|inst_so[6], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|r2_wr , m_cpu0|execution_unit_0|register_file_0|r2_wr, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|register_file_0|cpuoff~0 , m_cpu0|execution_unit_0|register_file_0|cpuoff~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Selector2~1 , m_cpu0|frontend_0|Selector2~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Selector2~0 , m_cpu0|frontend_0|Selector2~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Selector2~3 , m_cpu0|frontend_0|Selector2~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|cpu_halt_st~0 , m_cpu0|frontend_0|cpu_halt_st~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|cpu_halt_st , m_cpu0|frontend_0|cpu_halt_st, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_state_nxt.M_ACCESS~1 , m_cpu0|dbg_0|mem_state_nxt.M_ACCESS~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|mem_state.M_ACCESS , m_cpu0|dbg_0|mem_state.M_ACCESS, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_mem_wr~0 , m_cpu0|dbg_0|dbg_mem_wr~0, omsp430_demo_top, 1
instance = comp, \WideAnd0~0 , WideAnd0~0, omsp430_demo_top, 1
instance = comp, \m_progmem0|altsyncram_component|auto_generated|ram_block1a5 , m_progmem0|altsyncram_component|auto_generated|ram_block1a5, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|fe_mdb_in[5]~4 , m_cpu0|mem_backbone_0|fe_mdb_in[5]~4, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_as_nxt[6]~5 , m_cpu0|frontend_0|inst_as_nxt[6]~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|src_acalc_pre , m_cpu0|frontend_0|src_acalc_pre, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr4~2 , m_cpu0|frontend_0|WideOr4~2, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|Mux1~0 , m_cpu0|frontend_0|Mux1~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr4~0 , m_cpu0|frontend_0|WideOr4~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|e_state_nxt.E_SRC_WR~0 , m_cpu0|frontend_0|e_state_nxt.E_SRC_WR~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr4~1 , m_cpu0|frontend_0|WideOr4~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|WideOr4~3 , m_cpu0|frontend_0|WideOr4~3, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|e_state[2] , m_cpu0|frontend_0|e_state[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|Equal7~5 , m_cpu0|execution_unit_0|Equal7~5, omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_to_1hot[4] , m_cpu0|frontend_0|inst_to_1hot[4], omsp430_demo_top, 1
instance = comp, \m_cpu0|frontend_0|inst_mov , m_cpu0|frontend_0|inst_mov, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|comb~6 , m_cpu0|execution_unit_0|comb~6, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mb_en~0 , m_cpu0|execution_unit_0|mb_en~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|execution_unit_0|mb_en , m_cpu0|execution_unit_0|mb_en, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|ext_per_en~1 , m_cpu0|mem_backbone_0|ext_per_en~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|mem_backbone_0|per_din[0]~19 , m_cpu0|mem_backbone_0|per_din[0]~19, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[0]~feeder , m_regs_gpio0|o_dout0[0]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|reg_lo_wr[0]~0 , m_regs_gpio0|reg_lo_wr[0]~0, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[0] , m_regs_gpio0|o_dout0[0], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[1]~feeder , m_regs_gpio0|o_dout0[1]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[1] , m_regs_gpio0|o_dout0[1], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[2]~feeder , m_regs_gpio0|o_dout0[2]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[2] , m_regs_gpio0|o_dout0[2], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[3]~feeder , m_regs_gpio0|o_dout0[3]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[3] , m_regs_gpio0|o_dout0[3], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[4]~feeder , m_regs_gpio0|o_dout0[4]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[4] , m_regs_gpio0|o_dout0[4], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[5]~feeder , m_regs_gpio0|o_dout0[5]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[5] , m_regs_gpio0|o_dout0[5], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[6]~feeder , m_regs_gpio0|o_dout0[6]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[6] , m_regs_gpio0|o_dout0[6], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[7]~feeder , m_regs_gpio0|o_dout0[7]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout0[7] , m_regs_gpio0|o_dout0[7], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|reg_lo_wr[2]~1 , m_regs_gpio0|reg_lo_wr[2]~1, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout1[0] , m_regs_gpio0|o_dout1[0], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout1[1] , m_regs_gpio0|o_dout1[1], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout1[2] , m_regs_gpio0|o_dout1[2], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout1[3] , m_regs_gpio0|o_dout1[3], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout1[4] , m_regs_gpio0|o_dout1[4], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout1[5] , m_regs_gpio0|o_dout1[5], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout1[6]~feeder , m_regs_gpio0|o_dout1[6]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout1[6] , m_regs_gpio0|o_dout1[6], omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout1[7]~feeder , m_regs_gpio0|o_dout1[7]~feeder, omsp430_demo_top, 1
instance = comp, \m_regs_gpio0|o_dout1[7] , m_regs_gpio0|o_dout1[7], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_freeze , m_cpu0|dbg_0|dbg_freeze, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|always9~0 , m_cpu0|dbg_0|dbg_uart_0|always9~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~33 , m_cpu0|dbg_0|comb~33, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~34 , m_cpu0|dbg_0|comb~34, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~35 , m_cpu0|dbg_0|comb~35, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[1]~feeder , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[1]~feeder, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~38 , m_cpu0|dbg_0|comb~38, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~39 , m_cpu0|dbg_0|comb~39, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|comb~40 , m_cpu0|dbg_0|comb~40, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[2] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[2], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[1] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[1], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf~1 , m_cpu0|dbg_0|dbg_uart_0|xfer_buf~1, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|xfer_buf[0] , m_cpu0|dbg_0|dbg_uart_0|xfer_buf[0], omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_uart_txd~0 , m_cpu0|dbg_0|dbg_uart_0|dbg_uart_txd~0, omsp430_demo_top, 1
instance = comp, \m_cpu0|dbg_0|dbg_uart_0|dbg_uart_txd , m_cpu0|dbg_0|dbg_uart_0|dbg_uart_txd, omsp430_demo_top, 1
instance = comp, \m_mediapll0|altpll_component|auto_generated|pll_lock_sync~feeder , m_mediapll0|altpll_component|auto_generated|pll_lock_sync~feeder, omsp430_demo_top, 1
instance = comp, \m_mediapll0|altpll_component|auto_generated|pll_lock_sync , m_mediapll0|altpll_component|auto_generated|pll_lock_sync, omsp430_demo_top, 1
instance = comp, \m_mediapll0|altpll_component|auto_generated|locked , m_mediapll0|altpll_component|auto_generated|locked, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|o_tx~1 , m_uart0|uart_tx0|o_tx~1, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|o_tx~2 , m_uart0|uart_tx0|o_tx~2, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|o_tx~3 , m_uart0|uart_tx0|o_tx~3, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|o_tx~4 , m_uart0|uart_tx0|o_tx~4, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|o_tx~5 , m_uart0|uart_tx0|o_tx~5, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|o_tx~6 , m_uart0|uart_tx0|o_tx~6, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|o_tx~7 , m_uart0|uart_tx0|o_tx~7, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|o_tx~8 , m_uart0|uart_tx0|o_tx~8, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|o_tx~0 , m_uart0|uart_tx0|o_tx~0, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|o_tx~9 , m_uart0|uart_tx0|o_tx~9, omsp430_demo_top, 1
instance = comp, \m_uart0|uart_tx0|o_tx , m_uart0|uart_tx0|o_tx, omsp430_demo_top, 1
