{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760432939855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760432939855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 11:08:59 2025 " "Processing started: Tue Oct 14 11:08:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760432939855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760432939855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIRV3 -c FIRV3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIRV3 -c FIRV3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760432939855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760432940388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760432940404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "firv3.vhd 2 1 " "Using design file firv3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIRV3-struct " "Found design unit 1: FIRV3-struct" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760432948452 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIRV3 " "Found entity 1: FIRV3" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760432948452 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760432948452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIRV3 " "Elaborating entity \"FIRV3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760432948467 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg11b.vhd 2 1 " "Using design file reg11b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG11B-beh " "Found design unit 1: REG11B-beh" {  } { { "reg11b.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/reg11b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760432948509 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG11B " "Found entity 1: REG11B" {  } { { "reg11b.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/reg11b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760432948509 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760432948509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG11B REG11B:Data_reg0 " "Elaborating entity \"REG11B\" for hierarchy \"REG11B:Data_reg0\"" {  } { { "firv3.vhd" "Data_reg0" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760432948509 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mult.vhd 2 1 " "Using design file mult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mult-beh " "Found design unit 1: Mult-beh" {  } { { "mult.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/mult.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760432948524 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "mult.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/mult.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760432948524 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760432948524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult Mult:mult0 " "Elaborating entity \"Mult\" for hierarchy \"Mult:mult0\"" {  } { { "firv3.vhd" "mult0" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760432948534 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addmultblockv2.vhd 2 1 " "Using design file addmultblockv2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddMultBlockV2-beh " "Found design unit 1: AddMultBlockV2-beh" {  } { { "addmultblockv2.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/addmultblockv2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760432948550 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddMultBlockV2 " "Found entity 1: AddMultBlockV2" {  } { { "addmultblockv2.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/addmultblockv2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760432948550 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760432948550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddMultBlockV2 AddMultBlockV2:cell1 " "Elaborating entity \"AddMultBlockV2\" for hierarchy \"AddMultBlockV2:cell1\"" {  } { { "firv3.vhd" "cell1" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760432948550 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.vhd 2 1 " "Using design file adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-beh " "Found design unit 1: Adder-beh" {  } { { "adder.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760432948566 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "adder.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760432948566 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760432948566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder AddMultBlockV2:cell1\|Adder:Addereeno " "Elaborating entity \"Adder\" for hierarchy \"AddMultBlockV2:cell1\|Adder:Addereeno\"" {  } { { "addmultblockv2.vhd" "Addereeno" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/addmultblockv2.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760432948566 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[0\] GND " "Pin \"DOUT\[0\]\" is stuck at GND" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760432949197 "|FIRV3|DOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[1\] GND " "Pin \"DOUT\[1\]\" is stuck at GND" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760432949197 "|FIRV3|DOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[2\] GND " "Pin \"DOUT\[2\]\" is stuck at GND" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760432949197 "|FIRV3|DOUT[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1760432949197 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760432949280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760432949828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760432949828 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C10\[0\] " "No output dependent on input pin \"C10\[0\]\"" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760432950072 "|FIRV3|C10[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C10\[1\] " "No output dependent on input pin \"C10\[1\]\"" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760432950072 "|FIRV3|C10[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C10\[2\] " "No output dependent on input pin \"C10\[2\]\"" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760432950072 "|FIRV3|C10[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C10\[3\] " "No output dependent on input pin \"C10\[3\]\"" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760432950072 "|FIRV3|C10[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C10\[4\] " "No output dependent on input pin \"C10\[4\]\"" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760432950072 "|FIRV3|C10[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C10\[5\] " "No output dependent on input pin \"C10\[5\]\"" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760432950072 "|FIRV3|C10[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C10\[6\] " "No output dependent on input pin \"C10\[6\]\"" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760432950072 "|FIRV3|C10[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C10\[7\] " "No output dependent on input pin \"C10\[7\]\"" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760432950072 "|FIRV3|C10[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C10\[8\] " "No output dependent on input pin \"C10\[8\]\"" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760432950072 "|FIRV3|C10[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C10\[9\] " "No output dependent on input pin \"C10\[9\]\"" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760432950072 "|FIRV3|C10[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C10\[10\] " "No output dependent on input pin \"C10\[10\]\"" {  } { { "firv3.vhd" "" { Text "C:/Users/Utente/OneDrive/Documenti/progetti isa/labISA/lab1/hdl_2.1/V2/firv3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760432950072 "|FIRV3|C10[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1760432950072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "135 " "Implemented 135 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760432950072 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760432950072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760432950072 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1760432950072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760432950072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760432950097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 11:09:10 2025 " "Processing ended: Tue Oct 14 11:09:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760432950097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760432950097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760432950097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760432950097 ""}
