<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe')">rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.08</td>
<td class="s6 cl rt"><a href="mod602.html#Line" > 67.35</a></td>
<td class="s3 cl rt"><a href="mod602.html#Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod602.html#Toggle" >  0.72</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod602.html#Branch" > 54.76</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod602.html#inst_tag_198724"  onclick="showContent('inst_tag_198724')">config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></td>
<td class="s4 cl rt"> 40.08</td>
<td class="s6 cl rt"><a href="mod602.html#inst_tag_198724_Line" > 67.35</a></td>
<td class="s3 cl rt"><a href="mod602.html#inst_tag_198724_Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod602.html#inst_tag_198724_Toggle" >  0.72</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod602.html#inst_tag_198724_Branch" > 54.76</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod602.html#inst_tag_198725"  onclick="showContent('inst_tag_198725')">config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></td>
<td class="s4 cl rt"> 40.08</td>
<td class="s6 cl rt"><a href="mod602.html#inst_tag_198725_Line" > 67.35</a></td>
<td class="s3 cl rt"><a href="mod602.html#inst_tag_198725_Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod602.html#inst_tag_198725_Toggle" >  0.72</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod602.html#inst_tag_198725_Branch" > 54.76</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod602.html#inst_tag_198726"  onclick="showContent('inst_tag_198726')">config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></td>
<td class="s4 cl rt"> 40.08</td>
<td class="s6 cl rt"><a href="mod602.html#inst_tag_198726_Line" > 67.35</a></td>
<td class="s3 cl rt"><a href="mod602.html#inst_tag_198726_Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod602.html#inst_tag_198726_Toggle" >  0.72</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod602.html#inst_tag_198726_Branch" > 54.76</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_198724'>
<hr>
<a name="inst_tag_198724"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_198724" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.08</td>
<td class="s6 cl rt"><a href="mod602.html#inst_tag_198724_Line" > 67.35</a></td>
<td class="s3 cl rt"><a href="mod602.html#inst_tag_198724_Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod602.html#inst_tag_198724_Toggle" >  0.72</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod602.html#inst_tag_198724_Branch" > 54.76</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.58</td>
<td class="s6 cl rt"> 64.36</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s0 cl rt">  2.30</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 53.75</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.98</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1020.html#inst_tag_317500" >gbe_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1023.html#inst_tag_317504" id="tag_urg_inst_317504">FsmCurState</a></td>
<td class="s2 cl rt"> 23.45</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.81</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod256.html#inst_tag_45748" id="tag_urg_inst_45748">ummd756d1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47712" id="tag_urg_inst_47712">ummd90eb2</a></td>
<td class="s2 cl rt"> 21.67</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47713" id="tag_urg_inst_47713">ummd90eb2_241</a></td>
<td class="s3 cl rt"> 38.33</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47714" id="tag_urg_inst_47714">ummd90eb2_256</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod6.html#inst_tag_195" id="tag_urg_inst_195">ummddfd43</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298277" id="tag_urg_inst_298277">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_684" id="tag_urg_inst_684">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_683" id="tag_urg_inst_683">ursrrrg123</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_682" id="tag_urg_inst_682">ursrrrg204</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_685" id="tag_urg_inst_685">ursrrrg205</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47920" id="tag_urg_inst_47920">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47919" id="tag_urg_inst_47919">us6abbdefa_228</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1087.html#inst_tag_337700" id="tag_urg_inst_337700">uu201b9eee9c</a></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod132.html#inst_tag_27655" id="tag_urg_inst_27655">uu246b8ec1</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_198725'>
<hr>
<a name="inst_tag_198725"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_198725" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.08</td>
<td class="s6 cl rt"><a href="mod602.html#inst_tag_198725_Line" > 67.35</a></td>
<td class="s3 cl rt"><a href="mod602.html#inst_tag_198725_Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod602.html#inst_tag_198725_Toggle" >  0.72</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod602.html#inst_tag_198725_Branch" > 54.76</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.58</td>
<td class="s6 cl rt"> 64.36</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s0 cl rt">  2.30</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 53.75</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.98</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod631.html#inst_tag_198947" >DMA_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1023.html#inst_tag_317505" id="tag_urg_inst_317505">FsmCurState</a></td>
<td class="s2 cl rt"> 23.45</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.81</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod256.html#inst_tag_45749" id="tag_urg_inst_45749">ummd756d1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47715" id="tag_urg_inst_47715">ummd90eb2</a></td>
<td class="s2 cl rt"> 21.67</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47716" id="tag_urg_inst_47716">ummd90eb2_241</a></td>
<td class="s3 cl rt"> 38.33</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47717" id="tag_urg_inst_47717">ummd90eb2_256</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod6.html#inst_tag_196" id="tag_urg_inst_196">ummddfd43</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298330" id="tag_urg_inst_298330">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_884" id="tag_urg_inst_884">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_883" id="tag_urg_inst_883">ursrrrg123</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_882" id="tag_urg_inst_882">ursrrrg204</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_885" id="tag_urg_inst_885">ursrrrg205</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47940" id="tag_urg_inst_47940">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47939" id="tag_urg_inst_47939">us6abbdefa_228</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1087.html#inst_tag_337701" id="tag_urg_inst_337701">uu201b9eee9c</a></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod132.html#inst_tag_27656" id="tag_urg_inst_27656">uu246b8ec1</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_198726'>
<hr>
<a name="inst_tag_198726"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_198726" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.08</td>
<td class="s6 cl rt"><a href="mod602.html#inst_tag_198726_Line" > 67.35</a></td>
<td class="s3 cl rt"><a href="mod602.html#inst_tag_198726_Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod602.html#inst_tag_198726_Toggle" >  0.72</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod602.html#inst_tag_198726_Branch" > 54.76</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.58</td>
<td class="s6 cl rt"> 64.36</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s0 cl rt">  2.30</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 53.75</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.98</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod323.html#inst_tag_132806" >FCB_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1023.html#inst_tag_317506" id="tag_urg_inst_317506">FsmCurState</a></td>
<td class="s2 cl rt"> 23.45</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.81</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod256.html#inst_tag_45750" id="tag_urg_inst_45750">ummd756d1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47718" id="tag_urg_inst_47718">ummd90eb2</a></td>
<td class="s2 cl rt"> 21.67</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47719" id="tag_urg_inst_47719">ummd90eb2_241</a></td>
<td class="s3 cl rt"> 38.33</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47720" id="tag_urg_inst_47720">ummd90eb2_256</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod6.html#inst_tag_197" id="tag_urg_inst_197">ummddfd43</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298334" id="tag_urg_inst_298334">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_897" id="tag_urg_inst_897">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_896" id="tag_urg_inst_896">ursrrrg123</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_895" id="tag_urg_inst_895">ursrrrg204</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_898" id="tag_urg_inst_898">ursrrrg205</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47942" id="tag_urg_inst_47942">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47941" id="tag_urg_inst_47941">us6abbdefa_228</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1087.html#inst_tag_337702" id="tag_urg_inst_337702">uu201b9eee9c</a></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod132.html#inst_tag_27657" id="tag_urg_inst_27657">uu246b8ec1</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod602.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>49</td><td>33</td><td>67.35</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>6098</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>6130</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6154</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6161</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6169</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6241</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6246</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6251</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6279</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6287</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6295</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6308</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6092                    	assign BeFull = ( | GenLcl_Req_Be );
6093       1/1          	assign u_14e = GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull;
6094       1/1          	assign u_c602 = GenLcl_Rsp_Rdy &amp; ~ CntNull &amp; ~ PSel;
6095       1/1          	assign Read = GenLcl_Req_Opc == 3'b000;
6096       <font color = "red">0/1     ==>  	assign u_e7c7 = GenLcl_Req_Vld &amp; ( Read | BeFull );</font>
                        MISSING_ELSE
6097                    	assign ApbA_0_PReady = Apb_0_pready;
6098       1/1          	assign NullBeRdy = ~ ApbA_0_PSel &amp; PEn;
6099       <font color = "red">0/1     ==>  	assign PRdy = ApbA_0_PSel &amp; ApbA_0_PReady &amp; PEn | NullBeRdy;</font>
6100       <font color = "red">0/1     ==>  	assign BeNull = GenLcl_Req_Be == 4'b0;</font>
6101       1/1          	assign BeOk = BeFull | BeNull;
6102       <font color = "red">0/1     ==>  	assign u_b9a5 = GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeOk;</font>
6103                    	assign u_b081 = GenLcl_Rsp_Rdy &amp; ~ CntNull &amp; ~ PSel;
6104                    	assign u_825f = GenLcl_Req_Vld;
6105                    	assign ApbA_0_PRData = Apb_0_prdata;
6106                    	assign Sm_RD = CurState == 2'b01;
6107                    	assign GenLcl_Rsp_Last = CntNull;
6108                    	assign ApbA_0_PSlvErr = Apb_0_pslverr;
6109                    	assign PErr = ApbA_0_PSel &amp; ApbA_0_PSlvErr &amp; PRdy;
6110                    	assign u_394b = GErr;
6111                    	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
6112                    	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
6113                    		.GenLcl_Req_Addr( u_Req_Addr )
6114                    	,	.GenLcl_Req_Be( u_Req_Be )
6115                    	,	.GenLcl_Req_BurstType( u_Req_BurstType )
6116                    	,	.GenLcl_Req_Data( u_Req_Data )
6117                    	,	.GenLcl_Req_Last( u_Req_Last )
6118                    	,	.GenLcl_Req_Len1( u_Req_Len1 )
6119                    	,	.GenLcl_Req_Lock( u_Req_Lock )
6120                    	,	.GenLcl_Req_Opc( u_Req_Opc )
6121                    	,	.GenLcl_Req_Rdy( u_Req_Rdy )
6122                    	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
6123                    	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
6124                    	,	.GenLcl_Req_User( u_Req_User )
6125                    	,	.GenLcl_Req_Vld( u_Req_Vld )
6126                    	,	.GenLcl_Rsp_Data( u_Rsp_Data )
6127                    	,	.GenLcl_Rsp_Last( u_Rsp_Last )
6128                    	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
6129                    	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
6130       1/1          	,	.GenLcl_Rsp_Status( u_Rsp_Status )
6131       <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )</font>
6132       <font color = "red">0/1     ==>  	,	.GenPrt_Req_Addr( Gen_Req_Addr )</font>
6133       1/1          	,	.GenPrt_Req_Be( Gen_Req_Be )
6134       <font color = "red">0/1     ==>  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )</font>
6135                    	,	.GenPrt_Req_Data( Gen_Req_Data )
6136                    	,	.GenPrt_Req_Last( Gen_Req_Last )
6137                    	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
6138                    	,	.GenPrt_Req_Lock( Gen_Req_Lock )
6139                    	,	.GenPrt_Req_Opc( Gen_Req_Opc )
6140                    	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
6141                    	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
6142                    	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
6143                    	,	.GenPrt_Req_User( Gen_Req_User )
6144                    	,	.GenPrt_Req_Vld( Gen_Req_Vld )
6145                    	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
6146                    	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
6147                    	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
6148                    	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
6149                    	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
6150                    	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
6151                    	,	.Sys_Clk( Sys_Clk )
6152                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
6153                    	,	.Sys_Clk_En( Sys_Clk_En )
6154       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
6155       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
6156       1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
6157                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
6158                    	,	.Sys_Pwr_Idle( u_35_Idle )
6159                    	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
6160                    	);
6161       1/1          	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2(
6162       1/1          		.Dflt( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel )
6163       1/1          	,	.I_00( GenLcl_Req_Vld )
6164       <font color = "red">0/1     ==>  	,	.I_01( GenLcl_Rsp_Rdy &amp; ~ CntNull &amp; ~ PSel )</font>
                        MISSING_ELSE
6165                    	,	.O( CntCe )
6166                    	,	.Sel( CurState )
6167                    	);
6168                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6169       1/1          		if ( ! Sys_Clk_RstN )
6170       1/1          			Cnt &lt;= #1.0 ( 5'b0 );
6171       1/1          		else if ( CntCe )
6172       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );</font>
                        MISSING_ELSE
6173                    	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
6174                    		case ( CurState )
6175                    			2'b10   : PSelSetV = u_14e ;
6176                    			2'b01   : PSelSetV = u_c602 ;
6177                    			2'b0    : PSelSetV = u_e7c7 ;
6178                    			default : PSelSetV = 1'b0 ;
6179                    		endcase
6180                    	end
6181                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
6182                    		.Clk( Sys_Clk )
6183                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6184                    	,	.Clk_En( Sys_Clk_En )
6185                    	,	.Clk_EnS( Sys_Clk_EnS )
6186                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6187                    	,	.Clk_RstN( Sys_Clk_RstN )
6188                    	,	.Clk_Tm( Sys_Clk_Tm )
6189                    	,	.O( ApbA_0_PSel )
6190                    	,	.Reset( PRdy )
6191                    	,	.Set( PSelSetV )
6192                    	);
6193                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
6194                    		.Clk( Sys_Clk )
6195                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6196                    	,	.Clk_En( Sys_Clk_En )
6197                    	,	.Clk_EnS( Sys_Clk_EnS )
6198                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6199                    	,	.Clk_RstN( Sys_Clk_RstN )
6200                    	,	.Clk_Tm( Sys_Clk_Tm )
6201                    	,	.O( PEn )
6202                    	,	.Reset( PRdy )
6203                    	,	.Set( PSel )
6204                    	);
6205                    	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
6206                    		case ( CurState )
6207                    			2'b10   : PSelSet = u_b9a5 ;
6208                    			2'b01   : PSelSet = u_b081 ;
6209                    			2'b0    : PSelSet = u_825f ;
6210                    			default : PSelSet = 1'b0 ;
6211                    		endcase
6212                    	end
6213                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
6214                    		.Clk( Sys_Clk )
6215                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6216                    	,	.Clk_En( Sys_Clk_En )
6217                    	,	.Clk_EnS( Sys_Clk_EnS )
6218                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6219                    	,	.Clk_RstN( Sys_Clk_RstN )
6220                    	,	.Clk_Tm( Sys_Clk_Tm )
6221                    	,	.O( PSel )
6222                    	,	.Reset( PRdy )
6223                    	,	.Set( PSelSet )
6224                    	);
6225                    	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
6226                    		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
6227                    	);
6228                    	assign uRdData1_caseSel = { ApbA_0_PSel } ;
6229                    	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
6230                    		case ( uRdData1_caseSel )
6231                    			1'b1    : RdData1 = ApbA_0_PRData ;
6232                    			default : RdData1 = 32'b0 ;
6233                    		endcase
6234                    	end
6235                    	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
6236                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6237                    		if ( ! Sys_Clk_RstN )
6238                    			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
6239                    		else if ( Sm_RD &amp; PRdy )
6240                    			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
6241       1/1          	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
6242       1/1          		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
6243       1/1          	);
6244       <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
6245                    		if ( ! Sys_Clk_RstN )
6246       1/1          			GErr &lt;= #1.0 ( 1'b0 );
6247       1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
6248       1/1          			GErr &lt;= #1.0 ( u_884c );
6249       <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(</font>
                        MISSING_ELSE
6250                    		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
6251       1/1          	);
6252       1/1          	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
6253       1/1          		.GenLcl_Req_Addr( GenLcl_Req_Addr )
6254       <font color = "red">0/1     ==>  	,	.GenLcl_Req_Be( GenLcl_Req_Be )</font>
                        MISSING_ELSE
6255                    	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
6256                    	,	.GenLcl_Req_Data( GenLcl_Req_Data )
6257                    	,	.GenLcl_Req_Last( GenLcl_Req_Last )
6258                    	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
6259                    	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
6260                    	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
6261                    	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
6262                    	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
6263                    	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
6264                    	,	.GenLcl_Req_User( GenLcl_Req_User )
6265                    	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
6266                    	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
6267                    	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
6268                    	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
6269                    	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
6270                    	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
6271                    	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
6272                    	,	.GenPrt_Req_Addr( u_Req_Addr )
6273                    	,	.GenPrt_Req_Be( u_Req_Be )
6274                    	,	.GenPrt_Req_BurstType( u_Req_BurstType )
6275                    	,	.GenPrt_Req_Data( u_Req_Data )
6276                    	,	.GenPrt_Req_Last( u_Req_Last )
6277                    	,	.GenPrt_Req_Len1( u_Req_Len1 )
6278                    	,	.GenPrt_Req_Lock( u_Req_Lock )
6279       1/1          	,	.GenPrt_Req_Opc( u_Req_Opc )
6280       1/1          	,	.GenPrt_Req_Rdy( u_Req_Rdy )
6281       1/1          	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
6282       <font color = "red">0/1     ==>  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )</font>
                        MISSING_ELSE
6283                    	,	.GenPrt_Req_User( u_Req_User )
6284                    	,	.GenPrt_Req_Vld( u_Req_Vld )
6285                    	,	.GenPrt_Rsp_Data( u_Rsp_Data )
6286                    	,	.GenPrt_Rsp_Last( u_Rsp_Last )
6287       1/1          	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
6288       1/1          	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
6289       1/1          	,	.GenPrt_Rsp_Status( u_Rsp_Status )
6290       <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )</font>
                        MISSING_ELSE
6291                    	);
6292                    	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
6293                    	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
6294                    	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6295       1/1          	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6296       1/1          	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
6297       1/1          		.Clk( Sys_Clk )
6298       <font color = "red">0/1     ==>  	,	.Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
6299                    	,	.Clk_En( Sys_Clk_En )
6300                    	,	.Clk_EnS( Sys_Clk_EnS )
6301                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6302                    	,	.Clk_RstN( Sys_Clk_RstN )
6303                    	,	.Clk_Tm( Sys_Clk_Tm )
6304                    	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
6305                    	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
6306                    	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
6307                    	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
6308       <font color = "grey">unreachable  </font>	,	.CurState( u_bdb6 )
6309       <font color = "grey">unreachable  </font>	,	.NextState( u_b9ec )
6310       <font color = "grey">unreachable  </font>	);
6311       <font color = "grey">unreachable  </font>	assign CurState = u_bdb6;
                   <font color = "red">==>  MISSING_ELSE</font>
6312       <font color = "grey">unreachable  </font>	assign Sm_IDLE = CurState == 2'b00;
6313       <font color = "grey">unreachable  </font>	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
6314       <font color = "grey">unreachable  </font>	assign ApbA_0_PAddr = { AddrW , 2'b00 };
6315                    	assign Apb_0_paddr = ApbA_0_PAddr;
                   <font color = "red">==>  MISSING_ELSE</font>
6316                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod602.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6035
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6096
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6171
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6237
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod602.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">140</td>
<td class="rt">4</td>
<td class="rt">2.86  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1810</td>
<td class="rt">13</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">905</td>
<td class="rt">9</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">905</td>
<td class="rt">4</td>
<td class="rt">0.44  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">11</td>
<td class="rt">2.23  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">7</td>
<td class="rt">2.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">4</td>
<td class="rt">1.62  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">101</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1316</td>
<td class="rt">2</td>
<td class="rt">0.15  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">658</td>
<td class="rt">2</td>
<td class="rt">0.30  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">658</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_394b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_825f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_884c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_IDLE_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_IDLE_WR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_RD_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_WR_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d0d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a1a5[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b081</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9a5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9ec[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdb6[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c602</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e7c7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrW[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrW1[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeNull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntNull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenIsIncr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NWord1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBeRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSelSet</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSelSetV</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Read</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SmPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SmPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StartCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WDCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrBe1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrData1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WriteEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRdData1_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod602.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">23</td>
<td class="rt">54.76 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6237</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6093</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">6098</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">6130</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">6154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6161</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6169</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6241</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6246</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6251</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6279</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6287</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6295</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6035       	wire        BeNull                  ;
           	                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_394b) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6237       		if ( ! Sys_Clk_RstN )
           		                     
6238       			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           			                                  
6239       		else if ( Sm_RD & PRdy )
           		                        
6240       			GenLcl_Rsp_Data <= #1.0 ( RdData );
           			                                   
6241       	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
           	                                           
6242       		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
           		                                                                                      
6243       	);
           	  
6244       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6245       		if ( ! Sys_Clk_RstN )
           		                     
6246       			GErr <= #1.0 ( 1'b0 );
           			                      
6247       		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		                  <font color = "red">-1-</font>  
           		                  <font color = "green">==></font>  
           		                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6093       	assign u_14e = GenLcl_Req_Vld & ~ CntNull & ~ PSel & BeFull;
           	<font color = "green">-1-</font>                                                            
6094       	assign u_c602 = GenLcl_Rsp_Rdy & ~ CntNull & ~ PSel;
           <font color = "green">	==></font>
6095       	assign Read = GenLcl_Req_Opc == 3'b000;
           	<font color = "red">-2-</font>                                       
6096       	assign u_e7c7 = GenLcl_Req_Vld & ( Read | BeFull );
           	                                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (Sm_IDLE) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6098       	assign NullBeRdy = ~ ApbA_0_PSel & PEn;
           	<font color = "red">-1-</font>                                       
6099       	assign PRdy = ApbA_0_PSel & ApbA_0_PReady & PEn | NullBeRdy;
           <font color = "red">	==></font>
6100       	assign BeNull = GenLcl_Req_Be == 4'b0;
           <font color = "red">	==></font>
6101       	assign BeOk = BeFull | BeNull;
           <font color = "green">	==></font>
6102       	assign u_b9a5 = GenLcl_Req_Vld & ~ CntNull & ~ PSel & BeOk;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6130       	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	<font color = "red">-1-</font> 	                                  
6131       	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           <font color = "red">	==></font>
6132       	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           <font color = "red">	==></font>
6133       	,	.GenPrt_Req_Be( Gen_Req_Be )
           <font color = "green">	==></font>
6134       	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6154       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
6155       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
6156       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6161       	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2(
           	<font color = "green">-1-</font>                                           
6162       		.Dflt( GenLcl_Req_Vld & ~ CntNull & ~ PSel )
           <font color = "green">		==></font>
6163       	,	.I_00( GenLcl_Req_Vld )
           	<font color = "red">-2-</font> 	                       
6164       	,	.I_01( GenLcl_Rsp_Rdy & ~ CntNull & ~ PSel )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6169       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6170       			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
6171       		else if ( CntCe )
           		     <font color = "red">-2-</font>  
6172       			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6241       	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
           	<font color = "green">-1-</font>                                           
6242       		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
           <font color = "green">		==></font>
6243       	);
           	<font color = "red">-2-</font>  
6244       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6246       			GErr <= #1.0 ( 1'b0 );
           			<font color = "green">-1-</font>                      
6247       		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           <font color = "green">		==></font>
6248       			GErr <= #1.0 ( u_884c );
           			<font color = "red">-2-</font>                        
6249       	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6251       	);
           	<font color = "green">-1-</font>  
6252       	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
           <font color = "green">	==></font>
6253       		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		<font color = "red">-2-</font>                                   
6254       	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6279       	,	.GenPrt_Req_Opc( u_Req_Opc )
           	<font color = "green">-1-</font> 	                            
6280       	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           <font color = "green">	==></font>
6281       	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	<font color = "red">-2-</font> 	                                              
6282       	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6287       	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	<font color = "green">-1-</font> 	                            
6288       	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           <font color = "green">	==></font>
6289       	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	<font color = "red">-2-</font> 	                                  
6290       	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6295       	assign u_89_WR_IDLE = CntNull & ~ PSel & GenLcl_Rsp_Rdy;
           	<font color = "green">-1-</font>                                                        
6296       	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
           <font color = "green">	==></font>
6297       		.Clk( Sys_Clk )
           		<font color = "red">-2-</font>               
6298       	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_198724'>
<a name="inst_tag_198724_Line"></a>
<b>Line Coverage for Instance : <a href="mod602.html#inst_tag_198724" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>49</td><td>33</td><td>67.35</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>6098</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>6130</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6154</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6161</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6169</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6241</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6246</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6251</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6279</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6287</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6295</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6308</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6092                    	assign BeFull = ( | GenLcl_Req_Be );
6093       1/1          	assign u_14e = GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull;
6094       1/1          	assign u_c602 = GenLcl_Rsp_Rdy &amp; ~ CntNull &amp; ~ PSel;
6095       1/1          	assign Read = GenLcl_Req_Opc == 3'b000;
6096       <font color = "red">0/1     ==>  	assign u_e7c7 = GenLcl_Req_Vld &amp; ( Read | BeFull );</font>
                        MISSING_ELSE
6097                    	assign ApbA_0_PReady = Apb_0_pready;
6098       1/1          	assign NullBeRdy = ~ ApbA_0_PSel &amp; PEn;
6099       <font color = "red">0/1     ==>  	assign PRdy = ApbA_0_PSel &amp; ApbA_0_PReady &amp; PEn | NullBeRdy;</font>
6100       <font color = "red">0/1     ==>  	assign BeNull = GenLcl_Req_Be == 4'b0;</font>
6101       1/1          	assign BeOk = BeFull | BeNull;
6102       <font color = "red">0/1     ==>  	assign u_b9a5 = GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeOk;</font>
6103                    	assign u_b081 = GenLcl_Rsp_Rdy &amp; ~ CntNull &amp; ~ PSel;
6104                    	assign u_825f = GenLcl_Req_Vld;
6105                    	assign ApbA_0_PRData = Apb_0_prdata;
6106                    	assign Sm_RD = CurState == 2'b01;
6107                    	assign GenLcl_Rsp_Last = CntNull;
6108                    	assign ApbA_0_PSlvErr = Apb_0_pslverr;
6109                    	assign PErr = ApbA_0_PSel &amp; ApbA_0_PSlvErr &amp; PRdy;
6110                    	assign u_394b = GErr;
6111                    	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
6112                    	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
6113                    		.GenLcl_Req_Addr( u_Req_Addr )
6114                    	,	.GenLcl_Req_Be( u_Req_Be )
6115                    	,	.GenLcl_Req_BurstType( u_Req_BurstType )
6116                    	,	.GenLcl_Req_Data( u_Req_Data )
6117                    	,	.GenLcl_Req_Last( u_Req_Last )
6118                    	,	.GenLcl_Req_Len1( u_Req_Len1 )
6119                    	,	.GenLcl_Req_Lock( u_Req_Lock )
6120                    	,	.GenLcl_Req_Opc( u_Req_Opc )
6121                    	,	.GenLcl_Req_Rdy( u_Req_Rdy )
6122                    	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
6123                    	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
6124                    	,	.GenLcl_Req_User( u_Req_User )
6125                    	,	.GenLcl_Req_Vld( u_Req_Vld )
6126                    	,	.GenLcl_Rsp_Data( u_Rsp_Data )
6127                    	,	.GenLcl_Rsp_Last( u_Rsp_Last )
6128                    	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
6129                    	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
6130       1/1          	,	.GenLcl_Rsp_Status( u_Rsp_Status )
6131       <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )</font>
6132       <font color = "red">0/1     ==>  	,	.GenPrt_Req_Addr( Gen_Req_Addr )</font>
6133       1/1          	,	.GenPrt_Req_Be( Gen_Req_Be )
6134       <font color = "red">0/1     ==>  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )</font>
6135                    	,	.GenPrt_Req_Data( Gen_Req_Data )
6136                    	,	.GenPrt_Req_Last( Gen_Req_Last )
6137                    	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
6138                    	,	.GenPrt_Req_Lock( Gen_Req_Lock )
6139                    	,	.GenPrt_Req_Opc( Gen_Req_Opc )
6140                    	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
6141                    	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
6142                    	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
6143                    	,	.GenPrt_Req_User( Gen_Req_User )
6144                    	,	.GenPrt_Req_Vld( Gen_Req_Vld )
6145                    	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
6146                    	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
6147                    	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
6148                    	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
6149                    	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
6150                    	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
6151                    	,	.Sys_Clk( Sys_Clk )
6152                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
6153                    	,	.Sys_Clk_En( Sys_Clk_En )
6154       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
6155       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
6156       1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
6157                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
6158                    	,	.Sys_Pwr_Idle( u_35_Idle )
6159                    	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
6160                    	);
6161       1/1          	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2(
6162       1/1          		.Dflt( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel )
6163       1/1          	,	.I_00( GenLcl_Req_Vld )
6164       <font color = "red">0/1     ==>  	,	.I_01( GenLcl_Rsp_Rdy &amp; ~ CntNull &amp; ~ PSel )</font>
                        MISSING_ELSE
6165                    	,	.O( CntCe )
6166                    	,	.Sel( CurState )
6167                    	);
6168                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6169       1/1          		if ( ! Sys_Clk_RstN )
6170       1/1          			Cnt &lt;= #1.0 ( 5'b0 );
6171       1/1          		else if ( CntCe )
6172       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );</font>
                        MISSING_ELSE
6173                    	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
6174                    		case ( CurState )
6175                    			2'b10   : PSelSetV = u_14e ;
6176                    			2'b01   : PSelSetV = u_c602 ;
6177                    			2'b0    : PSelSetV = u_e7c7 ;
6178                    			default : PSelSetV = 1'b0 ;
6179                    		endcase
6180                    	end
6181                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
6182                    		.Clk( Sys_Clk )
6183                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6184                    	,	.Clk_En( Sys_Clk_En )
6185                    	,	.Clk_EnS( Sys_Clk_EnS )
6186                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6187                    	,	.Clk_RstN( Sys_Clk_RstN )
6188                    	,	.Clk_Tm( Sys_Clk_Tm )
6189                    	,	.O( ApbA_0_PSel )
6190                    	,	.Reset( PRdy )
6191                    	,	.Set( PSelSetV )
6192                    	);
6193                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
6194                    		.Clk( Sys_Clk )
6195                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6196                    	,	.Clk_En( Sys_Clk_En )
6197                    	,	.Clk_EnS( Sys_Clk_EnS )
6198                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6199                    	,	.Clk_RstN( Sys_Clk_RstN )
6200                    	,	.Clk_Tm( Sys_Clk_Tm )
6201                    	,	.O( PEn )
6202                    	,	.Reset( PRdy )
6203                    	,	.Set( PSel )
6204                    	);
6205                    	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
6206                    		case ( CurState )
6207                    			2'b10   : PSelSet = u_b9a5 ;
6208                    			2'b01   : PSelSet = u_b081 ;
6209                    			2'b0    : PSelSet = u_825f ;
6210                    			default : PSelSet = 1'b0 ;
6211                    		endcase
6212                    	end
6213                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
6214                    		.Clk( Sys_Clk )
6215                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6216                    	,	.Clk_En( Sys_Clk_En )
6217                    	,	.Clk_EnS( Sys_Clk_EnS )
6218                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6219                    	,	.Clk_RstN( Sys_Clk_RstN )
6220                    	,	.Clk_Tm( Sys_Clk_Tm )
6221                    	,	.O( PSel )
6222                    	,	.Reset( PRdy )
6223                    	,	.Set( PSelSet )
6224                    	);
6225                    	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
6226                    		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
6227                    	);
6228                    	assign uRdData1_caseSel = { ApbA_0_PSel } ;
6229                    	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
6230                    		case ( uRdData1_caseSel )
6231                    			1'b1    : RdData1 = ApbA_0_PRData ;
6232                    			default : RdData1 = 32'b0 ;
6233                    		endcase
6234                    	end
6235                    	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
6236                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6237                    		if ( ! Sys_Clk_RstN )
6238                    			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
6239                    		else if ( Sm_RD &amp; PRdy )
6240                    			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
6241       1/1          	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
6242       1/1          		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
6243       1/1          	);
6244       <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
6245                    		if ( ! Sys_Clk_RstN )
6246       1/1          			GErr &lt;= #1.0 ( 1'b0 );
6247       1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
6248       1/1          			GErr &lt;= #1.0 ( u_884c );
6249       <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(</font>
                        MISSING_ELSE
6250                    		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
6251       1/1          	);
6252       1/1          	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
6253       1/1          		.GenLcl_Req_Addr( GenLcl_Req_Addr )
6254       <font color = "red">0/1     ==>  	,	.GenLcl_Req_Be( GenLcl_Req_Be )</font>
                        MISSING_ELSE
6255                    	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
6256                    	,	.GenLcl_Req_Data( GenLcl_Req_Data )
6257                    	,	.GenLcl_Req_Last( GenLcl_Req_Last )
6258                    	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
6259                    	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
6260                    	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
6261                    	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
6262                    	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
6263                    	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
6264                    	,	.GenLcl_Req_User( GenLcl_Req_User )
6265                    	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
6266                    	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
6267                    	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
6268                    	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
6269                    	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
6270                    	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
6271                    	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
6272                    	,	.GenPrt_Req_Addr( u_Req_Addr )
6273                    	,	.GenPrt_Req_Be( u_Req_Be )
6274                    	,	.GenPrt_Req_BurstType( u_Req_BurstType )
6275                    	,	.GenPrt_Req_Data( u_Req_Data )
6276                    	,	.GenPrt_Req_Last( u_Req_Last )
6277                    	,	.GenPrt_Req_Len1( u_Req_Len1 )
6278                    	,	.GenPrt_Req_Lock( u_Req_Lock )
6279       1/1          	,	.GenPrt_Req_Opc( u_Req_Opc )
6280       1/1          	,	.GenPrt_Req_Rdy( u_Req_Rdy )
6281       1/1          	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
6282       <font color = "red">0/1     ==>  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )</font>
                        MISSING_ELSE
6283                    	,	.GenPrt_Req_User( u_Req_User )
6284                    	,	.GenPrt_Req_Vld( u_Req_Vld )
6285                    	,	.GenPrt_Rsp_Data( u_Rsp_Data )
6286                    	,	.GenPrt_Rsp_Last( u_Rsp_Last )
6287       1/1          	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
6288       1/1          	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
6289       1/1          	,	.GenPrt_Rsp_Status( u_Rsp_Status )
6290       <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )</font>
                        MISSING_ELSE
6291                    	);
6292                    	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
6293                    	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
6294                    	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6295       1/1          	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6296       1/1          	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
6297       1/1          		.Clk( Sys_Clk )
6298       <font color = "red">0/1     ==>  	,	.Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
6299                    	,	.Clk_En( Sys_Clk_En )
6300                    	,	.Clk_EnS( Sys_Clk_EnS )
6301                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6302                    	,	.Clk_RstN( Sys_Clk_RstN )
6303                    	,	.Clk_Tm( Sys_Clk_Tm )
6304                    	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
6305                    	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
6306                    	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
6307                    	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
6308       <font color = "grey">unreachable  </font>	,	.CurState( u_bdb6 )
6309       <font color = "grey">unreachable  </font>	,	.NextState( u_b9ec )
6310       <font color = "grey">unreachable  </font>	);
6311       <font color = "grey">unreachable  </font>	assign CurState = u_bdb6;
                   <font color = "red">==>  MISSING_ELSE</font>
6312       <font color = "grey">unreachable  </font>	assign Sm_IDLE = CurState == 2'b00;
6313       <font color = "grey">unreachable  </font>	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
6314       <font color = "grey">unreachable  </font>	assign ApbA_0_PAddr = { AddrW , 2'b00 };
6315                    	assign Apb_0_paddr = ApbA_0_PAddr;
                   <font color = "red">==>  MISSING_ELSE</font>
6316                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_198724_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod602.html#inst_tag_198724" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6035
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6096
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6171
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6237
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_198724_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod602.html#inst_tag_198724" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">140</td>
<td class="rt">4</td>
<td class="rt">2.86  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1810</td>
<td class="rt">13</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">905</td>
<td class="rt">9</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">905</td>
<td class="rt">4</td>
<td class="rt">0.44  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">11</td>
<td class="rt">2.23  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">7</td>
<td class="rt">2.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">4</td>
<td class="rt">1.62  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">101</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1316</td>
<td class="rt">2</td>
<td class="rt">0.15  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">658</td>
<td class="rt">2</td>
<td class="rt">0.30  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">658</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_394b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_825f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_884c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_IDLE_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_IDLE_WR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_RD_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_WR_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d0d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a1a5[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b081</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9a5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9ec[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdb6[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c602</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e7c7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrW[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrW1[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeNull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntNull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenIsIncr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NWord1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBeRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSelSet</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSelSetV</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Read</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SmPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SmPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StartCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WDCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrBe1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrData1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WriteEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRdData1_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_198724_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod602.html#inst_tag_198724" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">23</td>
<td class="rt">54.76 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6237</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6093</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">6098</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">6130</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">6154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6161</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6169</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6241</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6246</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6251</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6279</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6287</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6295</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6035       	wire        BeNull                  ;
           	                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_394b) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6237       		if ( ! Sys_Clk_RstN )
           		                     
6238       			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           			                                  
6239       		else if ( Sm_RD & PRdy )
           		                        
6240       			GenLcl_Rsp_Data <= #1.0 ( RdData );
           			                                   
6241       	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
           	                                           
6242       		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
           		                                                                                      
6243       	);
           	  
6244       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6245       		if ( ! Sys_Clk_RstN )
           		                     
6246       			GErr <= #1.0 ( 1'b0 );
           			                      
6247       		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		                  <font color = "red">-1-</font>  
           		                  <font color = "green">==></font>  
           		                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6093       	assign u_14e = GenLcl_Req_Vld & ~ CntNull & ~ PSel & BeFull;
           	<font color = "green">-1-</font>                                                            
6094       	assign u_c602 = GenLcl_Rsp_Rdy & ~ CntNull & ~ PSel;
           <font color = "green">	==></font>
6095       	assign Read = GenLcl_Req_Opc == 3'b000;
           	<font color = "red">-2-</font>                                       
6096       	assign u_e7c7 = GenLcl_Req_Vld & ( Read | BeFull );
           	                                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (Sm_IDLE) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6098       	assign NullBeRdy = ~ ApbA_0_PSel & PEn;
           	<font color = "red">-1-</font>                                       
6099       	assign PRdy = ApbA_0_PSel & ApbA_0_PReady & PEn | NullBeRdy;
           <font color = "red">	==></font>
6100       	assign BeNull = GenLcl_Req_Be == 4'b0;
           <font color = "red">	==></font>
6101       	assign BeOk = BeFull | BeNull;
           <font color = "green">	==></font>
6102       	assign u_b9a5 = GenLcl_Req_Vld & ~ CntNull & ~ PSel & BeOk;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6130       	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	<font color = "red">-1-</font> 	                                  
6131       	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           <font color = "red">	==></font>
6132       	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           <font color = "red">	==></font>
6133       	,	.GenPrt_Req_Be( Gen_Req_Be )
           <font color = "green">	==></font>
6134       	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6154       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
6155       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
6156       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6161       	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2(
           	<font color = "green">-1-</font>                                           
6162       		.Dflt( GenLcl_Req_Vld & ~ CntNull & ~ PSel )
           <font color = "green">		==></font>
6163       	,	.I_00( GenLcl_Req_Vld )
           	<font color = "red">-2-</font> 	                       
6164       	,	.I_01( GenLcl_Rsp_Rdy & ~ CntNull & ~ PSel )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6169       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6170       			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
6171       		else if ( CntCe )
           		     <font color = "red">-2-</font>  
6172       			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6241       	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
           	<font color = "green">-1-</font>                                           
6242       		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
           <font color = "green">		==></font>
6243       	);
           	<font color = "red">-2-</font>  
6244       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6246       			GErr <= #1.0 ( 1'b0 );
           			<font color = "green">-1-</font>                      
6247       		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           <font color = "green">		==></font>
6248       			GErr <= #1.0 ( u_884c );
           			<font color = "red">-2-</font>                        
6249       	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6251       	);
           	<font color = "green">-1-</font>  
6252       	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
           <font color = "green">	==></font>
6253       		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		<font color = "red">-2-</font>                                   
6254       	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6279       	,	.GenPrt_Req_Opc( u_Req_Opc )
           	<font color = "green">-1-</font> 	                            
6280       	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           <font color = "green">	==></font>
6281       	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	<font color = "red">-2-</font> 	                                              
6282       	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6287       	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	<font color = "green">-1-</font> 	                            
6288       	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           <font color = "green">	==></font>
6289       	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	<font color = "red">-2-</font> 	                                  
6290       	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6295       	assign u_89_WR_IDLE = CntNull & ~ PSel & GenLcl_Rsp_Rdy;
           	<font color = "green">-1-</font>                                                        
6296       	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
           <font color = "green">	==></font>
6297       		.Clk( Sys_Clk )
           		<font color = "red">-2-</font>               
6298       	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_198725'>
<a name="inst_tag_198725_Line"></a>
<b>Line Coverage for Instance : <a href="mod602.html#inst_tag_198725" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>49</td><td>33</td><td>67.35</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>6098</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>6130</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6154</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6161</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6169</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6241</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6246</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6251</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6279</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6287</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6295</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6308</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6092                    	assign BeFull = ( | GenLcl_Req_Be );
6093       1/1          	assign u_14e = GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull;
6094       1/1          	assign u_c602 = GenLcl_Rsp_Rdy &amp; ~ CntNull &amp; ~ PSel;
6095       1/1          	assign Read = GenLcl_Req_Opc == 3'b000;
6096       <font color = "red">0/1     ==>  	assign u_e7c7 = GenLcl_Req_Vld &amp; ( Read | BeFull );</font>
                        MISSING_ELSE
6097                    	assign ApbA_0_PReady = Apb_0_pready;
6098       1/1          	assign NullBeRdy = ~ ApbA_0_PSel &amp; PEn;
6099       <font color = "red">0/1     ==>  	assign PRdy = ApbA_0_PSel &amp; ApbA_0_PReady &amp; PEn | NullBeRdy;</font>
6100       <font color = "red">0/1     ==>  	assign BeNull = GenLcl_Req_Be == 4'b0;</font>
6101       1/1          	assign BeOk = BeFull | BeNull;
6102       <font color = "red">0/1     ==>  	assign u_b9a5 = GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeOk;</font>
6103                    	assign u_b081 = GenLcl_Rsp_Rdy &amp; ~ CntNull &amp; ~ PSel;
6104                    	assign u_825f = GenLcl_Req_Vld;
6105                    	assign ApbA_0_PRData = Apb_0_prdata;
6106                    	assign Sm_RD = CurState == 2'b01;
6107                    	assign GenLcl_Rsp_Last = CntNull;
6108                    	assign ApbA_0_PSlvErr = Apb_0_pslverr;
6109                    	assign PErr = ApbA_0_PSel &amp; ApbA_0_PSlvErr &amp; PRdy;
6110                    	assign u_394b = GErr;
6111                    	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
6112                    	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
6113                    		.GenLcl_Req_Addr( u_Req_Addr )
6114                    	,	.GenLcl_Req_Be( u_Req_Be )
6115                    	,	.GenLcl_Req_BurstType( u_Req_BurstType )
6116                    	,	.GenLcl_Req_Data( u_Req_Data )
6117                    	,	.GenLcl_Req_Last( u_Req_Last )
6118                    	,	.GenLcl_Req_Len1( u_Req_Len1 )
6119                    	,	.GenLcl_Req_Lock( u_Req_Lock )
6120                    	,	.GenLcl_Req_Opc( u_Req_Opc )
6121                    	,	.GenLcl_Req_Rdy( u_Req_Rdy )
6122                    	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
6123                    	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
6124                    	,	.GenLcl_Req_User( u_Req_User )
6125                    	,	.GenLcl_Req_Vld( u_Req_Vld )
6126                    	,	.GenLcl_Rsp_Data( u_Rsp_Data )
6127                    	,	.GenLcl_Rsp_Last( u_Rsp_Last )
6128                    	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
6129                    	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
6130       1/1          	,	.GenLcl_Rsp_Status( u_Rsp_Status )
6131       <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )</font>
6132       <font color = "red">0/1     ==>  	,	.GenPrt_Req_Addr( Gen_Req_Addr )</font>
6133       1/1          	,	.GenPrt_Req_Be( Gen_Req_Be )
6134       <font color = "red">0/1     ==>  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )</font>
6135                    	,	.GenPrt_Req_Data( Gen_Req_Data )
6136                    	,	.GenPrt_Req_Last( Gen_Req_Last )
6137                    	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
6138                    	,	.GenPrt_Req_Lock( Gen_Req_Lock )
6139                    	,	.GenPrt_Req_Opc( Gen_Req_Opc )
6140                    	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
6141                    	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
6142                    	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
6143                    	,	.GenPrt_Req_User( Gen_Req_User )
6144                    	,	.GenPrt_Req_Vld( Gen_Req_Vld )
6145                    	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
6146                    	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
6147                    	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
6148                    	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
6149                    	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
6150                    	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
6151                    	,	.Sys_Clk( Sys_Clk )
6152                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
6153                    	,	.Sys_Clk_En( Sys_Clk_En )
6154       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
6155       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
6156       1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
6157                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
6158                    	,	.Sys_Pwr_Idle( u_35_Idle )
6159                    	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
6160                    	);
6161       1/1          	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2(
6162       1/1          		.Dflt( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel )
6163       1/1          	,	.I_00( GenLcl_Req_Vld )
6164       <font color = "red">0/1     ==>  	,	.I_01( GenLcl_Rsp_Rdy &amp; ~ CntNull &amp; ~ PSel )</font>
                        MISSING_ELSE
6165                    	,	.O( CntCe )
6166                    	,	.Sel( CurState )
6167                    	);
6168                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6169       1/1          		if ( ! Sys_Clk_RstN )
6170       1/1          			Cnt &lt;= #1.0 ( 5'b0 );
6171       1/1          		else if ( CntCe )
6172       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );</font>
                        MISSING_ELSE
6173                    	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
6174                    		case ( CurState )
6175                    			2'b10   : PSelSetV = u_14e ;
6176                    			2'b01   : PSelSetV = u_c602 ;
6177                    			2'b0    : PSelSetV = u_e7c7 ;
6178                    			default : PSelSetV = 1'b0 ;
6179                    		endcase
6180                    	end
6181                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
6182                    		.Clk( Sys_Clk )
6183                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6184                    	,	.Clk_En( Sys_Clk_En )
6185                    	,	.Clk_EnS( Sys_Clk_EnS )
6186                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6187                    	,	.Clk_RstN( Sys_Clk_RstN )
6188                    	,	.Clk_Tm( Sys_Clk_Tm )
6189                    	,	.O( ApbA_0_PSel )
6190                    	,	.Reset( PRdy )
6191                    	,	.Set( PSelSetV )
6192                    	);
6193                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
6194                    		.Clk( Sys_Clk )
6195                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6196                    	,	.Clk_En( Sys_Clk_En )
6197                    	,	.Clk_EnS( Sys_Clk_EnS )
6198                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6199                    	,	.Clk_RstN( Sys_Clk_RstN )
6200                    	,	.Clk_Tm( Sys_Clk_Tm )
6201                    	,	.O( PEn )
6202                    	,	.Reset( PRdy )
6203                    	,	.Set( PSel )
6204                    	);
6205                    	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
6206                    		case ( CurState )
6207                    			2'b10   : PSelSet = u_b9a5 ;
6208                    			2'b01   : PSelSet = u_b081 ;
6209                    			2'b0    : PSelSet = u_825f ;
6210                    			default : PSelSet = 1'b0 ;
6211                    		endcase
6212                    	end
6213                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
6214                    		.Clk( Sys_Clk )
6215                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6216                    	,	.Clk_En( Sys_Clk_En )
6217                    	,	.Clk_EnS( Sys_Clk_EnS )
6218                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6219                    	,	.Clk_RstN( Sys_Clk_RstN )
6220                    	,	.Clk_Tm( Sys_Clk_Tm )
6221                    	,	.O( PSel )
6222                    	,	.Reset( PRdy )
6223                    	,	.Set( PSelSet )
6224                    	);
6225                    	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
6226                    		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
6227                    	);
6228                    	assign uRdData1_caseSel = { ApbA_0_PSel } ;
6229                    	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
6230                    		case ( uRdData1_caseSel )
6231                    			1'b1    : RdData1 = ApbA_0_PRData ;
6232                    			default : RdData1 = 32'b0 ;
6233                    		endcase
6234                    	end
6235                    	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
6236                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6237                    		if ( ! Sys_Clk_RstN )
6238                    			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
6239                    		else if ( Sm_RD &amp; PRdy )
6240                    			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
6241       1/1          	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
6242       1/1          		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
6243       1/1          	);
6244       <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
6245                    		if ( ! Sys_Clk_RstN )
6246       1/1          			GErr &lt;= #1.0 ( 1'b0 );
6247       1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
6248       1/1          			GErr &lt;= #1.0 ( u_884c );
6249       <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(</font>
                        MISSING_ELSE
6250                    		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
6251       1/1          	);
6252       1/1          	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
6253       1/1          		.GenLcl_Req_Addr( GenLcl_Req_Addr )
6254       <font color = "red">0/1     ==>  	,	.GenLcl_Req_Be( GenLcl_Req_Be )</font>
                        MISSING_ELSE
6255                    	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
6256                    	,	.GenLcl_Req_Data( GenLcl_Req_Data )
6257                    	,	.GenLcl_Req_Last( GenLcl_Req_Last )
6258                    	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
6259                    	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
6260                    	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
6261                    	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
6262                    	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
6263                    	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
6264                    	,	.GenLcl_Req_User( GenLcl_Req_User )
6265                    	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
6266                    	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
6267                    	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
6268                    	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
6269                    	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
6270                    	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
6271                    	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
6272                    	,	.GenPrt_Req_Addr( u_Req_Addr )
6273                    	,	.GenPrt_Req_Be( u_Req_Be )
6274                    	,	.GenPrt_Req_BurstType( u_Req_BurstType )
6275                    	,	.GenPrt_Req_Data( u_Req_Data )
6276                    	,	.GenPrt_Req_Last( u_Req_Last )
6277                    	,	.GenPrt_Req_Len1( u_Req_Len1 )
6278                    	,	.GenPrt_Req_Lock( u_Req_Lock )
6279       1/1          	,	.GenPrt_Req_Opc( u_Req_Opc )
6280       1/1          	,	.GenPrt_Req_Rdy( u_Req_Rdy )
6281       1/1          	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
6282       <font color = "red">0/1     ==>  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )</font>
                        MISSING_ELSE
6283                    	,	.GenPrt_Req_User( u_Req_User )
6284                    	,	.GenPrt_Req_Vld( u_Req_Vld )
6285                    	,	.GenPrt_Rsp_Data( u_Rsp_Data )
6286                    	,	.GenPrt_Rsp_Last( u_Rsp_Last )
6287       1/1          	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
6288       1/1          	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
6289       1/1          	,	.GenPrt_Rsp_Status( u_Rsp_Status )
6290       <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )</font>
                        MISSING_ELSE
6291                    	);
6292                    	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
6293                    	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
6294                    	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6295       1/1          	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6296       1/1          	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
6297       1/1          		.Clk( Sys_Clk )
6298       <font color = "red">0/1     ==>  	,	.Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
6299                    	,	.Clk_En( Sys_Clk_En )
6300                    	,	.Clk_EnS( Sys_Clk_EnS )
6301                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6302                    	,	.Clk_RstN( Sys_Clk_RstN )
6303                    	,	.Clk_Tm( Sys_Clk_Tm )
6304                    	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
6305                    	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
6306                    	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
6307                    	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
6308       <font color = "grey">unreachable  </font>	,	.CurState( u_bdb6 )
6309       <font color = "grey">unreachable  </font>	,	.NextState( u_b9ec )
6310       <font color = "grey">unreachable  </font>	);
6311       <font color = "grey">unreachable  </font>	assign CurState = u_bdb6;
                   <font color = "red">==>  MISSING_ELSE</font>
6312       <font color = "grey">unreachable  </font>	assign Sm_IDLE = CurState == 2'b00;
6313       <font color = "grey">unreachable  </font>	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
6314       <font color = "grey">unreachable  </font>	assign ApbA_0_PAddr = { AddrW , 2'b00 };
6315                    	assign Apb_0_paddr = ApbA_0_PAddr;
                   <font color = "red">==>  MISSING_ELSE</font>
6316                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_198725_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod602.html#inst_tag_198725" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6035
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6096
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6171
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6237
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_198725_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod602.html#inst_tag_198725" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">140</td>
<td class="rt">4</td>
<td class="rt">2.86  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1810</td>
<td class="rt">13</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">905</td>
<td class="rt">9</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">905</td>
<td class="rt">4</td>
<td class="rt">0.44  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">11</td>
<td class="rt">2.23  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">7</td>
<td class="rt">2.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">4</td>
<td class="rt">1.62  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">101</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1316</td>
<td class="rt">2</td>
<td class="rt">0.15  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">658</td>
<td class="rt">2</td>
<td class="rt">0.30  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">658</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_394b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_825f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_884c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_IDLE_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_IDLE_WR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_RD_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_WR_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d0d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a1a5[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b081</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9a5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9ec[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdb6[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c602</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e7c7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrW[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrW1[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeNull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntNull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenIsIncr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NWord1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBeRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSelSet</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSelSetV</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Read</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SmPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SmPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StartCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WDCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrBe1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrData1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WriteEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRdData1_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_198725_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod602.html#inst_tag_198725" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">23</td>
<td class="rt">54.76 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6237</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6093</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">6098</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">6130</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">6154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6161</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6169</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6241</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6246</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6251</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6279</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6287</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6295</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6035       	wire        BeNull                  ;
           	                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_394b) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6237       		if ( ! Sys_Clk_RstN )
           		                     
6238       			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           			                                  
6239       		else if ( Sm_RD & PRdy )
           		                        
6240       			GenLcl_Rsp_Data <= #1.0 ( RdData );
           			                                   
6241       	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
           	                                           
6242       		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
           		                                                                                      
6243       	);
           	  
6244       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6245       		if ( ! Sys_Clk_RstN )
           		                     
6246       			GErr <= #1.0 ( 1'b0 );
           			                      
6247       		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		                  <font color = "red">-1-</font>  
           		                  <font color = "green">==></font>  
           		                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6093       	assign u_14e = GenLcl_Req_Vld & ~ CntNull & ~ PSel & BeFull;
           	<font color = "green">-1-</font>                                                            
6094       	assign u_c602 = GenLcl_Rsp_Rdy & ~ CntNull & ~ PSel;
           <font color = "green">	==></font>
6095       	assign Read = GenLcl_Req_Opc == 3'b000;
           	<font color = "red">-2-</font>                                       
6096       	assign u_e7c7 = GenLcl_Req_Vld & ( Read | BeFull );
           	                                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (Sm_IDLE) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6098       	assign NullBeRdy = ~ ApbA_0_PSel & PEn;
           	<font color = "red">-1-</font>                                       
6099       	assign PRdy = ApbA_0_PSel & ApbA_0_PReady & PEn | NullBeRdy;
           <font color = "red">	==></font>
6100       	assign BeNull = GenLcl_Req_Be == 4'b0;
           <font color = "red">	==></font>
6101       	assign BeOk = BeFull | BeNull;
           <font color = "green">	==></font>
6102       	assign u_b9a5 = GenLcl_Req_Vld & ~ CntNull & ~ PSel & BeOk;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6130       	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	<font color = "red">-1-</font> 	                                  
6131       	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           <font color = "red">	==></font>
6132       	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           <font color = "red">	==></font>
6133       	,	.GenPrt_Req_Be( Gen_Req_Be )
           <font color = "green">	==></font>
6134       	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6154       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
6155       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
6156       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6161       	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2(
           	<font color = "green">-1-</font>                                           
6162       		.Dflt( GenLcl_Req_Vld & ~ CntNull & ~ PSel )
           <font color = "green">		==></font>
6163       	,	.I_00( GenLcl_Req_Vld )
           	<font color = "red">-2-</font> 	                       
6164       	,	.I_01( GenLcl_Rsp_Rdy & ~ CntNull & ~ PSel )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6169       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6170       			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
6171       		else if ( CntCe )
           		     <font color = "red">-2-</font>  
6172       			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6241       	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
           	<font color = "green">-1-</font>                                           
6242       		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
           <font color = "green">		==></font>
6243       	);
           	<font color = "red">-2-</font>  
6244       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6246       			GErr <= #1.0 ( 1'b0 );
           			<font color = "green">-1-</font>                      
6247       		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           <font color = "green">		==></font>
6248       			GErr <= #1.0 ( u_884c );
           			<font color = "red">-2-</font>                        
6249       	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6251       	);
           	<font color = "green">-1-</font>  
6252       	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
           <font color = "green">	==></font>
6253       		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		<font color = "red">-2-</font>                                   
6254       	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6279       	,	.GenPrt_Req_Opc( u_Req_Opc )
           	<font color = "green">-1-</font> 	                            
6280       	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           <font color = "green">	==></font>
6281       	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	<font color = "red">-2-</font> 	                                              
6282       	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6287       	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	<font color = "green">-1-</font> 	                            
6288       	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           <font color = "green">	==></font>
6289       	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	<font color = "red">-2-</font> 	                                  
6290       	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6295       	assign u_89_WR_IDLE = CntNull & ~ PSel & GenLcl_Rsp_Rdy;
           	<font color = "green">-1-</font>                                                        
6296       	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
           <font color = "green">	==></font>
6297       		.Clk( Sys_Clk )
           		<font color = "red">-2-</font>               
6298       	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_198726'>
<a name="inst_tag_198726_Line"></a>
<b>Line Coverage for Instance : <a href="mod602.html#inst_tag_198726" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>49</td><td>33</td><td>67.35</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>6098</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>6130</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>6154</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6161</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6169</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6241</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6246</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6251</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6279</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6287</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6295</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6308</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6092                    	assign BeFull = ( | GenLcl_Req_Be );
6093       1/1          	assign u_14e = GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull;
6094       1/1          	assign u_c602 = GenLcl_Rsp_Rdy &amp; ~ CntNull &amp; ~ PSel;
6095       1/1          	assign Read = GenLcl_Req_Opc == 3'b000;
6096       <font color = "red">0/1     ==>  	assign u_e7c7 = GenLcl_Req_Vld &amp; ( Read | BeFull );</font>
                        MISSING_ELSE
6097                    	assign ApbA_0_PReady = Apb_0_pready;
6098       1/1          	assign NullBeRdy = ~ ApbA_0_PSel &amp; PEn;
6099       <font color = "red">0/1     ==>  	assign PRdy = ApbA_0_PSel &amp; ApbA_0_PReady &amp; PEn | NullBeRdy;</font>
6100       <font color = "red">0/1     ==>  	assign BeNull = GenLcl_Req_Be == 4'b0;</font>
6101       1/1          	assign BeOk = BeFull | BeNull;
6102       <font color = "red">0/1     ==>  	assign u_b9a5 = GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeOk;</font>
6103                    	assign u_b081 = GenLcl_Rsp_Rdy &amp; ~ CntNull &amp; ~ PSel;
6104                    	assign u_825f = GenLcl_Req_Vld;
6105                    	assign ApbA_0_PRData = Apb_0_prdata;
6106                    	assign Sm_RD = CurState == 2'b01;
6107                    	assign GenLcl_Rsp_Last = CntNull;
6108                    	assign ApbA_0_PSlvErr = Apb_0_pslverr;
6109                    	assign PErr = ApbA_0_PSel &amp; ApbA_0_PSlvErr &amp; PRdy;
6110                    	assign u_394b = GErr;
6111                    	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
6112                    	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
6113                    		.GenLcl_Req_Addr( u_Req_Addr )
6114                    	,	.GenLcl_Req_Be( u_Req_Be )
6115                    	,	.GenLcl_Req_BurstType( u_Req_BurstType )
6116                    	,	.GenLcl_Req_Data( u_Req_Data )
6117                    	,	.GenLcl_Req_Last( u_Req_Last )
6118                    	,	.GenLcl_Req_Len1( u_Req_Len1 )
6119                    	,	.GenLcl_Req_Lock( u_Req_Lock )
6120                    	,	.GenLcl_Req_Opc( u_Req_Opc )
6121                    	,	.GenLcl_Req_Rdy( u_Req_Rdy )
6122                    	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
6123                    	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
6124                    	,	.GenLcl_Req_User( u_Req_User )
6125                    	,	.GenLcl_Req_Vld( u_Req_Vld )
6126                    	,	.GenLcl_Rsp_Data( u_Rsp_Data )
6127                    	,	.GenLcl_Rsp_Last( u_Rsp_Last )
6128                    	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
6129                    	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
6130       1/1          	,	.GenLcl_Rsp_Status( u_Rsp_Status )
6131       <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )</font>
6132       <font color = "red">0/1     ==>  	,	.GenPrt_Req_Addr( Gen_Req_Addr )</font>
6133       1/1          	,	.GenPrt_Req_Be( Gen_Req_Be )
6134       <font color = "red">0/1     ==>  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )</font>
6135                    	,	.GenPrt_Req_Data( Gen_Req_Data )
6136                    	,	.GenPrt_Req_Last( Gen_Req_Last )
6137                    	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
6138                    	,	.GenPrt_Req_Lock( Gen_Req_Lock )
6139                    	,	.GenPrt_Req_Opc( Gen_Req_Opc )
6140                    	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
6141                    	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
6142                    	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
6143                    	,	.GenPrt_Req_User( Gen_Req_User )
6144                    	,	.GenPrt_Req_Vld( Gen_Req_Vld )
6145                    	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
6146                    	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
6147                    	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
6148                    	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
6149                    	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
6150                    	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
6151                    	,	.Sys_Clk( Sys_Clk )
6152                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
6153                    	,	.Sys_Clk_En( Sys_Clk_En )
6154       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
6155       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
6156       1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
6157                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
6158                    	,	.Sys_Pwr_Idle( u_35_Idle )
6159                    	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
6160                    	);
6161       1/1          	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2(
6162       1/1          		.Dflt( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel )
6163       1/1          	,	.I_00( GenLcl_Req_Vld )
6164       <font color = "red">0/1     ==>  	,	.I_01( GenLcl_Rsp_Rdy &amp; ~ CntNull &amp; ~ PSel )</font>
                        MISSING_ELSE
6165                    	,	.O( CntCe )
6166                    	,	.Sel( CurState )
6167                    	);
6168                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6169       1/1          		if ( ! Sys_Clk_RstN )
6170       1/1          			Cnt &lt;= #1.0 ( 5'b0 );
6171       1/1          		else if ( CntCe )
6172       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );</font>
                        MISSING_ELSE
6173                    	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
6174                    		case ( CurState )
6175                    			2'b10   : PSelSetV = u_14e ;
6176                    			2'b01   : PSelSetV = u_c602 ;
6177                    			2'b0    : PSelSetV = u_e7c7 ;
6178                    			default : PSelSetV = 1'b0 ;
6179                    		endcase
6180                    	end
6181                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
6182                    		.Clk( Sys_Clk )
6183                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6184                    	,	.Clk_En( Sys_Clk_En )
6185                    	,	.Clk_EnS( Sys_Clk_EnS )
6186                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6187                    	,	.Clk_RstN( Sys_Clk_RstN )
6188                    	,	.Clk_Tm( Sys_Clk_Tm )
6189                    	,	.O( ApbA_0_PSel )
6190                    	,	.Reset( PRdy )
6191                    	,	.Set( PSelSetV )
6192                    	);
6193                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
6194                    		.Clk( Sys_Clk )
6195                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6196                    	,	.Clk_En( Sys_Clk_En )
6197                    	,	.Clk_EnS( Sys_Clk_EnS )
6198                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6199                    	,	.Clk_RstN( Sys_Clk_RstN )
6200                    	,	.Clk_Tm( Sys_Clk_Tm )
6201                    	,	.O( PEn )
6202                    	,	.Reset( PRdy )
6203                    	,	.Set( PSel )
6204                    	);
6205                    	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
6206                    		case ( CurState )
6207                    			2'b10   : PSelSet = u_b9a5 ;
6208                    			2'b01   : PSelSet = u_b081 ;
6209                    			2'b0    : PSelSet = u_825f ;
6210                    			default : PSelSet = 1'b0 ;
6211                    		endcase
6212                    	end
6213                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
6214                    		.Clk( Sys_Clk )
6215                    	,	.Clk_ClkS( Sys_Clk_ClkS )
6216                    	,	.Clk_En( Sys_Clk_En )
6217                    	,	.Clk_EnS( Sys_Clk_EnS )
6218                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6219                    	,	.Clk_RstN( Sys_Clk_RstN )
6220                    	,	.Clk_Tm( Sys_Clk_Tm )
6221                    	,	.O( PSel )
6222                    	,	.Reset( PRdy )
6223                    	,	.Set( PSelSet )
6224                    	);
6225                    	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
6226                    		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
6227                    	);
6228                    	assign uRdData1_caseSel = { ApbA_0_PSel } ;
6229                    	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
6230                    		case ( uRdData1_caseSel )
6231                    			1'b1    : RdData1 = ApbA_0_PRData ;
6232                    			default : RdData1 = 32'b0 ;
6233                    		endcase
6234                    	end
6235                    	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
6236                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6237                    		if ( ! Sys_Clk_RstN )
6238                    			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
6239                    		else if ( Sm_RD &amp; PRdy )
6240                    			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
6241       1/1          	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
6242       1/1          		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
6243       1/1          	);
6244       <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
6245                    		if ( ! Sys_Clk_RstN )
6246       1/1          			GErr &lt;= #1.0 ( 1'b0 );
6247       1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
6248       1/1          			GErr &lt;= #1.0 ( u_884c );
6249       <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(</font>
                        MISSING_ELSE
6250                    		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
6251       1/1          	);
6252       1/1          	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
6253       1/1          		.GenLcl_Req_Addr( GenLcl_Req_Addr )
6254       <font color = "red">0/1     ==>  	,	.GenLcl_Req_Be( GenLcl_Req_Be )</font>
                        MISSING_ELSE
6255                    	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
6256                    	,	.GenLcl_Req_Data( GenLcl_Req_Data )
6257                    	,	.GenLcl_Req_Last( GenLcl_Req_Last )
6258                    	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
6259                    	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
6260                    	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
6261                    	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
6262                    	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
6263                    	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
6264                    	,	.GenLcl_Req_User( GenLcl_Req_User )
6265                    	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
6266                    	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
6267                    	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
6268                    	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
6269                    	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
6270                    	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
6271                    	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
6272                    	,	.GenPrt_Req_Addr( u_Req_Addr )
6273                    	,	.GenPrt_Req_Be( u_Req_Be )
6274                    	,	.GenPrt_Req_BurstType( u_Req_BurstType )
6275                    	,	.GenPrt_Req_Data( u_Req_Data )
6276                    	,	.GenPrt_Req_Last( u_Req_Last )
6277                    	,	.GenPrt_Req_Len1( u_Req_Len1 )
6278                    	,	.GenPrt_Req_Lock( u_Req_Lock )
6279       1/1          	,	.GenPrt_Req_Opc( u_Req_Opc )
6280       1/1          	,	.GenPrt_Req_Rdy( u_Req_Rdy )
6281       1/1          	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
6282       <font color = "red">0/1     ==>  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )</font>
                        MISSING_ELSE
6283                    	,	.GenPrt_Req_User( u_Req_User )
6284                    	,	.GenPrt_Req_Vld( u_Req_Vld )
6285                    	,	.GenPrt_Rsp_Data( u_Rsp_Data )
6286                    	,	.GenPrt_Rsp_Last( u_Rsp_Last )
6287       1/1          	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
6288       1/1          	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
6289       1/1          	,	.GenPrt_Rsp_Status( u_Rsp_Status )
6290       <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )</font>
                        MISSING_ELSE
6291                    	);
6292                    	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
6293                    	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
6294                    	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6295       1/1          	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
6296       1/1          	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
6297       1/1          		.Clk( Sys_Clk )
6298       <font color = "red">0/1     ==>  	,	.Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
6299                    	,	.Clk_En( Sys_Clk_En )
6300                    	,	.Clk_EnS( Sys_Clk_EnS )
6301                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
6302                    	,	.Clk_RstN( Sys_Clk_RstN )
6303                    	,	.Clk_Tm( Sys_Clk_Tm )
6304                    	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
6305                    	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
6306                    	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
6307                    	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
6308       <font color = "grey">unreachable  </font>	,	.CurState( u_bdb6 )
6309       <font color = "grey">unreachable  </font>	,	.NextState( u_b9ec )
6310       <font color = "grey">unreachable  </font>	);
6311       <font color = "grey">unreachable  </font>	assign CurState = u_bdb6;
                   <font color = "red">==>  MISSING_ELSE</font>
6312       <font color = "grey">unreachable  </font>	assign Sm_IDLE = CurState == 2'b00;
6313       <font color = "grey">unreachable  </font>	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
6314       <font color = "grey">unreachable  </font>	assign ApbA_0_PAddr = { AddrW , 2'b00 };
6315                    	assign Apb_0_paddr = ApbA_0_PAddr;
                   <font color = "red">==>  MISSING_ELSE</font>
6316                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_198726_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod602.html#inst_tag_198726" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6035
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6096
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6171
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6237
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_198726_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod602.html#inst_tag_198726" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">140</td>
<td class="rt">4</td>
<td class="rt">2.86  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1810</td>
<td class="rt">13</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">905</td>
<td class="rt">9</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">905</td>
<td class="rt">4</td>
<td class="rt">0.44  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">11</td>
<td class="rt">2.23  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">7</td>
<td class="rt">2.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">4</td>
<td class="rt">1.62  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">101</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1316</td>
<td class="rt">2</td>
<td class="rt">0.15  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">658</td>
<td class="rt">2</td>
<td class="rt">0.30  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">658</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_394b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_825f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_884c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_IDLE_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_IDLE_WR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_RD_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_WR_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d0d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a1a5[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b081</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9a5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9ec[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdb6[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c602</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e7c7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrW[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrW1[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeNull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntNull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenIsIncr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NWord1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBeRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSelSet</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSelSetV</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Read</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SmPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SmPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StartCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WDCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrBe1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrData1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WriteEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRdData1_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_198726_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod602.html#inst_tag_198726" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">23</td>
<td class="rt">54.76 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6237</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">6093</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">6098</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">6130</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">6154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6161</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6169</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6241</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6246</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6251</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6279</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6287</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6295</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6035       	wire        BeNull                  ;
           	                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_394b) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6237       		if ( ! Sys_Clk_RstN )
           		                     
6238       			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           			                                  
6239       		else if ( Sm_RD & PRdy )
           		                        
6240       			GenLcl_Rsp_Data <= #1.0 ( RdData );
           			                                   
6241       	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
           	                                           
6242       		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
           		                                                                                      
6243       	);
           	  
6244       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6245       		if ( ! Sys_Clk_RstN )
           		                     
6246       			GErr <= #1.0 ( 1'b0 );
           			                      
6247       		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		                  <font color = "red">-1-</font>  
           		                  <font color = "green">==></font>  
           		                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6093       	assign u_14e = GenLcl_Req_Vld & ~ CntNull & ~ PSel & BeFull;
           	<font color = "green">-1-</font>                                                            
6094       	assign u_c602 = GenLcl_Rsp_Rdy & ~ CntNull & ~ PSel;
           <font color = "green">	==></font>
6095       	assign Read = GenLcl_Req_Opc == 3'b000;
           	<font color = "red">-2-</font>                                       
6096       	assign u_e7c7 = GenLcl_Req_Vld & ( Read | BeFull );
           	                                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (Sm_IDLE) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6098       	assign NullBeRdy = ~ ApbA_0_PSel & PEn;
           	<font color = "red">-1-</font>                                       
6099       	assign PRdy = ApbA_0_PSel & ApbA_0_PReady & PEn | NullBeRdy;
           <font color = "red">	==></font>
6100       	assign BeNull = GenLcl_Req_Be == 4'b0;
           <font color = "red">	==></font>
6101       	assign BeOk = BeFull | BeNull;
           <font color = "green">	==></font>
6102       	assign u_b9a5 = GenLcl_Req_Vld & ~ CntNull & ~ PSel & BeOk;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6130       	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	<font color = "red">-1-</font> 	                                  
6131       	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           <font color = "red">	==></font>
6132       	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           <font color = "red">	==></font>
6133       	,	.GenPrt_Req_Be( Gen_Req_Be )
           <font color = "green">	==></font>
6134       	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6154       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
6155       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
6156       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6161       	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2(
           	<font color = "green">-1-</font>                                           
6162       		.Dflt( GenLcl_Req_Vld & ~ CntNull & ~ PSel )
           <font color = "green">		==></font>
6163       	,	.I_00( GenLcl_Req_Vld )
           	<font color = "red">-2-</font> 	                       
6164       	,	.I_01( GenLcl_Rsp_Rdy & ~ CntNull & ~ PSel )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6169       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6170       			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
6171       		else if ( CntCe )
           		     <font color = "red">-2-</font>  
6172       			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6241       	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
           	<font color = "green">-1-</font>                                           
6242       		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
           <font color = "green">		==></font>
6243       	);
           	<font color = "red">-2-</font>  
6244       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6246       			GErr <= #1.0 ( 1'b0 );
           			<font color = "green">-1-</font>                      
6247       		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           <font color = "green">		==></font>
6248       			GErr <= #1.0 ( u_884c );
           			<font color = "red">-2-</font>                        
6249       	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6251       	);
           	<font color = "green">-1-</font>  
6252       	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
           <font color = "green">	==></font>
6253       		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		<font color = "red">-2-</font>                                   
6254       	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6279       	,	.GenPrt_Req_Opc( u_Req_Opc )
           	<font color = "green">-1-</font> 	                            
6280       	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           <font color = "green">	==></font>
6281       	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	<font color = "red">-2-</font> 	                                              
6282       	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6287       	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	<font color = "green">-1-</font> 	                            
6288       	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           <font color = "green">	==></font>
6289       	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	<font color = "red">-2-</font> 	                                  
6290       	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6295       	assign u_89_WR_IDLE = CntNull & ~ PSel & GenLcl_Rsp_Rdy;
           	<font color = "green">-1-</font>                                                        
6296       	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
           <font color = "green">	==></font>
6297       		.Clk( Sys_Clk )
           		<font color = "red">-2-</font>               
6298       	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_198724">
    <li>
      <a href="#inst_tag_198724_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_198724_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_198724_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_198724_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_198725">
    <li>
      <a href="#inst_tag_198725_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_198725_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_198725_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_198725_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_198726">
    <li>
      <a href="#inst_tag_198726_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_198726_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_198726_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_198726_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
