###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        59027   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        45655   # Number of read row buffer hits
num_read_cmds                  =        59027   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        13381   # Number of ACT commands
num_pre_cmds                   =        13364   # Number of PRE commands
num_ondemand_pres              =         2462   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6539098   # Cyles of rank active rank.0
rank_active_cycles.1           =      5956807   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3460902   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4043193   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        52244   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          153   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           56   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           24   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           18   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           13   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            3   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6499   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        32240   # Read request latency (cycles)
read_latency[40-59]            =        14827   # Read request latency (cycles)
read_latency[60-79]            =         4538   # Read request latency (cycles)
read_latency[80-99]            =         1173   # Read request latency (cycles)
read_latency[100-119]          =          944   # Read request latency (cycles)
read_latency[120-139]          =          724   # Read request latency (cycles)
read_latency[140-159]          =          442   # Read request latency (cycles)
read_latency[160-179]          =          367   # Read request latency (cycles)
read_latency[180-199]          =          284   # Read request latency (cycles)
read_latency[200-]             =         3488   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.37997e+08   # Read energy
act_energy                     =  3.66104e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.66123e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.94073e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   4.0804e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.71705e+09   # Active standby energy rank.1
average_read_latency           =      67.3097   # Average read request latency (cycles)
average_interarrival           =      169.401   # Average request interarrival latency (cycles)
total_energy                   =  1.23787e+10   # Total energy (pJ)
average_power                  =      1237.87   # Average power (mW)
average_bandwidth              =     0.503697   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        59017   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        45620   # Number of read row buffer hits
num_read_cmds                  =        59017   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        13417   # Number of ACT commands
num_pre_cmds                   =        13403   # Number of PRE commands
num_ondemand_pres              =         2411   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6220860   # Cyles of rank active rank.0
rank_active_cycles.1           =      6137864   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3779140   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3862136   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        52299   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          158   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           65   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           28   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           17   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           11   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            4   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            5   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            1   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6419   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        32044   # Read request latency (cycles)
read_latency[40-59]            =        14910   # Read request latency (cycles)
read_latency[60-79]            =         4769   # Read request latency (cycles)
read_latency[80-99]            =         1187   # Read request latency (cycles)
read_latency[100-119]          =          907   # Read request latency (cycles)
read_latency[120-139]          =          683   # Read request latency (cycles)
read_latency[140-159]          =          440   # Read request latency (cycles)
read_latency[160-179]          =          352   # Read request latency (cycles)
read_latency[180-199]          =          314   # Read request latency (cycles)
read_latency[200-]             =         3411   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.37957e+08   # Read energy
act_energy                     =  3.67089e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.81399e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.85383e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.88182e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.83003e+09   # Active standby energy rank.1
average_read_latency           =       62.176   # Average read request latency (cycles)
average_interarrival           =      169.429   # Average request interarrival latency (cycles)
total_energy                   =   1.2359e+10   # Total energy (pJ)
average_power                  =       1235.9   # Average power (mW)
average_bandwidth              =     0.503612   # Average bandwidth
