Project Information                               c:\booksoft\apende\scomp.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 06/30/2001 14:04:59

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

scomp     EPF10K10TC144-3  2      56     0    4096      66 %    151      26 %

User Pins:                 2      56     0  



Project Information                               c:\booksoft\apende\scomp.rpt

** EMBEDDED ARRAYS **


|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|content: MEMORY (
               width        =   16;
               depth        =  256;
               segmentsize  =  256;
               mode         = MEM_INITIALIZED#MEM_REG_DATAIN_CLK0;
               file         = "program.mif";
         )
         OF SEGMENTS (
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_15,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_14,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_13,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_12,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_11,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_10,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_9,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_8,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_7,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_6,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_5,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_4,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_3,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_2,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_1,
               |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_0
);




Project Information                               c:\booksoft\apende\scomp.rpt

** FILE HIERARCHY **



|lpm_add_sub:625|
|lpm_add_sub:625|addcore:adder|
|lpm_add_sub:625|altshift:result_ext_latency_ffs|
|lpm_add_sub:625|altshift:carry_ext_latency_ffs|
|lpm_add_sub:625|altshift:oflow_ext_latency_ffs|
|lpm_ram_dq:LPM_RAM_DQ_component|
|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|
|lpm_add_sub:627|
|lpm_add_sub:627|addcore:adder|
|lpm_add_sub:627|altshift:result_ext_latency_ffs|
|lpm_add_sub:627|altshift:carry_ext_latency_ffs|
|lpm_add_sub:627|altshift:oflow_ext_latency_ffs|


Device-Specific Information:                      c:\booksoft\apende\scomp.rpt
scomp

***** Logic for device 'scomp' compiled without errors.




Device: EPF10K10TC144-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF

                                                                                                         
                                                                                                  m      
                                                                                                  e      
                                                                                                  m      
                                                                                                  o      
                                      i                                         i                 r      
                                      n                                         n                 y      
                                      s                                         s                 _      
                                      t                                         t                 d      
                                      r                                         r                 a      
                                      u                                         u             p   t      
                                      c                                         c             r   a      
                                      t                                         t             o   _      
                                      i                                         i             g   r      
                                      o                     r                   o             r   e      
                                      n                     e   r               n             a   g      
                                      _                     g   e               _             m   i      
                                      r                     i   g               r             _   s      
                                R R R e R   R R R R   R R R s   i           R R e R R R R   R c R t R R  
                                E E E g E   E E E E   E E E t   s           E E g E E E E   E o E e E E  
                                S S S i S   S S S S   S S S e   t G G G G V S S i S S S S   S u S r S S  
                                E E E s E G E E E E V E E E r G e N N N N C E E s E E E E V E n E _ E E  
                                R R R t R N R R R R C R R R _ N r D D D D C R R t R R R R C R t R o R R  
                                V V V e V D V V V V C V V V A D _ I I I I I V V e V V V V C V e V u V V  
                                E E E r E I E E E E I E E E 1 I A N N N N N E E r E E E E I E r E t E E  
                                D D D 9 D O D D D D O D D D 0 O 9 T T T T T D D 8 D D D D O D 3 D 3 D D  
                              --------------------------------------------------------------------------_ 
                             / 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110   |_ 
                            /    143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109    | 
                      #TCK |  1                                                                         108 | ^DATA0 
                ^CONF_DONE |  2                                                                         107 | ^DCLK 
                     ^nCEO |  3                                                                         106 | ^nCE 
                      #TDO |  4                                                                         105 | #TDI 
                     VCCIO |  5                                                                         104 | GNDIO 
                    VCCINT |  6                                                                         103 | GNDINT 
    instruction_register10 |  7                                                                         102 | register_A5 
 memory_data_register_out8 |  8                                                                         101 | register_A12 
               register_A7 |  9                                                                         100 | instruction_register13 
memory_data_register_out15 | 10                                                                          99 | register_A11 
    instruction_register12 | 11                                                                          98 | register_A8 
 memory_data_register_out6 | 12                                                                          97 | register_A4 
memory_data_register_out12 | 13                                                                          96 | register_A3 
memory_data_register_out11 | 14                                                                          95 | register_A6 
                     GNDIO | 15                                                                          94 | VCCIO 
                    GNDINT | 16                                                                          93 | VCCINT 
     instruction_register3 | 17                                                                          92 | program_counter7 
     instruction_register6 | 18                                                                          91 | program_counter1 
    instruction_register14 | 19                             EPF10K10TC144-3                              90 | instruction_register1 
          program_counter5 | 20                                                                          89 | instruction_register5 
     instruction_register2 | 21                                                                          88 | program_counter2 
    instruction_register15 | 22                                                                          87 | program_counter4 
     instruction_register7 | 23                                                                          86 | program_counter6 
                     VCCIO | 24                                                                          85 | GNDIO 
                    VCCINT | 25                                                                          84 | GNDINT 
                  RESERVED | 26                                                                          83 | register_A14 
 memory_data_register_out1 | 27                                                                          82 | memory_data_register_out14 
 memory_data_register_out7 | 28                                                                          81 | register_A1 
memory_data_register_out13 | 29                                                                          80 | memory_data_register_out4 
 memory_data_register_out9 | 30                                                                          79 | register_A15 
 memory_data_register_out2 | 31                                                                          78 | register_A2 
memory_data_register_out10 | 32                                                                          77 | ^MSEL0 
 memory_data_register_out0 | 33                                                                          76 | ^MSEL1 
                      #TMS | 34                                                                          75 | VCCINT 
                  ^nSTATUS | 35                                                                          74 | ^nCONFIG 
                  RESERVED | 36                                                                          73 | RESERVED 
                           |      38  40  42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  _| 
                            \   37  39  41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71   | 
                             \--------------------------------------------------------------------------- 
                                R R R G R R R R V R R R R G R V V r c G G G m i V p r i R G R R r i V R  
                                E E E N E E E E C E E E E N E C C e l N N N e n C r e n E N E E e n C E  
                                S S S D S S S S C S S S S D S C C s o D D D m s C o g s S D S S g s C S  
                                E E E I E E E E I E E E E I E I I e c I I I o t I g i t E I E E i t I E  
                                R R R O R R R R O R R R R O R N N t k N N N r r O r s r R O R R s r O R  
                                V V V   V V V V   V V V V   V T T     T T T y u   a t u V   V V t u   V  
                                E E E   E E E E   E E E E   E               _ c   m e c E   E E e c   E  
                                D D D   D D D D   D D D D   D               d t   _ r t D   D D r t   D  
                                                                            a i   c _ i         _ i      
                                                                            t o   o A o         A o      
                                                                            a n   u 0 n         1 n      
                                                                            _ _   n   _         3 _      
                                                                            r r   t   r           r      
                                                                            e e   e   e           e      
                                                                            g g   r   g           g      
                                                                            i i   0   i           i      
                                                                            s s       s           s      
                                                                            t t       t           t      
                                                                            e e       e           e      
                                                                            r r       r           r      
                                                                            _ 0       4           1      
                                                                            o                     1      
                                                                            u                            
                                                                            t                            
                                                                            5                            
                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                      c:\booksoft\apende\scomp.rpt
scomp

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A3       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2       7/22( 31%)   
A5       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       1/22(  4%)   
A6       8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    1/2    0/2      10/22( 45%)   
A7       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       7/22( 31%)   
A8       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       7/22( 31%)   
A10      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       3/22( 13%)   
A12      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       7/22( 31%)   
A14      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2       7/22( 31%)   
B2       8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      13/22( 59%)   
B3       5/ 8( 62%)   1/ 8( 12%)   3/ 8( 37%)    1/2    1/2       9/22( 40%)   
B4       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      12/22( 54%)   
B5       8/ 8(100%)   3/ 8( 37%)   8/ 8(100%)    0/2    0/2       4/22( 18%)   
B6       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      11/22( 50%)   
B7       8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       9/22( 40%)   
B8       8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      15/22( 68%)   
B10      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      11/22( 50%)   
B11      8/ 8(100%)   4/ 8( 50%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
B12      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    1/2      13/22( 59%)   
B22      8/ 8(100%)   1/ 8( 12%)   6/ 8( 75%)    1/2    1/2       8/22( 36%)   
C7       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       9/22( 40%)   
C12      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       8/22( 36%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
A25      8/8 (100%)   6/8 ( 75%)   8/8 (100%)    1/2    2/2      17/22( 77%)   
C25      8/8 (100%)   8/8 (100%)   8/8 (100%)    1/2    2/2      17/22( 77%)   


Total dedicated input pins used:                 2/6      ( 33%)
Total I/O pins used:                            56/96     ( 58%)
Total logic cells used:                        151/576    ( 26%)
Total embedded cells used:                      16/24     ( 66%)
Total EABs used:                                 2/3      ( 66%)
Average fan-in:                                 3.64/4    ( 91%)
Total fan-in:                                 551/2304    ( 23%)

Total input pins required:                       2
Total input I/O cell registers required:         0
Total output pins required:                     56
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    151
Total flipflops required:                       53
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        50/ 576   (  8%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      0   0   8   0   1   8   8   8   0   1   0   8   8   0   8   0   0   0   0   0   0   0   0   0   0     50/8  
 B:      0   8   5   8   8   8   8   8   0   8   8   8   0   0   0   0   0   0   0   0   0   0   8   0   0     85/0  
 C:      0   0   0   0   0   0   8   0   0   0   0   8   8   0   0   0   0   0   0   0   0   0   0   0   0     16/8  

Total:   0   8  13   8   9  16  24  16   0   9   8  24  16   0   8   0   0   0   0   0   0   0   8   0   0    151/16 



Device-Specific Information:                      c:\booksoft\apende\scomp.rpt
scomp

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  55      -     -    -    --      INPUT  G             0    0    0    0  clock
  54      -     -    -    --      INPUT  G             0    0    0    1  reset


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                      c:\booksoft\apende\scomp.rpt
scomp

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  60      -     -    -    12     OUTPUT                0    1    0    0  instruction_register0
  90      -     -    B    --     OUTPUT                0    1    0    0  instruction_register1
  21      -     -    B    --     OUTPUT                0    1    0    0  instruction_register2
  17      -     -    B    --     OUTPUT                0    1    0    0  instruction_register3
  64      -     -    -    10     OUTPUT                0    1    0    0  instruction_register4
  89      -     -    B    --     OUTPUT                0    1    0    0  instruction_register5
  18      -     -    B    --     OUTPUT                0    1    0    0  instruction_register6
  23      -     -    B    --     OUTPUT                0    1    0    0  instruction_register7
 120      -     -    -    09     OUTPUT                0    1    0    0  instruction_register8
 141      -     -    -    22     OUTPUT                0    1    0    0  instruction_register9
   7      -     -    A    --     OUTPUT                0    1    0    0  instruction_register10
  70      -     -    -    05     OUTPUT                0    1    0    0  instruction_register11
  11      -     -    A    --     OUTPUT                0    1    0    0  instruction_register12
 100      -     -    A    --     OUTPUT                0    1    0    0  instruction_register13
  19      -     -    B    --     OUTPUT                0    1    0    0  instruction_register14
  22      -     -    B    --     OUTPUT                0    1    0    0  instruction_register15
  33      -     -    C    --     OUTPUT                0    1    0    0  memory_data_register_out0
  27      -     -    C    --     OUTPUT                0    1    0    0  memory_data_register_out1
  31      -     -    C    --     OUTPUT                0    1    0    0  memory_data_register_out2
 111      -     -    -    02     OUTPUT                0    1    0    0  memory_data_register_out3
  80      -     -    C    --     OUTPUT                0    1    0    0  memory_data_register_out4
  59      -     -    -    12     OUTPUT                0    1    0    0  memory_data_register_out5
  12      -     -    A    --     OUTPUT                0    1    0    0  memory_data_register_out6
  28      -     -    C    --     OUTPUT                0    1    0    0  memory_data_register_out7
   8      -     -    A    --     OUTPUT                0    1    0    0  memory_data_register_out8
  30      -     -    C    --     OUTPUT                0    1    0    0  memory_data_register_out9
  32      -     -    C    --     OUTPUT                0    1    0    0  memory_data_register_out10
  14      -     -    A    --     OUTPUT                0    1    0    0  memory_data_register_out11
  13      -     -    A    --     OUTPUT                0    1    0    0  memory_data_register_out12
  29      -     -    C    --     OUTPUT                0    1    0    0  memory_data_register_out13
  82      -     -    C    --     OUTPUT                0    1    0    0  memory_data_register_out14
  10      -     -    A    --     OUTPUT                0    1    0    0  memory_data_register_out15
  62      -     -    -    11     OUTPUT                0    1    0    0  program_counter0
  91      -     -    B    --     OUTPUT                0    1    0    0  program_counter1
  88      -     -    B    --     OUTPUT                0    1    0    0  program_counter2
 113      -     -    -    03     OUTPUT                0    1    0    0  program_counter3
  87      -     -    B    --     OUTPUT                0    1    0    0  program_counter4
  20      -     -    B    --     OUTPUT                0    1    0    0  program_counter5
  86      -     -    B    --     OUTPUT                0    1    0    0  program_counter6
  92      -     -    B    --     OUTPUT                0    1    0    0  program_counter7
  63      -     -    -    11     OUTPUT                0    1    0    0  register_A0
  81      -     -    C    --     OUTPUT                0    1    0    0  register_A1
  78      -     -    C    --     OUTPUT                0    1    0    0  register_A2
  96      -     -    A    --     OUTPUT                0    1    0    0  register_A3
  97      -     -    A    --     OUTPUT                0    1    0    0  register_A4
 102      -     -    A    --     OUTPUT                0    1    0    0  register_A5
  95      -     -    A    --     OUTPUT                0    1    0    0  register_A6
   9      -     -    A    --     OUTPUT                0    1    0    0  register_A7
  98      -     -    A    --     OUTPUT                0    1    0    0  register_A8
 128      -     -    -    13     OUTPUT                0    1    0    0  register_A9
 130      -     -    -    14     OUTPUT                0    1    0    0  register_A10
  99      -     -    A    --     OUTPUT                0    1    0    0  register_A11
 101      -     -    A    --     OUTPUT                0    1    0    0  register_A12
  69      -     -    -    06     OUTPUT                0    1    0    0  register_A13
  83      -     -    C    --     OUTPUT                0    1    0    0  register_A14
  79      -     -    C    --     OUTPUT                0    1    0    0  register_A15


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:                      c:\booksoft\apende\scomp.rpt
scomp

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      5     -    C    12        OR2                0    4    0    2  |lpm_add_sub:625|addcore:adder|pcarry1
   -      1     -    C    12        OR2                0    3    0    2  |lpm_add_sub:625|addcore:adder|pcarry2
   -      3     -    A    12        OR2                0    3    0    2  |lpm_add_sub:625|addcore:adder|pcarry3
   -      8     -    A    12        OR2                0    3    0    2  |lpm_add_sub:625|addcore:adder|pcarry4
   -      5     -    A    08        OR2                0    3    0    2  |lpm_add_sub:625|addcore:adder|pcarry5
   -      4     -    A    08        OR2                0    3    0    2  |lpm_add_sub:625|addcore:adder|pcarry6
   -      4     -    A    07        OR2                0    3    0    2  |lpm_add_sub:625|addcore:adder|pcarry7
   -      6     -    A    07        OR2                0    3    0    2  |lpm_add_sub:625|addcore:adder|pcarry8
   -      6     -    A    14        OR2                0    3    0    2  |lpm_add_sub:625|addcore:adder|pcarry9
   -      1     -    A    14        OR2                0    3    0    2  |lpm_add_sub:625|addcore:adder|pcarry10
   -      6     -    A    03        OR2                0    3    0    2  |lpm_add_sub:625|addcore:adder|pcarry11
   -      1     -    A    03        OR2                0    3    0    2  |lpm_add_sub:625|addcore:adder|pcarry12
   -      2     -    C    07        OR2                0    3    0    2  |lpm_add_sub:625|addcore:adder|pcarry13
   -      6     -    C    07        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|pcarry14
   -      4     -    C    12        OR2                0    4    0    1  |lpm_add_sub:625|addcore:adder|:178
   -      7     -    C    12        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|:179
   -      1     -    A    12        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|:180
   -      4     -    A    12        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|:181
   -      2     -    A    08        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|:182
   -      6     -    A    08        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|:183
   -      1     -    A    07        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|:184
   -      7     -    A    07        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|:185
   -      4     -    A    14        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|:186
   -      7     -    A    14        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|:187
   -      3     -    A    03        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|:188
   -      7     -    A    03        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|:189
   -      4     -    A    06        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|:190
   -      3     -    C    07        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|:191
   -      7     -    C    07        OR2                0    3    0    1  |lpm_add_sub:625|addcore:adder|:192
   -      6     -    B    04       AND2                0    3    0    1  |lpm_add_sub:627|addcore:adder|:125
   -      4     -    B    04       AND2                0    4    0    4  |lpm_add_sub:627|addcore:adder|:129
   -      3     -    B    07       AND2                0    3    0    1  |lpm_add_sub:627|addcore:adder|:137
   -      5     -    B    07       AND2                0    4    0    1  |lpm_add_sub:627|addcore:adder|:141
   -      7     -    B    06        OR2                0    3    0    1  |lpm_add_sub:627|addcore:adder|:150
   -      8     -    B    10        OR2                0    3    0    1  |lpm_add_sub:627|addcore:adder|:153
   -      -     1    C    --   MEM_SGMT                0   10    1    5  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_0
   -      -     8    C    --   MEM_SGMT                0   10    1    4  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_1
   -      -     3    C    --   MEM_SGMT                0   10    1    4  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_2
   -      -     4    A    --   MEM_SGMT                0   10    1    4  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_3
   -      -     6    A    --   MEM_SGMT                0   10    1    4  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_4
   -      -     2    A    --   MEM_SGMT                0   10    1    4  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_5
   -      -     1    A    --   MEM_SGMT                0   10    1    4  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_6
   -      -     3    A    --   MEM_SGMT                0   10    1    4  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_7
   -      -     5    A    --   MEM_SGMT                0   10    1    4  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_8
   -      -     5    C    --   MEM_SGMT                0   10    1    4  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_9
   -      -     2    C    --   MEM_SGMT                0   10    1    4  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_10
   -      -     7    A    --   MEM_SGMT                0   10    1    4  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_11
   -      -     8    A    --   MEM_SGMT                0   10    1    4  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_12
   -      -     4    C    --   MEM_SGMT                0   10    1    4  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_13
   -      -     6    C    --   MEM_SGMT                0   10    1    4  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_14
   -      -     7    C    --   MEM_SGMT                0   10    1    3  |lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_15
   -      1     -    A    05       SOFT    s   !       1    0    0   49  reset~1
   -      4     -    B    08       AND2                0    4    0    2  :59
   -      5     -    B    05        OR2        !       0    4    0   26  :66
   -      6     -    B    05       AND2                0    4    0   15  :74
   -      8     -    B    05       AND2                0    4    0   18  :103
   -      7     -    B    05       AND2                0    4    0   12  :116
   -      1     -    B    05        OR2        !       0    4    0    2  :129
   -      4     -    B    05       AND2                0    4    0    3  :142
   -      2     -    B    05       AND2                0    4    0   18  :155
   -      3     -    B    05       AND2                0    4    0   20  :168
   -      5     -    B    02       AND2    s           0    4    0    1  ~189~1
   -      1     -    B    02        OR2    s           0    4    0    8  ~199~1
   -      5     -    B    12        OR2    s           0    3    0    1  ~199~2
   -      6     -    B    12        OR2    s           0    4    0    1  ~199~3
   -      7     -    B    12        OR2    s           0    3    0    1  ~200~1
   -      8     -    B    12        OR2    s           0    4    0    1  ~200~2
   -      5     -    B    08        OR2    s           0    3    0    1  ~201~1
   -      7     -    B    08        OR2    s           0    4    0    1  ~201~2
   -      3     -    B    10        OR2    s           0    3    0    1  ~202~1
   -      5     -    B    10        OR2    s           0    4    0    1  ~202~2
   -      3     -    B    04        OR2    s           0    3    0    1  ~203~1
   -      5     -    B    04        OR2    s           0    4    0    1  ~203~2
   -      6     -    B    02        OR2    s           0    3    0    1  ~204~1
   -      7     -    B    02        OR2    s           0    4    0    1  ~204~2
   -      2     -    B    06        OR2    s           0    3    0    1  ~205~1
   -      4     -    B    06        OR2    s           0    4    0    1  ~205~2
   -      2     -    B    11        OR2    s           0    3    0    1  ~206~1
   -      6     -    B    11        OR2    s           0    4    0    1  ~206~2
   -      2     -    B    12       DFFE   +            0    4    0   17  memory_address_register7 (:207)
   -      1     -    B    12       DFFE   +            0    4    0   17  memory_address_register6 (:208)
   -      1     -    B    08       DFFE   +            0    4    0   17  memory_address_register5 (:209)
   -      1     -    B    10       DFFE   +            0    4    0   17  memory_address_register4 (:210)
   -      2     -    B    04       DFFE   +            0    4    0   17  memory_address_register3 (:211)
   -      2     -    B    02       DFFE   +            0    4    0   17  memory_address_register2 (:212)
   -      8     -    B    06       DFFE   +            0    4    0   17  memory_address_register1 (:213)
   -      1     -    B    11       DFFE   +            0    4    0   17  memory_address_register0 (:214)
   -      6     -    B    08        OR2                0    3    0   18  :280
   -      8     -    C    07        OR2    s           0    4    0    1  ~298~1
   -      4     -    C    07        OR2    s           0    4    0    1  ~299~1
   -      5     -    A    06        OR2    s           0    4    0    1  ~300~1
   -      8     -    A    03        OR2    s           0    4    0    1  ~301~1
   -      5     -    A    03        OR2    s           0    4    0    1  ~302~1
   -      8     -    A    14        OR2    s           0    4    0    1  ~303~1
   -      5     -    A    14        OR2    s           0    4    0    1  ~304~1
   -      8     -    A    07        OR2    s           0    4    0    1  ~305~1
   -      2     -    A    07        OR2    s           0    4    0    1  ~306~1
   -      7     -    A    08        OR2    s           0    4    0    1  ~307~1
   -      3     -    A    08        OR2    s           0    4    0    1  ~308~1
   -      5     -    A    12        OR2    s           0    4    0    1  ~309~1
   -      2     -    A    12        OR2    s           0    4    0    1  ~310~1
   -      8     -    C    12        OR2    s           0    4    0    1  ~311~1
   -      3     -    C    12        OR2    s           0    4    0    1  ~312~1
   -      7     -    B    11        OR2    s           0    4    0    1  ~313~1
   -      5     -    C    07       DFFE   +            0    4    1    3  :314
   -      1     -    C    07       DFFE   +            0    4    1    4  :315
   -      6     -    A    06       DFFE   +            0    4    1    4  :316
   -      2     -    A    03       DFFE   +            0    4    1    4  :317
   -      4     -    A    03       DFFE   +            0    4    1    4  :318
   -      2     -    A    14       DFFE   +            0    4    1    4  :319
   -      3     -    A    14       DFFE   +            0    4    1    4  :320
   -      5     -    A    07       DFFE   +            0    4    1    4  :321
   -      3     -    A    07       DFFE   +            0    4    1    4  :322
   -      8     -    A    08       DFFE   +            0    4    1    4  :323
   -      1     -    A    08       DFFE   +            0    4    1    4  :324
   -      6     -    A    12       DFFE   +            0    4    1    4  :325
   -      7     -    A    12       DFFE   +            0    4    1    4  :326
   -      6     -    C    12       DFFE   +            0    4    1    4  :327
   -      2     -    C    12       DFFE   +            0    4    1    4  :328
   -      3     -    B    11       DFFE   +            0    4    1    4  :329
   -      4     -    B    02        OR2    s           0    3    0    2  ~365~1
   -      5     -    B    03        OR2    s           0    3    0    1  ~365~2
   -      2     -    B    03       DFFE   +            0    3    0   16  memory_write (:366)
   -      6     -    B    22       DFFE   +            0    3    1    2  :418
   -      2     -    B    22       DFFE   +            0    3    1    2  :419
   -      3     -    A    06       DFFE   +            0    3    1    1  :420
   -      8     -    A    06       DFFE   +            0    3    1    1  :421
   -      7     -    A    06       DFFE   +            0    3    1    1  :422
   -      1     -    A    06       DFFE   +            0    3    1    1  :423
   -      4     -    B    22       DFFE   +            0    3    1    2  :424
   -      4     -    A    10       DFFE   +            0    3    1    2  :425
   -      7     -    B    07       DFFE   +            0    3    1    2  :426
   -      2     -    B    07       DFFE   +            0    3    1    2  :427
   -      8     -    B    08       DFFE   +            0    3    1    2  :428
   -      2     -    B    10       DFFE   +            0    3    1    2  :429
   -      1     -    B    04       DFFE   +            0    3    1    2  :430
   -      8     -    B    02       DFFE   +            0    3    1    2  :431
   -      3     -    B    06       DFFE   +            0    3    1    2  :432
   -      5     -    B    11       DFFE   +            0    3    1    2  :433
   -      2     -    A    06       AND2    s           0    4    0    2  ~462~1
   -      5     -    B    22       AND2    s           0    4    0    3  ~475~1
   -      7     -    B    22       AND2    s           0    4    0    3  ~488~1
   -      8     -    B    22        OR2                0    3    0    1  :508
   -      3     -    B    22        OR2                0    3    0    1  :514
   -      1     -    B    03       AND2    s           0    2    0   11  ~538~1
   -      4     -    B    12        OR2    s           0    4    0    1  ~545~1
   -      1     -    B    22       DFFE   +            0    3    0    9  state3 (:546)
   -      3     -    B    03       DFFE   +            0    4    0    9  state2 (:547)
   -      4     -    B    03       DFFE   +            0    3    0    9  state1 (:548)
   -      3     -    B    12       DFFE   +            0    4    0    9  state0 (:549)
   -      2     -    B    08       AND2        !       0    3    0    8  :575
   -      6     -    B    07        OR2    s           0    4    0    1  ~585~1
   -      4     -    B    07        OR2    s           0    4    0    1  ~586~1
   -      3     -    B    08        OR2    s           0    4    0    1  ~587~1
   -      7     -    B    10        OR2    s           0    4    0    1  ~588~1
   -      7     -    B    04        OR2    s           0    4    0    1  ~589~1
   -      3     -    B    02        OR2    s           0    4    0    1  ~590~1
   -      5     -    B    06        OR2    s           0    4    0    1  ~591~1
   -      8     -    B    11        OR2    s           0    3    0    1  ~592~1
   -      1     -    B    07       DFFE   +            0    4    1    2  :593
   -      8     -    B    07       DFFE   +            0    4    1    3  :594
   -      4     -    B    10       DFFE   +            0    4    1    5  :595
   -      6     -    B    10       DFFE   +            0    4    1    5  :596
   -      8     -    B    04       DFFE   +            0    4    1    3  :597
   -      6     -    B    06       DFFE   +            0    4    1    5  :598
   -      1     -    B    06       DFFE   +            0    4    1    5  :599
   -      4     -    B    11       DFFE   +            0    4    1    6  :600


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:                      c:\booksoft\apende\scomp.rpt
scomp

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      21/ 96( 21%)    21/ 48( 43%)     2/ 48(  4%)    0/16(  0%)     16/16(100%)     0/16(  0%)
B:      25/ 96( 26%)    24/ 48( 50%)     3/ 48(  6%)    0/16(  0%)     14/16( 87%)     0/16(  0%)
C:      16/ 96( 16%)    16/ 48( 33%)     0/ 48(  0%)    0/16(  0%)     13/16( 81%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
03:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
04:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
06:      5/24( 20%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
07:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
10:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      4/24( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
12:      4/24( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
13:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
14:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      9/24( 37%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:                      c:\booksoft\apende\scomp.rpt
scomp

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       69         clock


Device-Specific Information:                      c:\booksoft\apende\scomp.rpt
scomp

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT        5         reset


Device-Specific Information:                      c:\booksoft\apende\scomp.rpt
scomp

** EQUATIONS **

clock    : INPUT;
reset    : INPUT;

-- Node name is 'instruction_register0' 
-- Equation name is 'instruction_register0', type is output 
instruction_register0 =  _LC5_B11;

-- Node name is 'instruction_register1' 
-- Equation name is 'instruction_register1', type is output 
instruction_register1 =  _LC3_B6;

-- Node name is 'instruction_register2' 
-- Equation name is 'instruction_register2', type is output 
instruction_register2 =  _LC8_B2;

-- Node name is 'instruction_register3' 
-- Equation name is 'instruction_register3', type is output 
instruction_register3 =  _LC1_B4;

-- Node name is 'instruction_register4' 
-- Equation name is 'instruction_register4', type is output 
instruction_register4 =  _LC2_B10;

-- Node name is 'instruction_register5' 
-- Equation name is 'instruction_register5', type is output 
instruction_register5 =  _LC8_B8;

-- Node name is 'instruction_register6' 
-- Equation name is 'instruction_register6', type is output 
instruction_register6 =  _LC2_B7;

-- Node name is 'instruction_register7' 
-- Equation name is 'instruction_register7', type is output 
instruction_register7 =  _LC7_B7;

-- Node name is 'instruction_register8' 
-- Equation name is 'instruction_register8', type is output 
instruction_register8 =  _LC4_A10;

-- Node name is 'instruction_register9' 
-- Equation name is 'instruction_register9', type is output 
instruction_register9 =  _LC4_B22;

-- Node name is 'instruction_register10' 
-- Equation name is 'instruction_register10', type is output 
instruction_register10 =  _LC1_A6;

-- Node name is 'instruction_register11' 
-- Equation name is 'instruction_register11', type is output 
instruction_register11 =  _LC7_A6;

-- Node name is 'instruction_register12' 
-- Equation name is 'instruction_register12', type is output 
instruction_register12 =  _LC8_A6;

-- Node name is 'instruction_register13' 
-- Equation name is 'instruction_register13', type is output 
instruction_register13 =  _LC3_A6;

-- Node name is 'instruction_register14' 
-- Equation name is 'instruction_register14', type is output 
instruction_register14 =  _LC2_B22;

-- Node name is 'instruction_register15' 
-- Equation name is 'instruction_register15', type is output 
instruction_register15 =  _LC6_B22;

-- Node name is ':214' = 'memory_address_register0' 
-- Equation name is 'memory_address_register0', location is LC1_B11, type is buried.
memory_address_register0 = DFFE( _EQ001, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ001 =  _LC1_B2 &  _LC4_B11
         #  _LC6_B11;

-- Node name is ':213' = 'memory_address_register1' 
-- Equation name is 'memory_address_register1', location is LC8_B6, type is buried.
memory_address_register1 = DFFE( _EQ002, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ002 =  _LC1_B2 &  _LC1_B6
         #  _LC4_B6;

-- Node name is ':212' = 'memory_address_register2' 
-- Equation name is 'memory_address_register2', location is LC2_B2, type is buried.
memory_address_register2 = DFFE( _EQ003, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ003 =  _LC1_B2 &  _LC6_B6
         #  _LC7_B2;

-- Node name is ':211' = 'memory_address_register3' 
-- Equation name is 'memory_address_register3', location is LC2_B4, type is buried.
memory_address_register3 = DFFE( _EQ004, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ004 =  _LC1_B2 &  _LC8_B4
         #  _LC5_B4;

-- Node name is ':210' = 'memory_address_register4' 
-- Equation name is 'memory_address_register4', location is LC1_B10, type is buried.
memory_address_register4 = DFFE( _EQ005, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ005 =  _LC1_B2 &  _LC6_B10
         #  _LC5_B10;

-- Node name is ':209' = 'memory_address_register5' 
-- Equation name is 'memory_address_register5', location is LC1_B8, type is buried.
memory_address_register5 = DFFE( _EQ006, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ006 =  _LC1_B2 &  _LC4_B10
         #  _LC7_B8;

-- Node name is ':208' = 'memory_address_register6' 
-- Equation name is 'memory_address_register6', location is LC1_B12, type is buried.
memory_address_register6 = DFFE( _EQ007, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ007 =  _LC1_B2 &  _LC8_B7
         #  _LC8_B12;

-- Node name is ':207' = 'memory_address_register7' 
-- Equation name is 'memory_address_register7', location is LC2_B12, type is buried.
memory_address_register7 = DFFE( _EQ008, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ008 =  _LC1_B2 &  _LC1_B7
         #  _LC6_B12;

-- Node name is 'memory_data_register_out0' 
-- Equation name is 'memory_data_register_out0', type is output 
memory_data_register_out0 =  _EC1_C;

-- Node name is 'memory_data_register_out1' 
-- Equation name is 'memory_data_register_out1', type is output 
memory_data_register_out1 =  _EC8_C;

-- Node name is 'memory_data_register_out2' 
-- Equation name is 'memory_data_register_out2', type is output 
memory_data_register_out2 =  _EC3_C;

-- Node name is 'memory_data_register_out3' 
-- Equation name is 'memory_data_register_out3', type is output 
memory_data_register_out3 =  _EC4_A;

-- Node name is 'memory_data_register_out4' 
-- Equation name is 'memory_data_register_out4', type is output 
memory_data_register_out4 =  _EC6_A;

-- Node name is 'memory_data_register_out5' 
-- Equation name is 'memory_data_register_out5', type is output 
memory_data_register_out5 =  _EC2_A;

-- Node name is 'memory_data_register_out6' 
-- Equation name is 'memory_data_register_out6', type is output 
memory_data_register_out6 =  _EC1_A;

-- Node name is 'memory_data_register_out7' 
-- Equation name is 'memory_data_register_out7', type is output 
memory_data_register_out7 =  _EC3_A;

-- Node name is 'memory_data_register_out8' 
-- Equation name is 'memory_data_register_out8', type is output 
memory_data_register_out8 =  _EC5_A;

-- Node name is 'memory_data_register_out9' 
-- Equation name is 'memory_data_register_out9', type is output 
memory_data_register_out9 =  _EC5_C;

-- Node name is 'memory_data_register_out10' 
-- Equation name is 'memory_data_register_out10', type is output 
memory_data_register_out10 =  _EC2_C;

-- Node name is 'memory_data_register_out11' 
-- Equation name is 'memory_data_register_out11', type is output 
memory_data_register_out11 =  _EC7_A;

-- Node name is 'memory_data_register_out12' 
-- Equation name is 'memory_data_register_out12', type is output 
memory_data_register_out12 =  _EC8_A;

-- Node name is 'memory_data_register_out13' 
-- Equation name is 'memory_data_register_out13', type is output 
memory_data_register_out13 =  _EC4_C;

-- Node name is 'memory_data_register_out14' 
-- Equation name is 'memory_data_register_out14', type is output 
memory_data_register_out14 =  _EC6_C;

-- Node name is 'memory_data_register_out15' 
-- Equation name is 'memory_data_register_out15', type is output 
memory_data_register_out15 =  _EC7_C;

-- Node name is ':366' = 'memory_write' 
-- Equation name is 'memory_write', location is LC2_B3, type is buried.
memory_write = DFFE( _EQ009, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ009 =  _LC5_B3 &  memory_write
         #  _LC7_B5;

-- Node name is 'program_counter0' 
-- Equation name is 'program_counter0', type is output 
program_counter0 =  _LC4_B11;

-- Node name is 'program_counter1' 
-- Equation name is 'program_counter1', type is output 
program_counter1 =  _LC1_B6;

-- Node name is 'program_counter2' 
-- Equation name is 'program_counter2', type is output 
program_counter2 =  _LC6_B6;

-- Node name is 'program_counter3' 
-- Equation name is 'program_counter3', type is output 
program_counter3 =  _LC8_B4;

-- Node name is 'program_counter4' 
-- Equation name is 'program_counter4', type is output 
program_counter4 =  _LC6_B10;

-- Node name is 'program_counter5' 
-- Equation name is 'program_counter5', type is output 
program_counter5 =  _LC4_B10;

-- Node name is 'program_counter6' 
-- Equation name is 'program_counter6', type is output 
program_counter6 =  _LC8_B7;

-- Node name is 'program_counter7' 
-- Equation name is 'program_counter7', type is output 
program_counter7 =  _LC1_B7;

-- Node name is 'register_A0' 
-- Equation name is 'register_A0', type is output 
register_A0 =  _LC3_B11;

-- Node name is 'register_A1' 
-- Equation name is 'register_A1', type is output 
register_A1 =  _LC2_C12;

-- Node name is 'register_A2' 
-- Equation name is 'register_A2', type is output 
register_A2 =  _LC6_C12;

-- Node name is 'register_A3' 
-- Equation name is 'register_A3', type is output 
register_A3 =  _LC7_A12;

-- Node name is 'register_A4' 
-- Equation name is 'register_A4', type is output 
register_A4 =  _LC6_A12;

-- Node name is 'register_A5' 
-- Equation name is 'register_A5', type is output 
register_A5 =  _LC1_A8;

-- Node name is 'register_A6' 
-- Equation name is 'register_A6', type is output 
register_A6 =  _LC8_A8;

-- Node name is 'register_A7' 
-- Equation name is 'register_A7', type is output 
register_A7 =  _LC3_A7;

-- Node name is 'register_A8' 
-- Equation name is 'register_A8', type is output 
register_A8 =  _LC5_A7;

-- Node name is 'register_A9' 
-- Equation name is 'register_A9', type is output 
register_A9 =  _LC3_A14;

-- Node name is 'register_A10' 
-- Equation name is 'register_A10', type is output 
register_A10 =  _LC2_A14;

-- Node name is 'register_A11' 
-- Equation name is 'register_A11', type is output 
register_A11 =  _LC4_A3;

-- Node name is 'register_A12' 
-- Equation name is 'register_A12', type is output 
register_A12 =  _LC2_A3;

-- Node name is 'register_A13' 
-- Equation name is 'register_A13', type is output 
register_A13 =  _LC6_A6;

-- Node name is 'register_A14' 
-- Equation name is 'register_A14', type is output 
register_A14 =  _LC1_C7;

-- Node name is 'register_A15' 
-- Equation name is 'register_A15', type is output 
register_A15 =  _LC5_C7;

-- Node name is 'reset~1' 
-- Equation name is 'reset~1', location is LC1_A5, type is buried.
-- synthesized logic cell 
!_LC1_A5 = _LC1_A5~NOT;
_LC1_A5~NOT = LCELL(!reset);

-- Node name is ':549' = 'state0' 
-- Equation name is 'state0', location is LC3_B12, type is buried.
state0   = DFFE( _EQ010, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ010 =  _LC3_B5
         #  _LC3_B22
         #  _LC7_B5
         #  _LC4_B12;

-- Node name is ':548' = 'state1' 
-- Equation name is 'state1', location is LC4_B3, type is buried.
state1   = DFFE( _EQ011, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ011 =  _LC5_B22 &  _LC6_B5
         # !_LC1_B3;

-- Node name is ':547' = 'state2' 
-- Equation name is 'state2', location is LC3_B3, type is buried.
state2   = DFFE( _EQ012, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ012 =  _LC6_B5 &  _LC8_B22
         #  _LC7_B5
         #  _LC1_B5;

-- Node name is ':546' = 'state3' 
-- Equation name is 'state3', location is LC1_B22, type is buried.
state3   = DFFE( _EQ013, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ013 =  _LC4_B22 &  _LC6_B5 &  _LC7_B22;

-- Node name is '|lpm_add_sub:625|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_C12', type is buried 
_LC5_C12 = LCELL( _EQ014);
  _EQ014 =  _EC8_C &  _LC2_C12
         #  _EC1_C &  _LC2_C12 &  _LC3_B11
         #  _EC1_C &  _EC8_C &  _LC3_B11;

-- Node name is '|lpm_add_sub:625|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_C12', type is buried 
_LC1_C12 = LCELL( _EQ015);
  _EQ015 =  _LC5_C12 &  _LC6_C12
         #  _EC3_C &  _LC5_C12
         #  _EC3_C &  _LC6_C12;

-- Node name is '|lpm_add_sub:625|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_A12', type is buried 
_LC3_A12 = LCELL( _EQ016);
  _EQ016 =  _LC1_C12 &  _LC7_A12
         #  _EC4_A &  _LC1_C12
         #  _EC4_A &  _LC7_A12;

-- Node name is '|lpm_add_sub:625|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_A12', type is buried 
_LC8_A12 = LCELL( _EQ017);
  _EQ017 =  _LC3_A12 &  _LC6_A12
         #  _EC6_A &  _LC3_A12
         #  _EC6_A &  _LC6_A12;

-- Node name is '|lpm_add_sub:625|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_A8', type is buried 
_LC5_A8  = LCELL( _EQ018);
  _EQ018 =  _LC1_A8 &  _LC8_A12
         #  _EC2_A &  _LC8_A12
         #  _EC2_A &  _LC1_A8;

-- Node name is '|lpm_add_sub:625|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_A8', type is buried 
_LC4_A8  = LCELL( _EQ019);
  _EQ019 =  _LC5_A8 &  _LC8_A8
         #  _EC1_A &  _LC5_A8
         #  _EC1_A &  _LC8_A8;

-- Node name is '|lpm_add_sub:625|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_A7', type is buried 
_LC4_A7  = LCELL( _EQ020);
  _EQ020 =  _LC3_A7 &  _LC4_A8
         #  _EC3_A &  _LC4_A8
         #  _EC3_A &  _LC3_A7;

-- Node name is '|lpm_add_sub:625|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_A7', type is buried 
_LC6_A7  = LCELL( _EQ021);
  _EQ021 =  _LC4_A7 &  _LC5_A7
         #  _EC5_A &  _LC4_A7
         #  _EC5_A &  _LC5_A7;

-- Node name is '|lpm_add_sub:625|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_A14', type is buried 
_LC6_A14 = LCELL( _EQ022);
  _EQ022 =  _LC3_A14 &  _LC6_A7
         #  _EC5_C &  _LC6_A7
         #  _EC5_C &  _LC3_A14;

-- Node name is '|lpm_add_sub:625|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_A14', type is buried 
_LC1_A14 = LCELL( _EQ023);
  _EQ023 =  _LC2_A14 &  _LC6_A14
         #  _EC2_C &  _LC6_A14
         #  _EC2_C &  _LC2_A14;

-- Node name is '|lpm_add_sub:625|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_A3', type is buried 
_LC6_A3  = LCELL( _EQ024);
  _EQ024 =  _LC1_A14 &  _LC4_A3
         #  _EC7_A &  _LC1_A14
         #  _EC7_A &  _LC4_A3;

-- Node name is '|lpm_add_sub:625|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = LCELL( _EQ025);
  _EQ025 =  _LC2_A3 &  _LC6_A3
         #  _EC8_A &  _LC6_A3
         #  _EC8_A &  _LC2_A3;

-- Node name is '|lpm_add_sub:625|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_C7', type is buried 
_LC2_C7  = LCELL( _EQ026);
  _EQ026 =  _LC1_A3 &  _LC6_A6
         #  _EC4_C &  _LC1_A3
         #  _EC4_C &  _LC6_A6;

-- Node name is '|lpm_add_sub:625|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_C7', type is buried 
_LC6_C7  = LCELL( _EQ027);
  _EQ027 =  _LC1_C7 &  _LC2_C7
         #  _EC6_C &  _LC2_C7
         #  _EC6_C &  _LC1_C7;

-- Node name is '|lpm_add_sub:625|addcore:adder|:178' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_C12', type is buried 
_LC4_C12 = LCELL( _EQ028);
  _EQ028 = !_EC8_C &  _LC2_C12 & !_LC3_B11
         # !_EC1_C & !_EC8_C &  _LC2_C12
         #  _EC1_C & !_EC8_C & !_LC2_C12 &  _LC3_B11
         #  _EC1_C &  _EC8_C &  _LC2_C12 &  _LC3_B11
         #  _EC8_C & !_LC2_C12 & !_LC3_B11
         # !_EC1_C &  _EC8_C & !_LC2_C12;

-- Node name is '|lpm_add_sub:625|addcore:adder|:179' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_C12', type is buried 
_LC7_C12 = LCELL( _EQ029);
  _EQ029 =  _EC3_C &  _LC5_C12 &  _LC6_C12
         # !_EC3_C &  _LC5_C12 & !_LC6_C12
         # !_EC3_C & !_LC5_C12 &  _LC6_C12
         #  _EC3_C & !_LC5_C12 & !_LC6_C12;

-- Node name is '|lpm_add_sub:625|addcore:adder|:180' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_A12', type is buried 
_LC1_A12 = LCELL( _EQ030);
  _EQ030 =  _EC4_A &  _LC1_C12 &  _LC7_A12
         # !_EC4_A &  _LC1_C12 & !_LC7_A12
         # !_EC4_A & !_LC1_C12 &  _LC7_A12
         #  _EC4_A & !_LC1_C12 & !_LC7_A12;

-- Node name is '|lpm_add_sub:625|addcore:adder|:181' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_A12', type is buried 
_LC4_A12 = LCELL( _EQ031);
  _EQ031 =  _EC6_A &  _LC3_A12 &  _LC6_A12
         # !_EC6_A &  _LC3_A12 & !_LC6_A12
         # !_EC6_A & !_LC3_A12 &  _LC6_A12
         #  _EC6_A & !_LC3_A12 & !_LC6_A12;

-- Node name is '|lpm_add_sub:625|addcore:adder|:182' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_A8', type is buried 
_LC2_A8  = LCELL( _EQ032);
  _EQ032 =  _EC2_A &  _LC1_A8 &  _LC8_A12
         # !_EC2_A & !_LC1_A8 &  _LC8_A12
         # !_EC2_A &  _LC1_A8 & !_LC8_A12
         #  _EC2_A & !_LC1_A8 & !_LC8_A12;

-- Node name is '|lpm_add_sub:625|addcore:adder|:183' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_A8', type is buried 
_LC6_A8  = LCELL( _EQ033);
  _EQ033 =  _EC1_A &  _LC5_A8 &  _LC8_A8
         # !_EC1_A &  _LC5_A8 & !_LC8_A8
         # !_EC1_A & !_LC5_A8 &  _LC8_A8
         #  _EC1_A & !_LC5_A8 & !_LC8_A8;

-- Node name is '|lpm_add_sub:625|addcore:adder|:184' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_A7', type is buried 
_LC1_A7  = LCELL( _EQ034);
  _EQ034 =  _EC3_A &  _LC3_A7 &  _LC4_A8
         # !_EC3_A & !_LC3_A7 &  _LC4_A8
         # !_EC3_A &  _LC3_A7 & !_LC4_A8
         #  _EC3_A & !_LC3_A7 & !_LC4_A8;

-- Node name is '|lpm_add_sub:625|addcore:adder|:185' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_A7', type is buried 
_LC7_A7  = LCELL( _EQ035);
  _EQ035 =  _EC5_A &  _LC4_A7 &  _LC5_A7
         # !_EC5_A &  _LC4_A7 & !_LC5_A7
         # !_EC5_A & !_LC4_A7 &  _LC5_A7
         #  _EC5_A & !_LC4_A7 & !_LC5_A7;

-- Node name is '|lpm_add_sub:625|addcore:adder|:186' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_A14', type is buried 
_LC4_A14 = LCELL( _EQ036);
  _EQ036 =  _EC5_C &  _LC3_A14 &  _LC6_A7
         # !_EC5_C & !_LC3_A14 &  _LC6_A7
         # !_EC5_C &  _LC3_A14 & !_LC6_A7
         #  _EC5_C & !_LC3_A14 & !_LC6_A7;

-- Node name is '|lpm_add_sub:625|addcore:adder|:187' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_A14', type is buried 
_LC7_A14 = LCELL( _EQ037);
  _EQ037 =  _EC2_C &  _LC2_A14 &  _LC6_A14
         # !_EC2_C & !_LC2_A14 &  _LC6_A14
         # !_EC2_C &  _LC2_A14 & !_LC6_A14
         #  _EC2_C & !_LC2_A14 & !_LC6_A14;

-- Node name is '|lpm_add_sub:625|addcore:adder|:188' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_A3', type is buried 
_LC3_A3  = LCELL( _EQ038);
  _EQ038 =  _EC7_A &  _LC1_A14 &  _LC4_A3
         # !_EC7_A &  _LC1_A14 & !_LC4_A3
         # !_EC7_A & !_LC1_A14 &  _LC4_A3
         #  _EC7_A & !_LC1_A14 & !_LC4_A3;

-- Node name is '|lpm_add_sub:625|addcore:adder|:189' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_A3', type is buried 
_LC7_A3  = LCELL( _EQ039);
  _EQ039 =  _EC8_A &  _LC2_A3 &  _LC6_A3
         # !_EC8_A & !_LC2_A3 &  _LC6_A3
         # !_EC8_A &  _LC2_A3 & !_LC6_A3
         #  _EC8_A & !_LC2_A3 & !_LC6_A3;

-- Node name is '|lpm_add_sub:625|addcore:adder|:190' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_A6', type is buried 
_LC4_A6  = LCELL( _EQ040);
  _EQ040 =  _EC4_C &  _LC1_A3 &  _LC6_A6
         # !_EC4_C &  _LC1_A3 & !_LC6_A6
         # !_EC4_C & !_LC1_A3 &  _LC6_A6
         #  _EC4_C & !_LC1_A3 & !_LC6_A6;

-- Node name is '|lpm_add_sub:625|addcore:adder|:191' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_C7', type is buried 
_LC3_C7  = LCELL( _EQ041);
  _EQ041 =  _EC6_C &  _LC1_C7 &  _LC2_C7
         # !_EC6_C & !_LC1_C7 &  _LC2_C7
         # !_EC6_C &  _LC1_C7 & !_LC2_C7
         #  _EC6_C & !_LC1_C7 & !_LC2_C7;

-- Node name is '|lpm_add_sub:625|addcore:adder|:192' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_C7', type is buried 
_LC7_C7  = LCELL( _EQ042);
  _EQ042 =  _EC7_C &  _LC5_C7 &  _LC6_C7
         # !_EC7_C & !_LC5_C7 &  _LC6_C7
         # !_EC7_C &  _LC5_C7 & !_LC6_C7
         #  _EC7_C & !_LC5_C7 & !_LC6_C7;

-- Node name is '|lpm_add_sub:627|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_B4', type is buried 
_LC6_B4  = LCELL( _EQ043);
  _EQ043 =  _LC1_B6 &  _LC4_B11 &  _LC6_B6;

-- Node name is '|lpm_add_sub:627|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_B4', type is buried 
_LC4_B4  = LCELL( _EQ044);
  _EQ044 =  _LC1_B6 &  _LC4_B11 &  _LC6_B6 &  _LC8_B4;

-- Node name is '|lpm_add_sub:627|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B7', type is buried 
_LC3_B7  = LCELL( _EQ045);
  _EQ045 =  _LC4_B4 &  _LC4_B10 &  _LC6_B10;

-- Node name is '|lpm_add_sub:627|addcore:adder|:141' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_B7', type is buried 
_LC5_B7  = LCELL( _EQ046);
  _EQ046 =  _LC4_B4 &  _LC4_B10 &  _LC6_B10 &  _LC8_B7;

-- Node name is '|lpm_add_sub:627|addcore:adder|:150' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC7_B6', type is buried 
_LC7_B6  = LCELL( _EQ047);
  _EQ047 = !_LC1_B6 &  _LC6_B6
         # !_LC4_B11 &  _LC6_B6
         #  _LC1_B6 &  _LC4_B11 & !_LC6_B6;

-- Node name is '|lpm_add_sub:627|addcore:adder|:153' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC8_B10', type is buried 
_LC8_B10 = LCELL( _EQ048);
  _EQ048 =  _LC4_B10 & !_LC6_B10
         # !_LC4_B4 &  _LC4_B10
         #  _LC4_B4 & !_LC4_B10 &  _LC6_B10;

-- Node name is ':59' 
-- Equation name is '_LC4_B8', type is buried 
_LC4_B8  = LCELL( _EQ049);
  _EQ049 = !state0 & !state1 & !state2 & !state3;

-- Node name is ':66' 
-- Equation name is '_LC5_B5', type is buried 
!_LC5_B5 = _LC5_B5~NOT;
_LC5_B5~NOT = LCELL( _EQ050);
  _EQ050 =  state2
         #  state1
         # !state0
         #  state3;

-- Node name is ':74' 
-- Equation name is '_LC6_B5', type is buried 
_LC6_B5  = LCELL( _EQ051);
  _EQ051 = !state0 &  state1 & !state2 & !state3;

-- Node name is ':103' 
-- Equation name is '_LC8_B5', type is buried 
_LC8_B5  = LCELL( _EQ052);
  _EQ052 =  state0 &  state1 & !state2 & !state3;

-- Node name is ':116' 
-- Equation name is '_LC7_B5', type is buried 
_LC7_B5  = LCELL( _EQ053);
  _EQ053 = !state0 & !state1 &  state2 & !state3;

-- Node name is ':129' 
-- Equation name is '_LC1_B5', type is buried 
!_LC1_B5 = _LC1_B5~NOT;
_LC1_B5~NOT = LCELL( _EQ054);
  _EQ054 = !state0
         #  state3
         # !state2
         #  state1;

-- Node name is ':142' 
-- Equation name is '_LC4_B5', type is buried 
_LC4_B5  = LCELL( _EQ055);
  _EQ055 = !state0 &  state1 &  state2 & !state3;

-- Node name is ':155' 
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = LCELL( _EQ056);
  _EQ056 =  state0 &  state1 &  state2 & !state3;

-- Node name is ':168' 
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = LCELL( _EQ057);
  _EQ057 = !state0 & !state1 & !state2 &  state3;

-- Node name is '~189~1' 
-- Equation name is '~189~1', location is LC5_B2, type is buried.
-- synthesized logic cell 
_LC5_B2  = LCELL( _EQ058);
  _EQ058 =  _LC1_B3 & !_LC4_B5 & !_LC6_B8 & !_LC7_B5;

-- Node name is '~199~1' 
-- Equation name is '~199~1', location is LC1_B2, type is buried.
-- synthesized logic cell 
_LC1_B2  = LCELL( _EQ059);
  _EQ059 = !_LC3_B5 &  _LC5_B2 & !_LC6_B5
         #  _LC4_B2;

-- Node name is '~199~2' 
-- Equation name is '~199~2', location is LC5_B12, type is buried.
-- synthesized logic cell 
_LC5_B12 = LCELL( _EQ060);
  _EQ060 =  _LC3_B5 &  _LC7_B7
         #  _LC6_B5 &  _LC7_B7;

-- Node name is '~199~3' 
-- Equation name is '~199~3', location is LC6_B12, type is buried.
-- synthesized logic cell 
_LC6_B12 = LCELL( _EQ061);
  _EQ061 =  _LC5_B12
         #  _LC7_B5 &  memory_address_register7
         # !_LC1_B3 &  memory_address_register7;

-- Node name is '~200~1' 
-- Equation name is '~200~1', location is LC7_B12, type is buried.
-- synthesized logic cell 
_LC7_B12 = LCELL( _EQ062);
  _EQ062 =  _LC2_B7 &  _LC3_B5
         #  _LC2_B7 &  _LC6_B5;

-- Node name is '~200~2' 
-- Equation name is '~200~2', location is LC8_B12, type is buried.
-- synthesized logic cell 
_LC8_B12 = LCELL( _EQ063);
  _EQ063 =  _LC7_B12
         #  _LC7_B5 &  memory_address_register6
         # !_LC1_B3 &  memory_address_register6;

-- Node name is '~201~1' 
-- Equation name is '~201~1', location is LC5_B8, type is buried.
-- synthesized logic cell 
_LC5_B8  = LCELL( _EQ064);
  _EQ064 =  _LC3_B5 &  _LC8_B8
         #  _LC6_B5 &  _LC8_B8;

-- Node name is '~201~2' 
-- Equation name is '~201~2', location is LC7_B8, type is buried.
-- synthesized logic cell 
_LC7_B8  = LCELL( _EQ065);
  _EQ065 =  _LC5_B8
         #  _LC7_B5 &  memory_address_register5
         # !_LC1_B3 &  memory_address_register5;

-- Node name is '~202~1' 
-- Equation name is '~202~1', location is LC3_B10, type is buried.
-- synthesized logic cell 
_LC3_B10 = LCELL( _EQ066);
  _EQ066 =  _LC2_B10 &  _LC3_B5
         #  _LC2_B10 &  _LC6_B5;

-- Node name is '~202~2' 
-- Equation name is '~202~2', location is LC5_B10, type is buried.
-- synthesized logic cell 
_LC5_B10 = LCELL( _EQ067);
  _EQ067 =  _LC3_B10
         #  _LC7_B5 &  memory_address_register4
         # !_LC1_B3 &  memory_address_register4;

-- Node name is '~203~1' 
-- Equation name is '~203~1', location is LC3_B4, type is buried.
-- synthesized logic cell 
_LC3_B4  = LCELL( _EQ068);
  _EQ068 =  _LC1_B4 &  _LC3_B5
         #  _LC1_B4 &  _LC6_B5;

-- Node name is '~203~2' 
-- Equation name is '~203~2', location is LC5_B4, type is buried.
-- synthesized logic cell 
_LC5_B4  = LCELL( _EQ069);
  _EQ069 =  _LC3_B4
         #  _LC7_B5 &  memory_address_register3
         # !_LC1_B3 &  memory_address_register3;

-- Node name is '~204~1' 
-- Equation name is '~204~1', location is LC6_B2, type is buried.
-- synthesized logic cell 
_LC6_B2  = LCELL( _EQ070);
  _EQ070 =  _LC3_B5 &  _LC8_B2
         #  _LC6_B5 &  _LC8_B2;

-- Node name is '~204~2' 
-- Equation name is '~204~2', location is LC7_B2, type is buried.
-- synthesized logic cell 
_LC7_B2  = LCELL( _EQ071);
  _EQ071 =  _LC6_B2
         #  _LC7_B5 &  memory_address_register2
         # !_LC1_B3 &  memory_address_register2;

-- Node name is '~205~1' 
-- Equation name is '~205~1', location is LC2_B6, type is buried.
-- synthesized logic cell 
_LC2_B6  = LCELL( _EQ072);
  _EQ072 =  _LC3_B5 &  _LC3_B6
         #  _LC3_B6 &  _LC6_B5;

-- Node name is '~205~2' 
-- Equation name is '~205~2', location is LC4_B6, type is buried.
-- synthesized logic cell 
_LC4_B6  = LCELL( _EQ073);
  _EQ073 =  _LC2_B6
         #  _LC7_B5 &  memory_address_register1
         # !_LC1_B3 &  memory_address_register1;

-- Node name is '~206~1' 
-- Equation name is '~206~1', location is LC2_B11, type is buried.
-- synthesized logic cell 
_LC2_B11 = LCELL( _EQ074);
  _EQ074 =  _LC3_B5 &  _LC5_B11
         #  _LC5_B11 &  _LC6_B5;

-- Node name is '~206~2' 
-- Equation name is '~206~2', location is LC6_B11, type is buried.
-- synthesized logic cell 
_LC6_B11 = LCELL( _EQ075);
  _EQ075 =  _LC2_B11
         #  _LC7_B5 &  memory_address_register0
         # !_LC1_B3 &  memory_address_register0;

-- Node name is ':280' 
-- Equation name is '_LC6_B8', type is buried 
_LC6_B8  = LCELL( _EQ076);
  _EQ076 =  _LC4_B8
         #  _LC2_B5
         #  _LC8_B5;

-- Node name is '~298~1' 
-- Equation name is '~298~1', location is LC8_C7, type is buried.
-- synthesized logic cell 
_LC8_C7  = LCELL( _EQ077);
  _EQ077 =  _EC7_C &  _LC2_B5
         #  _LC5_C7 & !_LC6_B8;

-- Node name is '~299~1' 
-- Equation name is '~299~1', location is LC4_C7, type is buried.
-- synthesized logic cell 
_LC4_C7  = LCELL( _EQ078);
  _EQ078 =  _EC6_C &  _LC2_B5
         #  _LC1_C7 & !_LC6_B8;

-- Node name is '~300~1' 
-- Equation name is '~300~1', location is LC5_A6, type is buried.
-- synthesized logic cell 
_LC5_A6  = LCELL( _EQ079);
  _EQ079 =  _EC4_C &  _LC2_B5
         #  _LC6_A6 & !_LC6_B8;

-- Node name is '~301~1' 
-- Equation name is '~301~1', location is LC8_A3, type is buried.
-- synthesized logic cell 
_LC8_A3  = LCELL( _EQ080);
  _EQ080 =  _EC8_A &  _LC2_B5
         #  _LC2_A3 & !_LC6_B8;

-- Node name is '~302~1' 
-- Equation name is '~302~1', location is LC5_A3, type is buried.
-- synthesized logic cell 
_LC5_A3  = LCELL( _EQ081);
  _EQ081 =  _EC7_A &  _LC2_B5
         #  _LC4_A3 & !_LC6_B8;

-- Node name is '~303~1' 
-- Equation name is '~303~1', location is LC8_A14, type is buried.
-- synthesized logic cell 
_LC8_A14 = LCELL( _EQ082);
  _EQ082 =  _EC2_C &  _LC2_B5
         #  _LC2_A14 & !_LC6_B8;

-- Node name is '~304~1' 
-- Equation name is '~304~1', location is LC5_A14, type is buried.
-- synthesized logic cell 
_LC5_A14 = LCELL( _EQ083);
  _EQ083 =  _EC5_C &  _LC2_B5
         #  _LC3_A14 & !_LC6_B8;

-- Node name is '~305~1' 
-- Equation name is '~305~1', location is LC8_A7, type is buried.
-- synthesized logic cell 
_LC8_A7  = LCELL( _EQ084);
  _EQ084 =  _EC5_A &  _LC2_B5
         #  _LC5_A7 & !_LC6_B8;

-- Node name is '~306~1' 
-- Equation name is '~306~1', location is LC2_A7, type is buried.
-- synthesized logic cell 
_LC2_A7  = LCELL( _EQ085);
  _EQ085 =  _EC3_A &  _LC2_B5
         #  _LC3_A7 & !_LC6_B8;

-- Node name is '~307~1' 
-- Equation name is '~307~1', location is LC7_A8, type is buried.
-- synthesized logic cell 
_LC7_A8  = LCELL( _EQ086);
  _EQ086 =  _EC1_A &  _LC2_B5
         # !_LC6_B8 &  _LC8_A8;

-- Node name is '~308~1' 
-- Equation name is '~308~1', location is LC3_A8, type is buried.
-- synthesized logic cell 
_LC3_A8  = LCELL( _EQ087);
  _EQ087 =  _EC2_A &  _LC2_B5
         #  _LC1_A8 & !_LC6_B8;

-- Node name is '~309~1' 
-- Equation name is '~309~1', location is LC5_A12, type is buried.
-- synthesized logic cell 
_LC5_A12 = LCELL( _EQ088);
  _EQ088 =  _EC6_A &  _LC2_B5
         #  _LC6_A12 & !_LC6_B8;

-- Node name is '~310~1' 
-- Equation name is '~310~1', location is LC2_A12, type is buried.
-- synthesized logic cell 
_LC2_A12 = LCELL( _EQ089);
  _EQ089 =  _EC4_A &  _LC2_B5
         # !_LC6_B8 &  _LC7_A12;

-- Node name is '~311~1' 
-- Equation name is '~311~1', location is LC8_C12, type is buried.
-- synthesized logic cell 
_LC8_C12 = LCELL( _EQ090);
  _EQ090 =  _EC3_C &  _LC2_B5
         # !_LC6_B8 &  _LC6_C12;

-- Node name is '~312~1' 
-- Equation name is '~312~1', location is LC3_C12, type is buried.
-- synthesized logic cell 
_LC3_C12 = LCELL( _EQ091);
  _EQ091 =  _EC8_C &  _LC2_B5
         #  _LC2_C12 & !_LC6_B8;

-- Node name is '~313~1' 
-- Equation name is '~313~1', location is LC7_B11, type is buried.
-- synthesized logic cell 
_LC7_B11 = LCELL( _EQ092);
  _EQ092 = !_EC1_C &  _LC3_B11 &  _LC8_B5
         #  _EC1_C & !_LC3_B11 &  _LC8_B5
         #  _LC3_B11 & !_LC6_B8;

-- Node name is ':314' 
-- Equation name is '_LC5_C7', type is buried 
_LC5_C7  = DFFE( _EQ093, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ093 =  _LC7_C7 &  _LC8_B5
         #  _LC8_C7;

-- Node name is ':315' 
-- Equation name is '_LC1_C7', type is buried 
_LC1_C7  = DFFE( _EQ094, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ094 =  _LC3_C7 &  _LC8_B5
         #  _LC4_C7;

-- Node name is ':316' 
-- Equation name is '_LC6_A6', type is buried 
_LC6_A6  = DFFE( _EQ095, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ095 =  _LC4_A6 &  _LC8_B5
         #  _LC5_A6;

-- Node name is ':317' 
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = DFFE( _EQ096, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ096 =  _LC7_A3 &  _LC8_B5
         #  _LC8_A3;

-- Node name is ':318' 
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = DFFE( _EQ097, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ097 =  _LC3_A3 &  _LC8_B5
         #  _LC5_A3;

-- Node name is ':319' 
-- Equation name is '_LC2_A14', type is buried 
_LC2_A14 = DFFE( _EQ098, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ098 =  _LC7_A14 &  _LC8_B5
         #  _LC8_A14;

-- Node name is ':320' 
-- Equation name is '_LC3_A14', type is buried 
_LC3_A14 = DFFE( _EQ099, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ099 =  _LC4_A14 &  _LC8_B5
         #  _LC5_A14;

-- Node name is ':321' 
-- Equation name is '_LC5_A7', type is buried 
_LC5_A7  = DFFE( _EQ100, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ100 =  _LC7_A7 &  _LC8_B5
         #  _LC8_A7;

-- Node name is ':322' 
-- Equation name is '_LC3_A7', type is buried 
_LC3_A7  = DFFE( _EQ101, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ101 =  _LC1_A7 &  _LC8_B5
         #  _LC2_A7;

-- Node name is ':323' 
-- Equation name is '_LC8_A8', type is buried 
_LC8_A8  = DFFE( _EQ102, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ102 =  _LC6_A8 &  _LC8_B5
         #  _LC7_A8;

-- Node name is ':324' 
-- Equation name is '_LC1_A8', type is buried 
_LC1_A8  = DFFE( _EQ103, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ103 =  _LC2_A8 &  _LC8_B5
         #  _LC3_A8;

-- Node name is ':325' 
-- Equation name is '_LC6_A12', type is buried 
_LC6_A12 = DFFE( _EQ104, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ104 =  _LC4_A12 &  _LC8_B5
         #  _LC5_A12;

-- Node name is ':326' 
-- Equation name is '_LC7_A12', type is buried 
_LC7_A12 = DFFE( _EQ105, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ105 =  _LC1_A12 &  _LC8_B5
         #  _LC2_A12;

-- Node name is ':327' 
-- Equation name is '_LC6_C12', type is buried 
_LC6_C12 = DFFE( _EQ106, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ106 =  _LC7_C12 &  _LC8_B5
         #  _LC8_C12;

-- Node name is ':328' 
-- Equation name is '_LC2_C12', type is buried 
_LC2_C12 = DFFE( _EQ107, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ107 =  _LC3_C12
         #  _LC4_C12 &  _LC8_B5;

-- Node name is ':329' 
-- Equation name is '_LC3_B11', type is buried 
_LC3_B11 = DFFE( _EQ108, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ108 =  _LC7_B11
         #  _EC1_C &  _LC2_B5;

-- Node name is '~365~1' 
-- Equation name is '~365~1', location is LC4_B2, type is buried.
-- synthesized logic cell 
_LC4_B2  = LCELL( _EQ109);
  _EQ109 =  _LC2_B5
         #  _LC8_B5
         #  _LC4_B5;

-- Node name is '~365~2' 
-- Equation name is '~365~2', location is LC5_B3, type is buried.
-- synthesized logic cell 
_LC5_B3  = LCELL( _EQ110);
  _EQ110 =  _LC3_B5
         #  _LC6_B5
         #  _LC4_B2;

-- Node name is ':418' 
-- Equation name is '_LC6_B22', type is buried 
_LC6_B22 = DFFE( _EQ111, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ111 = !_LC5_B5 &  _LC6_B22
         #  _EC7_C &  _LC5_B5;

-- Node name is ':419' 
-- Equation name is '_LC2_B22', type is buried 
_LC2_B22 = DFFE( _EQ112, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ112 =  _LC2_B22 & !_LC5_B5
         #  _EC6_C &  _LC5_B5;

-- Node name is ':420' 
-- Equation name is '_LC3_A6', type is buried 
_LC3_A6  = DFFE( _EQ113, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ113 =  _LC3_A6 & !_LC5_B5
         #  _EC4_C &  _LC5_B5;

-- Node name is ':421' 
-- Equation name is '_LC8_A6', type is buried 
_LC8_A6  = DFFE( _EQ114, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ114 = !_LC5_B5 &  _LC8_A6
         #  _EC8_A &  _LC5_B5;

-- Node name is ':422' 
-- Equation name is '_LC7_A6', type is buried 
_LC7_A6  = DFFE( _EQ115, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ115 = !_LC5_B5 &  _LC7_A6
         #  _EC7_A &  _LC5_B5;

-- Node name is ':423' 
-- Equation name is '_LC1_A6', type is buried 
_LC1_A6  = DFFE( _EQ116, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ116 =  _LC1_A6 & !_LC5_B5
         #  _EC2_C &  _LC5_B5;

-- Node name is ':424' 
-- Equation name is '_LC4_B22', type is buried 
_LC4_B22 = DFFE( _EQ117, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ117 =  _LC4_B22 & !_LC5_B5
         #  _EC5_C &  _LC5_B5;

-- Node name is ':425' 
-- Equation name is '_LC4_A10', type is buried 
_LC4_A10 = DFFE( _EQ118, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ118 =  _LC4_A10 & !_LC5_B5
         #  _EC5_A &  _LC5_B5;

-- Node name is ':426' 
-- Equation name is '_LC7_B7', type is buried 
_LC7_B7  = DFFE( _EQ119, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ119 = !_LC5_B5 &  _LC7_B7
         #  _EC3_A &  _LC5_B5;

-- Node name is ':427' 
-- Equation name is '_LC2_B7', type is buried 
_LC2_B7  = DFFE( _EQ120, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ120 =  _LC2_B7 & !_LC5_B5
         #  _EC1_A &  _LC5_B5;

-- Node name is ':428' 
-- Equation name is '_LC8_B8', type is buried 
_LC8_B8  = DFFE( _EQ121, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ121 = !_LC5_B5 &  _LC8_B8
         #  _EC2_A &  _LC5_B5;

-- Node name is ':429' 
-- Equation name is '_LC2_B10', type is buried 
_LC2_B10 = DFFE( _EQ122, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ122 =  _LC2_B10 & !_LC5_B5
         #  _EC6_A &  _LC5_B5;

-- Node name is ':430' 
-- Equation name is '_LC1_B4', type is buried 
_LC1_B4  = DFFE( _EQ123, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ123 =  _LC1_B4 & !_LC5_B5
         #  _EC4_A &  _LC5_B5;

-- Node name is ':431' 
-- Equation name is '_LC8_B2', type is buried 
_LC8_B2  = DFFE( _EQ124, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ124 = !_LC5_B5 &  _LC8_B2
         #  _EC3_C &  _LC5_B5;

-- Node name is ':432' 
-- Equation name is '_LC3_B6', type is buried 
_LC3_B6  = DFFE( _EQ125, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ125 =  _LC3_B6 & !_LC5_B5
         #  _EC8_C &  _LC5_B5;

-- Node name is ':433' 
-- Equation name is '_LC5_B11', type is buried 
_LC5_B11 = DFFE( _EQ126, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ126 = !_LC5_B5 &  _LC5_B11
         #  _EC1_C &  _LC5_B5;

-- Node name is '~462~1' 
-- Equation name is '~462~1', location is LC2_A6, type is buried.
-- synthesized logic cell 
_LC2_A6  = LCELL( _EQ127);
  _EQ127 = !_LC1_A6 & !_LC3_A6 & !_LC7_A6 & !_LC8_A6;

-- Node name is '~475~1' 
-- Equation name is '~475~1', location is LC5_B22, type is buried.
-- synthesized logic cell 
_LC5_B22 = LCELL( _EQ128);
  _EQ128 =  _LC2_A6 & !_LC2_B22 & !_LC4_A10 & !_LC6_B22;

-- Node name is '~488~1' 
-- Equation name is '~488~1', location is LC7_B22, type is buried.
-- synthesized logic cell 
_LC7_B22 = LCELL( _EQ129);
  _EQ129 =  _LC2_A6 & !_LC2_B22 &  _LC4_A10 & !_LC6_B22;

-- Node name is ':508' 
-- Equation name is '_LC8_B22', type is buried 
_LC8_B22 = LCELL( _EQ130);
  _EQ130 =  _LC4_B22 &  _LC5_B22
         # !_LC4_B22 &  _LC7_B22;

-- Node name is ':514' 
-- Equation name is '_LC3_B22', type is buried 
_LC3_B22 = LCELL( _EQ131);
  _EQ131 =  _LC5_B22 &  _LC6_B5
         #  _LC6_B5 & !_LC7_B22;

-- Node name is '~538~1' 
-- Equation name is '~538~1', location is LC1_B3, type is buried.
-- synthesized logic cell 
_LC1_B3  = LCELL( _EQ132);
  _EQ132 = !_LC1_B5 & !_LC5_B5;

-- Node name is '~545~1' 
-- Equation name is '~545~1', location is LC4_B12, type is buried.
-- synthesized logic cell 
_LC4_B12 = LCELL( _EQ133);
  _EQ133 =  _LC6_B8
         #  _LC4_B5
         #  _LC1_B3 & !_LC6_B5;

-- Node name is ':575' 
-- Equation name is '_LC2_B8', type is buried 
!_LC2_B8 = _LC2_B8~NOT;
_LC2_B8~NOT = LCELL( _EQ134);
  _EQ134 = !_LC3_B5 & !_LC4_B8 & !_LC5_B5;

-- Node name is '~585~1' 
-- Equation name is '~585~1', location is LC6_B7, type is buried.
-- synthesized logic cell 
_LC6_B7  = LCELL( _EQ135);
  _EQ135 =  _LC1_B7 &  _LC5_B5 & !_LC5_B7
         # !_LC1_B7 &  _LC5_B5 &  _LC5_B7
         #  _LC1_B7 & !_LC2_B8;

-- Node name is '~586~1' 
-- Equation name is '~586~1', location is LC4_B7, type is buried.
-- synthesized logic cell 
_LC4_B7  = LCELL( _EQ136);
  _EQ136 = !_LC3_B7 &  _LC5_B5 &  _LC8_B7
         #  _LC3_B7 &  _LC5_B5 & !_LC8_B7
         # !_LC2_B8 &  _LC8_B7;

-- Node name is '~587~1' 
-- Equation name is '~587~1', location is LC3_B8, type is buried.
-- synthesized logic cell 
_LC3_B8  = LCELL( _EQ137);
  _EQ137 =  _LC3_B5 &  _LC8_B8
         # !_LC2_B8 &  _LC4_B10;

-- Node name is '~588~1' 
-- Equation name is '~588~1', location is LC7_B10, type is buried.
-- synthesized logic cell 
_LC7_B10 = LCELL( _EQ138);
  _EQ138 = !_LC4_B4 &  _LC5_B5 &  _LC6_B10
         #  _LC4_B4 &  _LC5_B5 & !_LC6_B10
         # !_LC2_B8 &  _LC6_B10;

-- Node name is '~589~1' 
-- Equation name is '~589~1', location is LC7_B4, type is buried.
-- synthesized logic cell 
_LC7_B4  = LCELL( _EQ139);
  _EQ139 =  _LC5_B5 & !_LC6_B4 &  _LC8_B4
         #  _LC5_B5 &  _LC6_B4 & !_LC8_B4
         # !_LC2_B8 &  _LC8_B4;

-- Node name is '~590~1' 
-- Equation name is '~590~1', location is LC3_B2, type is buried.
-- synthesized logic cell 
_LC3_B2  = LCELL( _EQ140);
  _EQ140 =  _LC3_B5 &  _LC8_B2
         # !_LC2_B8 &  _LC6_B6;

-- Node name is '~591~1' 
-- Equation name is '~591~1', location is LC5_B6, type is buried.
-- synthesized logic cell 
_LC5_B6  = LCELL( _EQ141);
  _EQ141 =  _LC1_B6 & !_LC4_B11 &  _LC5_B5
         # !_LC1_B6 &  _LC4_B11 &  _LC5_B5
         #  _LC1_B6 & !_LC2_B8;

-- Node name is '~592~1' 
-- Equation name is '~592~1', location is LC8_B11, type is buried.
-- synthesized logic cell 
_LC8_B11 = LCELL( _EQ142);
  _EQ142 = !_LC4_B11 &  _LC5_B5
         # !_LC2_B8 &  _LC4_B11;

-- Node name is ':593' 
-- Equation name is '_LC1_B7', type is buried 
_LC1_B7  = DFFE( _EQ143, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ143 =  _LC6_B7
         #  _LC3_B5 &  _LC7_B7;

-- Node name is ':594' 
-- Equation name is '_LC8_B7', type is buried 
_LC8_B7  = DFFE( _EQ144, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ144 =  _LC4_B7
         #  _LC2_B7 &  _LC3_B5;

-- Node name is ':595' 
-- Equation name is '_LC4_B10', type is buried 
_LC4_B10 = DFFE( _EQ145, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ145 =  _LC5_B5 &  _LC8_B10
         #  _LC3_B8;

-- Node name is ':596' 
-- Equation name is '_LC6_B10', type is buried 
_LC6_B10 = DFFE( _EQ146, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ146 =  _LC7_B10
         #  _LC2_B10 &  _LC3_B5;

-- Node name is ':597' 
-- Equation name is '_LC8_B4', type is buried 
_LC8_B4  = DFFE( _EQ147, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ147 =  _LC7_B4
         #  _LC1_B4 &  _LC3_B5;

-- Node name is ':598' 
-- Equation name is '_LC6_B6', type is buried 
_LC6_B6  = DFFE( _EQ148, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ148 =  _LC5_B5 &  _LC7_B6
         #  _LC3_B2;

-- Node name is ':599' 
-- Equation name is '_LC1_B6', type is buried 
_LC1_B6  = DFFE( _EQ149, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ149 =  _LC5_B6
         #  _LC3_B5 &  _LC3_B6;

-- Node name is ':600' 
-- Equation name is '_LC4_B11', type is buried 
_LC4_B11 = DFFE( _EQ150, GLOBAL( clock),  VCC,  VCC, !_LC1_A5);
  _EQ150 =  _LC8_B11
         #  _LC3_B5 &  _LC5_B11;

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_0' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_C', type is memory 
_EC1_C   = MEMORY_SEGMENT( _LC3_B11, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_1' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_C', type is memory 
_EC8_C   = MEMORY_SEGMENT( _LC2_C12, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_2' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_C', type is memory 
_EC3_C   = MEMORY_SEGMENT( _LC6_C12, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_3' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_A', type is memory 
_EC4_A   = MEMORY_SEGMENT( _LC7_A12, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_4' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_A', type is memory 
_EC6_A   = MEMORY_SEGMENT( _LC6_A12, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_5' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_A', type is memory 
_EC2_A   = MEMORY_SEGMENT( _LC1_A8, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_6' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_A', type is memory 
_EC1_A   = MEMORY_SEGMENT( _LC8_A8, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_7' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_A', type is memory 
_EC3_A   = MEMORY_SEGMENT( _LC3_A7, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_8' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_A', type is memory 
_EC5_A   = MEMORY_SEGMENT( _LC5_A7, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_9' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_C', type is memory 
_EC5_C   = MEMORY_SEGMENT( _LC3_A14, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_10' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_C', type is memory 
_EC2_C   = MEMORY_SEGMENT( _LC2_A14, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_11' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_A', type is memory 
_EC7_A   = MEMORY_SEGMENT( _LC4_A3, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_12' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_A', type is memory 
_EC8_A   = MEMORY_SEGMENT( _LC2_A3, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_13' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_C', type is memory 
_EC4_C   = MEMORY_SEGMENT( _LC6_A6, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_14' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_C', type is memory 
_EC6_C   = MEMORY_SEGMENT( _LC1_C7, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|lpm_ram_dq:LPM_RAM_DQ_component|altram:sram|segment0_15' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_C', type is memory 
_EC7_C   = MEMORY_SEGMENT( _LC5_C7, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);



Project Information                               c:\booksoft\apende\scomp.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:05


Memory Allocated
-----------------

Peak memory allocated during compilation  = 10,570K
