Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot archer_rv321_single_cycle_tb_behav xil_defaultlib.archer_rv321_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "X:/project_1/project_1.srcs/sources_1/imports/verilog/add4.v" Line 18. Module add4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/project_1/project_1.srcs/sources_1/imports/verilog/alu.v" Line 18. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/project_1/project_1.srcs/sources_1/imports/verilog/add4.v" Line 18. Module add4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/project_1/project_1.srcs/sources_1/imports/verilog/alu.v" Line 18. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.lmb
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.branch_cmp
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mul_div
Compiling module xil_defaultlib.alu_muldiv_mux2to1
Compiling module xil_defaultlib.archer_rv32i_single_cycle
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.archer_rv321_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot archer_rv321_single_cycle_tb_behav
