Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sun Nov 24 01:16:58 2024
| Host         : Ryzen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_seg_top_timing_summary_routed.rpt -pb seven_seg_top_timing_summary_routed.pb -rpx seven_seg_top_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_seg_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    103         
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (103)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (206)
5. checking no_input_delay (1)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (103)
--------------------------
 There are 103 register/latch pins with no clock driven by root clock pin: clk_1hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (206)
--------------------------------------------------
 There are 206 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.059        0.000                      0                   52        0.264        0.000                      0                   52        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             6.059        0.000                      0                   52        0.264        0.000                      0                   52        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.828ns (21.189%)  route 3.080ns (78.811%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.634     5.237    clk_i_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clk_div_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clk_div_counter_reg[28]/Q
                         net (fo=2, routed)           1.285     6.977    clk_div_counter_reg_n_0_[28]
    SLICE_X49Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.101 r  clk_div_counter[31]_i_10/O
                         net (fo=1, routed)           0.403     7.504    clk_div_counter[31]_i_10_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.628 r  clk_div_counter[31]_i_5/O
                         net (fo=32, routed)          1.392     9.020    clk_div_counter[31]_i_5_n_0
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.144 r  clk_div_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.144    clk_div_counter[3]
    SLICE_X49Y87         FDCE                                         r  clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.509    14.932    clk_i_IBUF_BUFG
    SLICE_X49Y87         FDCE                                         r  clk_div_counter_reg[3]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X49Y87         FDCE (Setup_fdce_C_D)        0.031    15.203    clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.828ns (21.339%)  route 3.052ns (78.661%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.631     5.234    clk_i_IBUF_BUFG
    SLICE_X49Y88         FDCE                                         r  clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.696     6.385    clk_div_counter_reg_n_0_[5]
    SLICE_X49Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  clk_div_counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.912    clk_div_counter[31]_i_9_n_0
    SLICE_X49Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.036 r  clk_div_counter[31]_i_4/O
                         net (fo=32, routed)          1.954     8.990    clk_div_counter[31]_i_4_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I1_O)        0.124     9.114 r  clk_div_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.114    clk_div_counter[26]
    SLICE_X49Y93         FDCE                                         r  clk_div_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    14.936    clk_i_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  clk_div_counter_reg[26]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y93         FDCE (Setup_fdce_C_D)        0.031    15.207    clk_div_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 2.319ns (60.048%)  route 1.543ns (39.952%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.233    clk_i_IBUF_BUFG
    SLICE_X49Y87         FDCE                                         r  clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.426    clk_div_counter_reg_n_0_[2]
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.100 r  clk_div_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.100    clk_div_counter_reg[4]_i_2_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  clk_div_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.214    clk_div_counter_reg[8]_i_2_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  clk_div_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.328    clk_div_counter_reg[12]_i_2_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  clk_div_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.442    clk_div_counter_reg[16]_i_2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  clk_div_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.556    clk_div_counter_reg[20]_i_2_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.670 r  clk_div_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.670    clk_div_counter_reg[24]_i_2_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.983 r  clk_div_counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.805     8.789    clk_div_counter_reg[28]_i_2_n_4
    SLICE_X47Y93         LUT5 (Prop_lut5_I4_O)        0.306     9.095 r  clk_div_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.095    clk_div_counter[28]
    SLICE_X47Y93         FDCE                                         r  clk_div_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    14.936    clk_i_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clk_div_counter_reg[28]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y93         FDCE (Setup_fdce_C_D)        0.031    15.207    clk_div_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.828ns (21.719%)  route 2.984ns (78.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.631     5.234    clk_i_IBUF_BUFG
    SLICE_X49Y88         FDCE                                         r  clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.696     6.385    clk_div_counter_reg_n_0_[5]
    SLICE_X49Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  clk_div_counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.912    clk_div_counter[31]_i_9_n_0
    SLICE_X49Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.036 r  clk_div_counter[31]_i_4/O
                         net (fo=32, routed)          1.886     8.922    clk_div_counter[31]_i_4_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.046 r  clk_div_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.046    clk_div_counter[23]
    SLICE_X49Y92         FDCE                                         r  clk_div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.512    14.935    clk_i_IBUF_BUFG
    SLICE_X49Y92         FDCE                                         r  clk_div_counter_reg[23]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X49Y92         FDCE (Setup_fdce_C_D)        0.031    15.206    clk_div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.828ns (21.931%)  route 2.947ns (78.069%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.634     5.237    clk_i_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clk_div_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clk_div_counter_reg[28]/Q
                         net (fo=2, routed)           1.285     6.977    clk_div_counter_reg_n_0_[28]
    SLICE_X49Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.101 r  clk_div_counter[31]_i_10/O
                         net (fo=1, routed)           0.403     7.504    clk_div_counter[31]_i_10_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.628 r  clk_div_counter[31]_i_5/O
                         net (fo=32, routed)          1.260     8.888    clk_div_counter[31]_i_5_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I2_O)        0.124     9.012 r  clk_div_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.012    clk_div_counter[7]
    SLICE_X47Y88         FDCE                                         r  clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.510    14.933    clk_i_IBUF_BUFG
    SLICE_X47Y88         FDCE                                         r  clk_div_counter_reg[7]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X47Y88         FDCE (Setup_fdce_C_D)        0.029    15.202    clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.828ns (22.002%)  route 2.935ns (77.998%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.634     5.237    clk_i_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clk_div_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clk_div_counter_reg[28]/Q
                         net (fo=2, routed)           1.285     6.977    clk_div_counter_reg_n_0_[28]
    SLICE_X49Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.101 r  clk_div_counter[31]_i_10/O
                         net (fo=1, routed)           0.403     7.504    clk_div_counter[31]_i_10_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.628 r  clk_div_counter[31]_i_5/O
                         net (fo=32, routed)          1.248     8.876    clk_div_counter[31]_i_5_n_0
    SLICE_X49Y88         LUT5 (Prop_lut5_I2_O)        0.124     9.000 r  clk_div_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.000    clk_div_counter[5]
    SLICE_X49Y88         FDCE                                         r  clk_div_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.510    14.933    clk_i_IBUF_BUFG
    SLICE_X49Y88         FDCE                                         r  clk_div_counter_reg[5]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X49Y88         FDCE (Setup_fdce_C_D)        0.031    15.204    clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.828ns (22.031%)  route 2.930ns (77.969%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.634     5.237    clk_i_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clk_div_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clk_div_counter_reg[28]/Q
                         net (fo=2, routed)           1.285     6.977    clk_div_counter_reg_n_0_[28]
    SLICE_X49Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.101 r  clk_div_counter[31]_i_10/O
                         net (fo=1, routed)           0.403     7.504    clk_div_counter[31]_i_10_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.628 r  clk_div_counter[31]_i_5/O
                         net (fo=32, routed)          1.243     8.871    clk_div_counter[31]_i_5_n_0
    SLICE_X49Y88         LUT5 (Prop_lut5_I2_O)        0.124     8.995 r  clk_div_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.995    clk_div_counter[4]
    SLICE_X49Y88         FDCE                                         r  clk_div_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.510    14.933    clk_i_IBUF_BUFG
    SLICE_X49Y88         FDCE                                         r  clk_div_counter_reg[4]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X49Y88         FDCE (Setup_fdce_C_D)        0.029    15.202    clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 2.335ns (62.127%)  route 1.423ns (37.873%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.233    clk_i_IBUF_BUFG
    SLICE_X49Y87         FDCE                                         r  clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.426    clk_div_counter_reg_n_0_[2]
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.100 r  clk_div_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.100    clk_div_counter_reg[4]_i_2_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  clk_div_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.214    clk_div_counter_reg[8]_i_2_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  clk_div_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.328    clk_div_counter_reg[12]_i_2_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  clk_div_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.442    clk_div_counter_reg[16]_i_2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  clk_div_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.556    clk_div_counter_reg[20]_i_2_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.670 r  clk_div_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.670    clk_div_counter_reg[24]_i_2_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.784 r  clk_div_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.784    clk_div_counter_reg[28]_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.006 r  clk_div_counter_reg[31]_i_7/O[0]
                         net (fo=1, routed)           0.686     8.692    clk_div_counter_reg[31]_i_7_n_7
    SLICE_X49Y94         LUT5 (Prop_lut5_I4_O)        0.299     8.991 r  clk_div_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     8.991    clk_div_counter[29]
    SLICE_X49Y94         FDCE                                         r  clk_div_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    14.936    clk_i_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  clk_div_counter_reg[29]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y94         FDCE (Setup_fdce_C_D)        0.029    15.205    clk_div_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.828ns (22.084%)  route 2.921ns (77.916%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.634     5.237    clk_i_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clk_div_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clk_div_counter_reg[28]/Q
                         net (fo=2, routed)           1.285     6.977    clk_div_counter_reg_n_0_[28]
    SLICE_X49Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.101 r  clk_div_counter[31]_i_10/O
                         net (fo=1, routed)           0.403     7.504    clk_div_counter[31]_i_10_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.628 r  clk_div_counter[31]_i_5/O
                         net (fo=32, routed)          1.234     8.862    clk_div_counter[31]_i_5_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.986 r  clk_div_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.986    clk_div_counter[9]
    SLICE_X49Y89         FDCE                                         r  clk_div_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.511    14.934    clk_i_IBUF_BUFG
    SLICE_X49Y89         FDCE                                         r  clk_div_counter_reg[9]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X49Y89         FDCE (Setup_fdce_C_D)        0.031    15.205    clk_div_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.828ns (22.208%)  route 2.900ns (77.792%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.631     5.234    clk_i_IBUF_BUFG
    SLICE_X49Y88         FDCE                                         r  clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.696     6.385    clk_div_counter_reg_n_0_[5]
    SLICE_X49Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  clk_div_counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.912    clk_div_counter[31]_i_9_n_0
    SLICE_X49Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.036 r  clk_div_counter[31]_i_4/O
                         net (fo=32, routed)          1.802     8.838    clk_div_counter[31]_i_4_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I1_O)        0.124     8.962 r  clk_div_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     8.962    clk_div_counter[30]
    SLICE_X49Y94         FDCE                                         r  clk_div_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    14.936    clk_i_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  clk_div_counter_reg[30]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y94         FDCE (Setup_fdce_C_D)        0.031    15.207    clk_div_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  6.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.481    clk_i_IBUF_BUFG
    SLICE_X50Y87         FDCE                                         r  clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDCE (Prop_fdce_C_Q)         0.164     1.645 f  clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.821    clk_div_counter_reg_n_0_[0]
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.866 r  clk_div_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    clk_div_counter[0]
    SLICE_X50Y87         FDCE                                         r  clk_div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.996    clk_i_IBUF_BUFG
    SLICE_X50Y87         FDCE                                         r  clk_div_counter_reg[0]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X50Y87         FDCE (Hold_fdce_C_D)         0.120     1.601    clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_1hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.566     1.485    clk_i_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clk_1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clk_1hz_reg/Q
                         net (fo=2, routed)           0.170     1.797    clk
    SLICE_X47Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.842 r  clk_1hz_i_1/O
                         net (fo=1, routed)           0.000     1.842    clk_1hz_i_1_n_0
    SLICE_X47Y93         FDCE                                         r  clk_1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.837     2.002    clk_i_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clk_1hz_reg/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y93         FDCE (Hold_fdce_C_D)         0.091     1.576    clk_1hz_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_digit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.886%)  route 0.216ns (54.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  current_digit_reg[1]/Q
                         net (fo=18, routed)          0.216     1.834    current_digit_reg_n_0_[1]
    SLICE_X51Y68         LUT4 (Prop_lut4_I0_O)        0.042     1.876 r  current_digit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.876    current_digit[2]_i_1_n_0
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.991    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[2]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X51Y68         FDCE (Hold_fdce_C_D)         0.107     1.584    current_digit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_digit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.291%)  route 0.216ns (53.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  current_digit_reg[1]/Q
                         net (fo=18, routed)          0.216     1.834    current_digit_reg_n_0_[1]
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.045     1.879 r  current_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    current_digit[1]_i_1_n_0
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.991    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[1]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X51Y68         FDCE (Hold_fdce_C_D)         0.091     1.568    current_digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 mux_clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_clk_div_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.570%)  route 0.241ns (56.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.555     1.474    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  mux_clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  mux_clk_div_reg[0]/Q
                         net (fo=3, routed)           0.241     1.856    mux_clk_div_reg_n_0_[0]
    SLICE_X55Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.901 r  mux_clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    mux_clk_div[0]
    SLICE_X55Y79         FDCE                                         r  mux_clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.823     1.988    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  mux_clk_div_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X55Y79         FDCE (Hold_fdce_C_D)         0.092     1.566    mux_clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.231ns (44.956%)  route 0.283ns (55.044%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.564     1.483    clk_i_IBUF_BUFG
    SLICE_X49Y89         FDCE                                         r  clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.178     1.802    clk_div_counter_reg_n_0_[10]
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.847 r  clk_div_counter[31]_i_3/O
                         net (fo=32, routed)          0.105     1.952    clk_div_counter[31]_i_3_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.997 r  clk_div_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.997    clk_div_counter[9]
    SLICE_X49Y89         FDCE                                         r  clk_div_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.835     2.000    clk_i_IBUF_BUFG
    SLICE_X49Y89         FDCE                                         r  clk_div_counter_reg[9]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X49Y89         FDCE (Hold_fdce_C_D)         0.092     1.575    clk_div_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 mux_clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_clk_div_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.278ns (47.916%)  route 0.302ns (52.084%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.555     1.474    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  mux_clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.128     1.602 f  mux_clk_div_reg[1]/Q
                         net (fo=2, routed)           0.182     1.784    mux_clk_div_reg_n_0_[1]
    SLICE_X55Y79         LUT6 (Prop_lut6_I1_O)        0.099     1.883 r  mux_clk_div[15]_i_2/O
                         net (fo=18, routed)          0.120     2.004    mux_clk_div[15]_i_2_n_0
    SLICE_X55Y79         LUT2 (Prop_lut2_I0_O)        0.051     2.055 r  mux_clk_div[3]_i_1/O
                         net (fo=1, routed)           0.000     2.055    mux_clk_div[3]
    SLICE_X55Y79         FDCE                                         r  mux_clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.823     1.988    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  mux_clk_div_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X55Y79         FDCE (Hold_fdce_C_D)         0.107     1.581    mux_clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.231ns (40.240%)  route 0.343ns (59.760%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.566     1.485    clk_i_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  clk_div_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clk_div_counter_reg[24]/Q
                         net (fo=2, routed)           0.203     1.830    clk_div_counter_reg_n_0_[24]
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.875 r  clk_div_counter[31]_i_5/O
                         net (fo=32, routed)          0.140     2.014    clk_div_counter[31]_i_5_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.045     2.059 r  clk_div_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     2.059    clk_div_counter[26]
    SLICE_X49Y93         FDCE                                         r  clk_div_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.837     2.002    clk_i_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  clk_div_counter_reg[26]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y93         FDCE (Hold_fdce_C_D)         0.092     1.577    clk_div_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 mux_clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_clk_div_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.272ns (47.372%)  route 0.302ns (52.628%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.555     1.474    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  mux_clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.128     1.602 f  mux_clk_div_reg[1]/Q
                         net (fo=2, routed)           0.182     1.784    mux_clk_div_reg_n_0_[1]
    SLICE_X55Y79         LUT6 (Prop_lut6_I1_O)        0.099     1.883 r  mux_clk_div[15]_i_2/O
                         net (fo=18, routed)          0.120     2.004    mux_clk_div[15]_i_2_n_0
    SLICE_X55Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.049 r  mux_clk_div[2]_i_1/O
                         net (fo=1, routed)           0.000     2.049    mux_clk_div[2]
    SLICE_X55Y79         FDCE                                         r  mux_clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.823     1.988    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  mux_clk_div_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X55Y79         FDCE (Hold_fdce_C_D)         0.092     1.566    mux_clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.358ns (62.020%)  route 0.219ns (37.980%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.565     1.484    clk_i_IBUF_BUFG
    SLICE_X47Y91         FDCE                                         r  clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.116     1.741    clk_div_counter_reg_n_0_[18]
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.851 r  clk_div_counter_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.103     1.955    clk_div_counter_reg[20]_i_2_n_6
    SLICE_X47Y91         LUT5 (Prop_lut5_I4_O)        0.107     2.062 r  clk_div_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.062    clk_div_counter[18]
    SLICE_X47Y91         FDCE                                         r  clk_div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     2.001    clk_i_IBUF_BUFG
    SLICE_X47Y91         FDCE                                         r  clk_div_counter_reg[18]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X47Y91         FDCE (Hold_fdce_C_D)         0.091     1.575    clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.486    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y93    clk_1hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y87    clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y89    clk_div_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y89    clk_div_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y90    clk_div_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y90    clk_div_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y90    clk_div_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y90    clk_div_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y91    clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y93    clk_1hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y93    clk_1hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87    clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87    clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y89    clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y89    clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y89    clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y89    clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y90    clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y90    clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y93    clk_1hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y93    clk_1hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87    clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87    clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y89    clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y89    clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y89    clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y89    clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y90    clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y90    clk_div_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           237 Endpoints
Min Delay           237 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[18]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit_values_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.815ns  (logic 12.384ns (32.749%)  route 25.431ns (67.251%))
  Logic Levels:           40  (CARRY4=23 FDCE=1 LUT2=2 LUT3=5 LUT4=4 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE                         0.000     0.000 r  counter_reg[18]_rep/C
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_reg[18]_rep/Q
                         net (fo=167, routed)         6.385     6.841    counter_reg[18]_rep_n_0
    SLICE_X57Y57         LUT3 (Prop_lut3_I2_O)        0.118     6.959 r  digit_values[3][0]_i_182/O
                         net (fo=4, routed)           0.825     7.784    digit_values[3][0]_i_182_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.371 r  digit_values_reg[1][0]_i_473/CO[3]
                         net (fo=1, routed)           0.000     8.371    digit_values_reg[1][0]_i_473_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  digit_values_reg[1][0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     8.485    digit_values_reg[1][0]_i_321_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  digit_values_reg[1][0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     8.599    digit_values_reg[1][0]_i_315_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  digit_values_reg[1][0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.713    digit_values_reg[1][0]_i_318_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  digit_values_reg[1][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.827    digit_values_reg[1][3]_i_38_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.984 f  digit_values_reg[1][0]_i_542/CO[1]
                         net (fo=24, routed)          1.164    10.148    digit_values_reg[1][0]_i_542_n_2
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.357    10.505 r  digit_values[1][0]_i_566/O
                         net (fo=2, routed)           1.048    11.553    digit_values[1][0]_i_566_n_0
    SLICE_X47Y63         LUT4 (Prop_lut4_I3_O)        0.326    11.879 r  digit_values[1][0]_i_570/O
                         net (fo=1, routed)           0.000    11.879    digit_values[1][0]_i_570_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.429 r  digit_values_reg[1][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    12.429    digit_values_reg[1][0]_i_358_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  digit_values_reg[1][0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    12.543    digit_values_reg[1][0]_i_196_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.765 r  digit_values_reg[1][0]_i_183/O[0]
                         net (fo=2, routed)           0.808    13.573    digit_values_reg[1][0]_i_183_n_7
    SLICE_X45Y65         LUT3 (Prop_lut3_I0_O)        0.327    13.900 r  digit_values[1][0]_i_79/O
                         net (fo=2, routed)           1.028    14.928    digit_values[1][0]_i_79_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.326    15.254 r  digit_values[1][0]_i_83/O
                         net (fo=1, routed)           0.000    15.254    digit_values[1][0]_i_83_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.804 r  digit_values_reg[1][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.804    digit_values_reg[1][0]_i_32_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.026 r  digit_values_reg[1][0]_i_31/O[0]
                         net (fo=10, routed)          0.982    17.008    digit_values_reg[1][0]_i_31_n_7
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.299    17.307 r  digit_values[1][0]_i_71/O
                         net (fo=1, routed)           0.000    17.307    digit_values[1][0]_i_71_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.708 r  digit_values_reg[1][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.708    digit_values_reg[1][0]_i_30_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.042 r  digit_values_reg[1][0]_i_12/O[1]
                         net (fo=46, routed)          0.988    19.031    digit_values_reg[1][0]_i_12_n_6
    SLICE_X51Y66         LUT4 (Prop_lut4_I2_O)        0.303    19.334 r  digit_values[1][0]_i_28/O
                         net (fo=1, routed)           0.000    19.334    digit_values[1][0]_i_28_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.825 r  digit_values_reg[1][0]_i_11/CO[1]
                         net (fo=45, routed)          1.830    21.655    digit_values_reg[1][0]_i_11_n_2
    SLICE_X60Y60         LUT3 (Prop_lut3_I0_O)        0.355    22.010 r  digit_values[1][0]_i_422/O
                         net (fo=78, routed)          2.568    24.578    digit_values[1][0]_i_422_n_0
    SLICE_X67Y59         LUT6 (Prop_lut6_I1_O)        0.328    24.906 r  digit_values[1][0]_i_393/O
                         net (fo=2, routed)           0.510    25.415    digit_values[1][0]_i_393_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.935 r  digit_values_reg[1][0]_i_709/CO[3]
                         net (fo=1, routed)           0.000    25.935    digit_values_reg[1][0]_i_709_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.052 r  digit_values_reg[1][0]_i_586/CO[3]
                         net (fo=1, routed)           0.000    26.052    digit_values_reg[1][0]_i_586_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.169 r  digit_values_reg[1][0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    26.169    digit_values_reg[1][0]_i_386_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.286 r  digit_values_reg[1][0]_i_213/CO[3]
                         net (fo=1, routed)           0.000    26.286    digit_values_reg[1][0]_i_213_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.505 r  digit_values_reg[1][0]_i_451/O[0]
                         net (fo=3, routed)           0.986    27.491    digit_values_reg[1][0]_i_451_n_7
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.295    27.786 r  digit_values[1][0]_i_244/O
                         net (fo=1, routed)           0.532    28.318    digit_values[1][0]_i_244_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    28.855 r  digit_values_reg[1][0]_i_103/O[2]
                         net (fo=3, routed)           0.963    29.818    digit_values_reg[1][0]_i_103_n_5
    SLICE_X66Y62         LUT3 (Prop_lut3_I1_O)        0.302    30.120 r  digit_values[1][0]_i_106/O
                         net (fo=2, routed)           0.668    30.788    digit_values[1][0]_i_106_n_0
    SLICE_X67Y62         LUT5 (Prop_lut5_I1_O)        0.152    30.940 r  digit_values[1][0]_i_40/O
                         net (fo=2, routed)           1.151    32.092    digit_values[1][0]_i_40_n_0
    SLICE_X64Y62         LUT6 (Prop_lut6_I0_O)        0.326    32.418 r  digit_values[1][0]_i_44/O
                         net (fo=1, routed)           0.000    32.418    digit_values[1][0]_i_44_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.058 r  digit_values_reg[1][0]_i_15/O[3]
                         net (fo=2, routed)           0.817    33.874    digit_values_reg[1][0]_i_15_n_4
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    34.180 r  digit_values[1][0]_i_36/O
                         net (fo=1, routed)           0.000    34.180    digit_values[1][0]_i_36_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.760 r  digit_values_reg[1][0]_i_14/O[2]
                         net (fo=1, routed)           1.201    35.961    digit_values_reg[1][0]_i_14_n_5
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.302    36.263 r  digit_values[1][3]_i_3/O
                         net (fo=1, routed)           0.000    36.263    digit_values[1][3]_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    36.515 r  digit_values_reg[1][3]_i_2/O[0]
                         net (fo=3, routed)           0.977    37.492    digit_values_reg[1][3]_i_2_n_7
    SLICE_X57Y66         LUT4 (Prop_lut4_I3_O)        0.323    37.815 r  digit_values[1][3]_i_1/O
                         net (fo=1, routed)           0.000    37.815    digit_values[1][3]_i_1_n_0
    SLICE_X57Y66         FDCE                                         r  digit_values_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit_values_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.787ns  (logic 12.356ns (32.699%)  route 25.431ns (67.301%))
  Logic Levels:           40  (CARRY4=23 FDCE=1 LUT2=2 LUT3=5 LUT4=4 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE                         0.000     0.000 r  counter_reg[18]_rep/C
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_reg[18]_rep/Q
                         net (fo=167, routed)         6.385     6.841    counter_reg[18]_rep_n_0
    SLICE_X57Y57         LUT3 (Prop_lut3_I2_O)        0.118     6.959 r  digit_values[3][0]_i_182/O
                         net (fo=4, routed)           0.825     7.784    digit_values[3][0]_i_182_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.371 r  digit_values_reg[1][0]_i_473/CO[3]
                         net (fo=1, routed)           0.000     8.371    digit_values_reg[1][0]_i_473_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  digit_values_reg[1][0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     8.485    digit_values_reg[1][0]_i_321_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  digit_values_reg[1][0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     8.599    digit_values_reg[1][0]_i_315_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  digit_values_reg[1][0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.713    digit_values_reg[1][0]_i_318_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  digit_values_reg[1][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.827    digit_values_reg[1][3]_i_38_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.984 f  digit_values_reg[1][0]_i_542/CO[1]
                         net (fo=24, routed)          1.164    10.148    digit_values_reg[1][0]_i_542_n_2
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.357    10.505 r  digit_values[1][0]_i_566/O
                         net (fo=2, routed)           1.048    11.553    digit_values[1][0]_i_566_n_0
    SLICE_X47Y63         LUT4 (Prop_lut4_I3_O)        0.326    11.879 r  digit_values[1][0]_i_570/O
                         net (fo=1, routed)           0.000    11.879    digit_values[1][0]_i_570_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.429 r  digit_values_reg[1][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    12.429    digit_values_reg[1][0]_i_358_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  digit_values_reg[1][0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    12.543    digit_values_reg[1][0]_i_196_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.765 r  digit_values_reg[1][0]_i_183/O[0]
                         net (fo=2, routed)           0.808    13.573    digit_values_reg[1][0]_i_183_n_7
    SLICE_X45Y65         LUT3 (Prop_lut3_I0_O)        0.327    13.900 r  digit_values[1][0]_i_79/O
                         net (fo=2, routed)           1.028    14.928    digit_values[1][0]_i_79_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.326    15.254 r  digit_values[1][0]_i_83/O
                         net (fo=1, routed)           0.000    15.254    digit_values[1][0]_i_83_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.804 r  digit_values_reg[1][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.804    digit_values_reg[1][0]_i_32_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.026 r  digit_values_reg[1][0]_i_31/O[0]
                         net (fo=10, routed)          0.982    17.008    digit_values_reg[1][0]_i_31_n_7
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.299    17.307 r  digit_values[1][0]_i_71/O
                         net (fo=1, routed)           0.000    17.307    digit_values[1][0]_i_71_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.708 r  digit_values_reg[1][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.708    digit_values_reg[1][0]_i_30_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.042 r  digit_values_reg[1][0]_i_12/O[1]
                         net (fo=46, routed)          0.988    19.031    digit_values_reg[1][0]_i_12_n_6
    SLICE_X51Y66         LUT4 (Prop_lut4_I2_O)        0.303    19.334 r  digit_values[1][0]_i_28/O
                         net (fo=1, routed)           0.000    19.334    digit_values[1][0]_i_28_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.825 r  digit_values_reg[1][0]_i_11/CO[1]
                         net (fo=45, routed)          1.830    21.655    digit_values_reg[1][0]_i_11_n_2
    SLICE_X60Y60         LUT3 (Prop_lut3_I0_O)        0.355    22.010 r  digit_values[1][0]_i_422/O
                         net (fo=78, routed)          2.568    24.578    digit_values[1][0]_i_422_n_0
    SLICE_X67Y59         LUT6 (Prop_lut6_I1_O)        0.328    24.906 r  digit_values[1][0]_i_393/O
                         net (fo=2, routed)           0.510    25.415    digit_values[1][0]_i_393_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.935 r  digit_values_reg[1][0]_i_709/CO[3]
                         net (fo=1, routed)           0.000    25.935    digit_values_reg[1][0]_i_709_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.052 r  digit_values_reg[1][0]_i_586/CO[3]
                         net (fo=1, routed)           0.000    26.052    digit_values_reg[1][0]_i_586_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.169 r  digit_values_reg[1][0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    26.169    digit_values_reg[1][0]_i_386_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.286 r  digit_values_reg[1][0]_i_213/CO[3]
                         net (fo=1, routed)           0.000    26.286    digit_values_reg[1][0]_i_213_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.505 r  digit_values_reg[1][0]_i_451/O[0]
                         net (fo=3, routed)           0.986    27.491    digit_values_reg[1][0]_i_451_n_7
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.295    27.786 r  digit_values[1][0]_i_244/O
                         net (fo=1, routed)           0.532    28.318    digit_values[1][0]_i_244_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    28.855 r  digit_values_reg[1][0]_i_103/O[2]
                         net (fo=3, routed)           0.963    29.818    digit_values_reg[1][0]_i_103_n_5
    SLICE_X66Y62         LUT3 (Prop_lut3_I1_O)        0.302    30.120 r  digit_values[1][0]_i_106/O
                         net (fo=2, routed)           0.668    30.788    digit_values[1][0]_i_106_n_0
    SLICE_X67Y62         LUT5 (Prop_lut5_I1_O)        0.152    30.940 r  digit_values[1][0]_i_40/O
                         net (fo=2, routed)           1.151    32.092    digit_values[1][0]_i_40_n_0
    SLICE_X64Y62         LUT6 (Prop_lut6_I0_O)        0.326    32.418 r  digit_values[1][0]_i_44/O
                         net (fo=1, routed)           0.000    32.418    digit_values[1][0]_i_44_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.058 r  digit_values_reg[1][0]_i_15/O[3]
                         net (fo=2, routed)           0.817    33.874    digit_values_reg[1][0]_i_15_n_4
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    34.180 r  digit_values[1][0]_i_36/O
                         net (fo=1, routed)           0.000    34.180    digit_values[1][0]_i_36_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.760 r  digit_values_reg[1][0]_i_14/O[2]
                         net (fo=1, routed)           1.201    35.961    digit_values_reg[1][0]_i_14_n_5
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.302    36.263 r  digit_values[1][3]_i_3/O
                         net (fo=1, routed)           0.000    36.263    digit_values[1][3]_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    36.515 r  digit_values_reg[1][3]_i_2/O[0]
                         net (fo=3, routed)           0.977    37.492    digit_values_reg[1][3]_i_2_n_7
    SLICE_X57Y66         LUT4 (Prop_lut4_I0_O)        0.295    37.787 r  digit_values[1][1]_i_1/O
                         net (fo=1, routed)           0.000    37.787    digit_values[1][1]_i_1_n_0
    SLICE_X57Y66         FDCE                                         r  digit_values_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit_values_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.786ns  (logic 12.356ns (32.700%)  route 25.430ns (67.300%))
  Logic Levels:           40  (CARRY4=23 FDCE=1 LUT2=2 LUT3=5 LUT4=4 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE                         0.000     0.000 r  counter_reg[18]_rep/C
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_reg[18]_rep/Q
                         net (fo=167, routed)         6.385     6.841    counter_reg[18]_rep_n_0
    SLICE_X57Y57         LUT3 (Prop_lut3_I2_O)        0.118     6.959 r  digit_values[3][0]_i_182/O
                         net (fo=4, routed)           0.825     7.784    digit_values[3][0]_i_182_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.371 r  digit_values_reg[1][0]_i_473/CO[3]
                         net (fo=1, routed)           0.000     8.371    digit_values_reg[1][0]_i_473_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  digit_values_reg[1][0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     8.485    digit_values_reg[1][0]_i_321_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  digit_values_reg[1][0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     8.599    digit_values_reg[1][0]_i_315_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  digit_values_reg[1][0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.713    digit_values_reg[1][0]_i_318_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  digit_values_reg[1][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.827    digit_values_reg[1][3]_i_38_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.984 f  digit_values_reg[1][0]_i_542/CO[1]
                         net (fo=24, routed)          1.164    10.148    digit_values_reg[1][0]_i_542_n_2
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.357    10.505 r  digit_values[1][0]_i_566/O
                         net (fo=2, routed)           1.048    11.553    digit_values[1][0]_i_566_n_0
    SLICE_X47Y63         LUT4 (Prop_lut4_I3_O)        0.326    11.879 r  digit_values[1][0]_i_570/O
                         net (fo=1, routed)           0.000    11.879    digit_values[1][0]_i_570_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.429 r  digit_values_reg[1][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    12.429    digit_values_reg[1][0]_i_358_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  digit_values_reg[1][0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    12.543    digit_values_reg[1][0]_i_196_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.765 r  digit_values_reg[1][0]_i_183/O[0]
                         net (fo=2, routed)           0.808    13.573    digit_values_reg[1][0]_i_183_n_7
    SLICE_X45Y65         LUT3 (Prop_lut3_I0_O)        0.327    13.900 r  digit_values[1][0]_i_79/O
                         net (fo=2, routed)           1.028    14.928    digit_values[1][0]_i_79_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.326    15.254 r  digit_values[1][0]_i_83/O
                         net (fo=1, routed)           0.000    15.254    digit_values[1][0]_i_83_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.804 r  digit_values_reg[1][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.804    digit_values_reg[1][0]_i_32_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.026 r  digit_values_reg[1][0]_i_31/O[0]
                         net (fo=10, routed)          0.982    17.008    digit_values_reg[1][0]_i_31_n_7
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.299    17.307 r  digit_values[1][0]_i_71/O
                         net (fo=1, routed)           0.000    17.307    digit_values[1][0]_i_71_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.708 r  digit_values_reg[1][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.708    digit_values_reg[1][0]_i_30_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.042 r  digit_values_reg[1][0]_i_12/O[1]
                         net (fo=46, routed)          0.988    19.031    digit_values_reg[1][0]_i_12_n_6
    SLICE_X51Y66         LUT4 (Prop_lut4_I2_O)        0.303    19.334 r  digit_values[1][0]_i_28/O
                         net (fo=1, routed)           0.000    19.334    digit_values[1][0]_i_28_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.825 r  digit_values_reg[1][0]_i_11/CO[1]
                         net (fo=45, routed)          1.830    21.655    digit_values_reg[1][0]_i_11_n_2
    SLICE_X60Y60         LUT3 (Prop_lut3_I0_O)        0.355    22.010 r  digit_values[1][0]_i_422/O
                         net (fo=78, routed)          2.568    24.578    digit_values[1][0]_i_422_n_0
    SLICE_X67Y59         LUT6 (Prop_lut6_I1_O)        0.328    24.906 r  digit_values[1][0]_i_393/O
                         net (fo=2, routed)           0.510    25.415    digit_values[1][0]_i_393_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.935 r  digit_values_reg[1][0]_i_709/CO[3]
                         net (fo=1, routed)           0.000    25.935    digit_values_reg[1][0]_i_709_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.052 r  digit_values_reg[1][0]_i_586/CO[3]
                         net (fo=1, routed)           0.000    26.052    digit_values_reg[1][0]_i_586_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.169 r  digit_values_reg[1][0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    26.169    digit_values_reg[1][0]_i_386_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.286 r  digit_values_reg[1][0]_i_213/CO[3]
                         net (fo=1, routed)           0.000    26.286    digit_values_reg[1][0]_i_213_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.505 r  digit_values_reg[1][0]_i_451/O[0]
                         net (fo=3, routed)           0.986    27.491    digit_values_reg[1][0]_i_451_n_7
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.295    27.786 r  digit_values[1][0]_i_244/O
                         net (fo=1, routed)           0.532    28.318    digit_values[1][0]_i_244_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    28.855 r  digit_values_reg[1][0]_i_103/O[2]
                         net (fo=3, routed)           0.963    29.818    digit_values_reg[1][0]_i_103_n_5
    SLICE_X66Y62         LUT3 (Prop_lut3_I1_O)        0.302    30.120 r  digit_values[1][0]_i_106/O
                         net (fo=2, routed)           0.668    30.788    digit_values[1][0]_i_106_n_0
    SLICE_X67Y62         LUT5 (Prop_lut5_I1_O)        0.152    30.940 r  digit_values[1][0]_i_40/O
                         net (fo=2, routed)           1.151    32.092    digit_values[1][0]_i_40_n_0
    SLICE_X64Y62         LUT6 (Prop_lut6_I0_O)        0.326    32.418 r  digit_values[1][0]_i_44/O
                         net (fo=1, routed)           0.000    32.418    digit_values[1][0]_i_44_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.058 r  digit_values_reg[1][0]_i_15/O[3]
                         net (fo=2, routed)           0.817    33.874    digit_values_reg[1][0]_i_15_n_4
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    34.180 r  digit_values[1][0]_i_36/O
                         net (fo=1, routed)           0.000    34.180    digit_values[1][0]_i_36_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.760 r  digit_values_reg[1][0]_i_14/O[2]
                         net (fo=1, routed)           1.201    35.961    digit_values_reg[1][0]_i_14_n_5
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.302    36.263 r  digit_values[1][3]_i_3/O
                         net (fo=1, routed)           0.000    36.263    digit_values[1][3]_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    36.515 r  digit_values_reg[1][3]_i_2/O[0]
                         net (fo=3, routed)           0.976    37.491    digit_values_reg[1][3]_i_2_n_7
    SLICE_X57Y66         LUT4 (Prop_lut4_I3_O)        0.295    37.786 r  digit_values[1][2]_i_1/O
                         net (fo=1, routed)           0.000    37.786    digit_values[1][2]_i_1_n_0
    SLICE_X57Y66         FDCE                                         r  digit_values_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit_values_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.023ns  (logic 10.823ns (30.903%)  route 24.200ns (69.097%))
  Logic Levels:           38  (CARRY4=22 FDCE=1 LUT2=1 LUT3=4 LUT4=3 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDCE                         0.000     0.000 r  counter_reg[5]_rep/C
    SLICE_X51Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[5]_rep/Q
                         net (fo=185, routed)         4.906     5.362    counter_reg[5]_rep_n_0
    SLICE_X38Y53         LUT3 (Prop_lut3_I2_O)        0.152     5.514 r  digit_values[4][0]_i_385/O
                         net (fo=2, routed)           1.065     6.579    digit_values[4][0]_i_385_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609     7.188 r  digit_values_reg[2][0]_i_467/CO[3]
                         net (fo=1, routed)           0.000     7.188    digit_values_reg[2][0]_i_467_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  digit_values_reg[2][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000     7.302    digit_values_reg[2][0]_i_326_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  digit_values_reg[2][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000     7.416    digit_values_reg[2][0]_i_137_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  digit_values_reg[2][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.530    digit_values_reg[2][0]_i_64_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.843 r  digit_values_reg[2][0]_i_57/O[3]
                         net (fo=4, routed)           1.157     8.999    digit_values_reg[2][0]_i_57_n_4
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.306     9.305 r  digit_values[2][0]_i_60/O
                         net (fo=1, routed)           0.975    10.281    digit_values[2][0]_i_60_n_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I4_O)        0.124    10.405 r  digit_values[2][0]_i_17/O
                         net (fo=2, routed)           1.184    11.588    digit_values[2][0]_i_17_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I0_O)        0.124    11.712 r  digit_values[2][0]_i_21/O
                         net (fo=1, routed)           0.000    11.712    digit_values[2][0]_i_21_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.113 r  digit_values_reg[2][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.113    digit_values_reg[2][0]_i_10_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.426 r  digit_values_reg[2][3]_i_5/O[3]
                         net (fo=18, routed)          2.249    14.675    digit_values_reg[2][3]_i_5_n_4
    SLICE_X28Y72         LUT3 (Prop_lut3_I2_O)        0.334    15.009 r  digit_values[2][0]_i_606/O
                         net (fo=2, routed)           0.863    15.872    digit_values[2][0]_i_606_n_0
    SLICE_X28Y72         LUT4 (Prop_lut4_I3_O)        0.326    16.198 r  digit_values[2][0]_i_610/O
                         net (fo=1, routed)           0.000    16.198    digit_values[2][0]_i_610_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.748 r  digit_values_reg[2][0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    16.748    digit_values_reg[2][0]_i_500_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.862 r  digit_values_reg[2][0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    16.862    digit_values_reg[2][0]_i_365_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.976 r  digit_values_reg[2][0]_i_201/CO[3]
                         net (fo=1, routed)           0.009    16.985    digit_values_reg[2][0]_i_201_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.099 r  digit_values_reg[2][0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.099    digit_values_reg[2][0]_i_82_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  digit_values_reg[2][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.213    digit_values_reg[2][0]_i_28_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.547 r  digit_values_reg[2][0]_i_12/O[1]
                         net (fo=3, routed)           0.979    18.526    digit_values_reg[2][0]_i_12_n_6
    SLICE_X31Y77         LUT4 (Prop_lut4_I2_O)        0.303    18.829 r  digit_values[2][0]_i_78/O
                         net (fo=1, routed)           0.000    18.829    digit_values[2][0]_i_78_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.230 r  digit_values_reg[2][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.230    digit_values_reg[2][0]_i_25_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.501 r  digit_values_reg[2][0]_i_11/CO[0]
                         net (fo=36, routed)          1.440    20.941    digit_values_reg[2][0]_i_11_n_3
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.399    21.340 r  digit_values[2][0]_i_427/O
                         net (fo=117, routed)         2.517    23.856    digit_values[2][0]_i_427_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I2_O)        0.332    24.188 r  digit_values[2][0]_i_305/O
                         net (fo=4, routed)           0.970    25.159    digit_values[2][0]_i_305_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124    25.283 r  digit_values[2][0]_i_552/O
                         net (fo=1, routed)           0.000    25.283    digit_values[2][0]_i_552_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.681 r  digit_values_reg[2][0]_i_401/CO[3]
                         net (fo=1, routed)           0.009    25.690    digit_values_reg[2][0]_i_401_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.929 r  digit_values_reg[2][0]_i_237/O[2]
                         net (fo=2, routed)           0.582    26.511    digit_values_reg[2][0]_i_237_n_5
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.296    26.807 f  digit_values[2][0]_i_242/O
                         net (fo=2, routed)           1.458    28.265    digit_values[2][0]_i_242_n_0
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.326    28.591 r  digit_values[2][0]_i_101/O
                         net (fo=2, routed)           0.727    29.318    digit_values[2][0]_i_101_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.838 r  digit_values_reg[2][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.838    digit_values_reg[2][0]_i_38_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.153 r  digit_values_reg[2][0]_i_15/O[3]
                         net (fo=2, routed)           1.157    31.310    digit_values_reg[2][0]_i_15_n_4
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.307    31.617 r  digit_values[2][0]_i_37/O
                         net (fo=1, routed)           0.000    31.617    digit_values[2][0]_i_37_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.844 r  digit_values_reg[2][0]_i_14/O[1]
                         net (fo=1, routed)           1.010    32.854    digit_values_reg[2][0]_i_14_n_6
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.303    33.157 r  digit_values[2][0]_i_6/O
                         net (fo=1, routed)           0.000    33.157    digit_values[2][0]_i_6_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.558 r  digit_values_reg[2][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.558    digit_values_reg[2][0]_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.780 r  digit_values_reg[2][3]_i_2/O[0]
                         net (fo=3, routed)           0.944    34.724    digit_values_reg[2][3]_i_2_n_7
    SLICE_X43Y67         LUT4 (Prop_lut4_I0_O)        0.299    35.023 r  digit_values[2][1]_i_1/O
                         net (fo=1, routed)           0.000    35.023    digit_values[2][1]_i_1_n_0
    SLICE_X43Y67         FDCE                                         r  digit_values_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit_values_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.855ns  (logic 10.823ns (31.052%)  route 24.032ns (68.948%))
  Logic Levels:           38  (CARRY4=22 FDCE=1 LUT2=1 LUT3=4 LUT4=3 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDCE                         0.000     0.000 r  counter_reg[5]_rep/C
    SLICE_X51Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[5]_rep/Q
                         net (fo=185, routed)         4.906     5.362    counter_reg[5]_rep_n_0
    SLICE_X38Y53         LUT3 (Prop_lut3_I2_O)        0.152     5.514 r  digit_values[4][0]_i_385/O
                         net (fo=2, routed)           1.065     6.579    digit_values[4][0]_i_385_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609     7.188 r  digit_values_reg[2][0]_i_467/CO[3]
                         net (fo=1, routed)           0.000     7.188    digit_values_reg[2][0]_i_467_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  digit_values_reg[2][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000     7.302    digit_values_reg[2][0]_i_326_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  digit_values_reg[2][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000     7.416    digit_values_reg[2][0]_i_137_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  digit_values_reg[2][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.530    digit_values_reg[2][0]_i_64_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.843 r  digit_values_reg[2][0]_i_57/O[3]
                         net (fo=4, routed)           1.157     8.999    digit_values_reg[2][0]_i_57_n_4
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.306     9.305 r  digit_values[2][0]_i_60/O
                         net (fo=1, routed)           0.975    10.281    digit_values[2][0]_i_60_n_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I4_O)        0.124    10.405 r  digit_values[2][0]_i_17/O
                         net (fo=2, routed)           1.184    11.588    digit_values[2][0]_i_17_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I0_O)        0.124    11.712 r  digit_values[2][0]_i_21/O
                         net (fo=1, routed)           0.000    11.712    digit_values[2][0]_i_21_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.113 r  digit_values_reg[2][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.113    digit_values_reg[2][0]_i_10_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.426 r  digit_values_reg[2][3]_i_5/O[3]
                         net (fo=18, routed)          2.249    14.675    digit_values_reg[2][3]_i_5_n_4
    SLICE_X28Y72         LUT3 (Prop_lut3_I2_O)        0.334    15.009 r  digit_values[2][0]_i_606/O
                         net (fo=2, routed)           0.863    15.872    digit_values[2][0]_i_606_n_0
    SLICE_X28Y72         LUT4 (Prop_lut4_I3_O)        0.326    16.198 r  digit_values[2][0]_i_610/O
                         net (fo=1, routed)           0.000    16.198    digit_values[2][0]_i_610_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.748 r  digit_values_reg[2][0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    16.748    digit_values_reg[2][0]_i_500_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.862 r  digit_values_reg[2][0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    16.862    digit_values_reg[2][0]_i_365_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.976 r  digit_values_reg[2][0]_i_201/CO[3]
                         net (fo=1, routed)           0.009    16.985    digit_values_reg[2][0]_i_201_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.099 r  digit_values_reg[2][0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.099    digit_values_reg[2][0]_i_82_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  digit_values_reg[2][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.213    digit_values_reg[2][0]_i_28_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.547 r  digit_values_reg[2][0]_i_12/O[1]
                         net (fo=3, routed)           0.979    18.526    digit_values_reg[2][0]_i_12_n_6
    SLICE_X31Y77         LUT4 (Prop_lut4_I2_O)        0.303    18.829 r  digit_values[2][0]_i_78/O
                         net (fo=1, routed)           0.000    18.829    digit_values[2][0]_i_78_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.230 r  digit_values_reg[2][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.230    digit_values_reg[2][0]_i_25_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.501 r  digit_values_reg[2][0]_i_11/CO[0]
                         net (fo=36, routed)          1.440    20.941    digit_values_reg[2][0]_i_11_n_3
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.399    21.340 r  digit_values[2][0]_i_427/O
                         net (fo=117, routed)         2.517    23.856    digit_values[2][0]_i_427_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I2_O)        0.332    24.188 r  digit_values[2][0]_i_305/O
                         net (fo=4, routed)           0.970    25.159    digit_values[2][0]_i_305_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124    25.283 r  digit_values[2][0]_i_552/O
                         net (fo=1, routed)           0.000    25.283    digit_values[2][0]_i_552_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.681 r  digit_values_reg[2][0]_i_401/CO[3]
                         net (fo=1, routed)           0.009    25.690    digit_values_reg[2][0]_i_401_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.929 r  digit_values_reg[2][0]_i_237/O[2]
                         net (fo=2, routed)           0.582    26.511    digit_values_reg[2][0]_i_237_n_5
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.296    26.807 f  digit_values[2][0]_i_242/O
                         net (fo=2, routed)           1.458    28.265    digit_values[2][0]_i_242_n_0
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.326    28.591 r  digit_values[2][0]_i_101/O
                         net (fo=2, routed)           0.727    29.318    digit_values[2][0]_i_101_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.838 r  digit_values_reg[2][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.838    digit_values_reg[2][0]_i_38_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.153 r  digit_values_reg[2][0]_i_15/O[3]
                         net (fo=2, routed)           1.157    31.310    digit_values_reg[2][0]_i_15_n_4
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.307    31.617 r  digit_values[2][0]_i_37/O
                         net (fo=1, routed)           0.000    31.617    digit_values[2][0]_i_37_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.844 r  digit_values_reg[2][0]_i_14/O[1]
                         net (fo=1, routed)           1.010    32.854    digit_values_reg[2][0]_i_14_n_6
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.303    33.157 r  digit_values[2][0]_i_6/O
                         net (fo=1, routed)           0.000    33.157    digit_values[2][0]_i_6_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.558 r  digit_values_reg[2][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.558    digit_values_reg[2][0]_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.780 r  digit_values_reg[2][3]_i_2/O[0]
                         net (fo=3, routed)           0.776    34.556    digit_values_reg[2][3]_i_2_n_7
    SLICE_X43Y67         LUT4 (Prop_lut4_I3_O)        0.299    34.855 r  digit_values[2][2]_i_1/O
                         net (fo=1, routed)           0.000    34.855    digit_values[2][2]_i_1_n_0
    SLICE_X43Y67         FDCE                                         r  digit_values_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit_values_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.850ns  (logic 10.818ns (31.042%)  route 24.032ns (68.958%))
  Logic Levels:           38  (CARRY4=22 FDCE=1 LUT2=1 LUT3=4 LUT4=3 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDCE                         0.000     0.000 r  counter_reg[5]_rep/C
    SLICE_X51Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[5]_rep/Q
                         net (fo=185, routed)         4.906     5.362    counter_reg[5]_rep_n_0
    SLICE_X38Y53         LUT3 (Prop_lut3_I2_O)        0.152     5.514 r  digit_values[4][0]_i_385/O
                         net (fo=2, routed)           1.065     6.579    digit_values[4][0]_i_385_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609     7.188 r  digit_values_reg[2][0]_i_467/CO[3]
                         net (fo=1, routed)           0.000     7.188    digit_values_reg[2][0]_i_467_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  digit_values_reg[2][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000     7.302    digit_values_reg[2][0]_i_326_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  digit_values_reg[2][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000     7.416    digit_values_reg[2][0]_i_137_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  digit_values_reg[2][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.530    digit_values_reg[2][0]_i_64_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.843 r  digit_values_reg[2][0]_i_57/O[3]
                         net (fo=4, routed)           1.157     8.999    digit_values_reg[2][0]_i_57_n_4
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.306     9.305 r  digit_values[2][0]_i_60/O
                         net (fo=1, routed)           0.975    10.281    digit_values[2][0]_i_60_n_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I4_O)        0.124    10.405 r  digit_values[2][0]_i_17/O
                         net (fo=2, routed)           1.184    11.588    digit_values[2][0]_i_17_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I0_O)        0.124    11.712 r  digit_values[2][0]_i_21/O
                         net (fo=1, routed)           0.000    11.712    digit_values[2][0]_i_21_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.113 r  digit_values_reg[2][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.113    digit_values_reg[2][0]_i_10_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.426 r  digit_values_reg[2][3]_i_5/O[3]
                         net (fo=18, routed)          2.249    14.675    digit_values_reg[2][3]_i_5_n_4
    SLICE_X28Y72         LUT3 (Prop_lut3_I2_O)        0.334    15.009 r  digit_values[2][0]_i_606/O
                         net (fo=2, routed)           0.863    15.872    digit_values[2][0]_i_606_n_0
    SLICE_X28Y72         LUT4 (Prop_lut4_I3_O)        0.326    16.198 r  digit_values[2][0]_i_610/O
                         net (fo=1, routed)           0.000    16.198    digit_values[2][0]_i_610_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.748 r  digit_values_reg[2][0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    16.748    digit_values_reg[2][0]_i_500_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.862 r  digit_values_reg[2][0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    16.862    digit_values_reg[2][0]_i_365_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.976 r  digit_values_reg[2][0]_i_201/CO[3]
                         net (fo=1, routed)           0.009    16.985    digit_values_reg[2][0]_i_201_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.099 r  digit_values_reg[2][0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.099    digit_values_reg[2][0]_i_82_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  digit_values_reg[2][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.213    digit_values_reg[2][0]_i_28_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.547 r  digit_values_reg[2][0]_i_12/O[1]
                         net (fo=3, routed)           0.979    18.526    digit_values_reg[2][0]_i_12_n_6
    SLICE_X31Y77         LUT4 (Prop_lut4_I2_O)        0.303    18.829 r  digit_values[2][0]_i_78/O
                         net (fo=1, routed)           0.000    18.829    digit_values[2][0]_i_78_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.230 r  digit_values_reg[2][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.230    digit_values_reg[2][0]_i_25_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.501 r  digit_values_reg[2][0]_i_11/CO[0]
                         net (fo=36, routed)          1.440    20.941    digit_values_reg[2][0]_i_11_n_3
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.399    21.340 r  digit_values[2][0]_i_427/O
                         net (fo=117, routed)         2.517    23.856    digit_values[2][0]_i_427_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I2_O)        0.332    24.188 r  digit_values[2][0]_i_305/O
                         net (fo=4, routed)           0.970    25.159    digit_values[2][0]_i_305_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124    25.283 r  digit_values[2][0]_i_552/O
                         net (fo=1, routed)           0.000    25.283    digit_values[2][0]_i_552_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.681 r  digit_values_reg[2][0]_i_401/CO[3]
                         net (fo=1, routed)           0.009    25.690    digit_values_reg[2][0]_i_401_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.929 r  digit_values_reg[2][0]_i_237/O[2]
                         net (fo=2, routed)           0.582    26.511    digit_values_reg[2][0]_i_237_n_5
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.296    26.807 f  digit_values[2][0]_i_242/O
                         net (fo=2, routed)           1.458    28.265    digit_values[2][0]_i_242_n_0
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.326    28.591 r  digit_values[2][0]_i_101/O
                         net (fo=2, routed)           0.727    29.318    digit_values[2][0]_i_101_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.838 r  digit_values_reg[2][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.838    digit_values_reg[2][0]_i_38_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.153 r  digit_values_reg[2][0]_i_15/O[3]
                         net (fo=2, routed)           1.157    31.310    digit_values_reg[2][0]_i_15_n_4
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.307    31.617 r  digit_values[2][0]_i_37/O
                         net (fo=1, routed)           0.000    31.617    digit_values[2][0]_i_37_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.844 r  digit_values_reg[2][0]_i_14/O[1]
                         net (fo=1, routed)           1.010    32.854    digit_values_reg[2][0]_i_14_n_6
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.303    33.157 r  digit_values[2][0]_i_6/O
                         net (fo=1, routed)           0.000    33.157    digit_values[2][0]_i_6_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.558 r  digit_values_reg[2][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.558    digit_values_reg[2][0]_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.780 r  digit_values_reg[2][3]_i_2/O[0]
                         net (fo=3, routed)           0.776    34.556    digit_values_reg[2][3]_i_2_n_7
    SLICE_X43Y67         LUT4 (Prop_lut4_I1_O)        0.294    34.850 r  digit_values[2][3]_i_1/O
                         net (fo=1, routed)           0.000    34.850    digit_values[2][3]_i_1_n_0
    SLICE_X43Y67         FDCE                                         r  digit_values_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit_values_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.052ns  (logic 8.348ns (24.516%)  route 25.704ns (75.484%))
  Logic Levels:           33  (CARRY4=13 FDCE=1 LUT3=4 LUT4=3 LUT5=2 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE                         0.000     0.000 r  counter_reg[18]_rep/C
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_reg[18]_rep/Q
                         net (fo=167, routed)         6.385     6.841    counter_reg[18]_rep_n_0
    SLICE_X57Y57         LUT3 (Prop_lut3_I2_O)        0.118     6.959 r  digit_values[3][0]_i_182/O
                         net (fo=4, routed)           0.647     7.606    digit_values[3][0]_i_182_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.193 r  digit_values_reg[3][0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     8.193    digit_values_reg[3][0]_i_83_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.527 r  digit_values_reg[3][0]_i_44/O[1]
                         net (fo=3, routed)           0.967     9.494    digit_values_reg[3][0]_i_44_n_6
    SLICE_X57Y56         LUT3 (Prop_lut3_I0_O)        0.303     9.797 r  digit_values[3][0]_i_80/O
                         net (fo=2, routed)           0.948    10.745    digit_values[3][0]_i_80_n_0
    SLICE_X53Y56         LUT5 (Prop_lut5_I0_O)        0.152    10.897 r  digit_values[3][0]_i_30/O
                         net (fo=2, routed)           1.149    12.046    digit_values[3][0]_i_30_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.326    12.372 r  digit_values[3][0]_i_34/O
                         net (fo=1, routed)           0.000    12.372    digit_values[3][0]_i_34_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.922 r  digit_values_reg[3][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.922    digit_values_reg[3][0]_i_6_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.036 r  digit_values_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.036    digit_values_reg[3][0]_i_2_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  digit_values_reg[3][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.150    digit_values_reg[3][3]_i_8_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.264 r  digit_values_reg[3][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.264    digit_values_reg[3][3]_i_33_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.486 r  digit_values_reg[3][3]_i_51/O[0]
                         net (fo=13, routed)          1.576    15.062    digit_values_reg[3][3]_i_51_n_7
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    15.394 r  digit_values[3][0]_i_377/O
                         net (fo=2, routed)           1.005    16.399    digit_values[3][0]_i_377_n_0
    SLICE_X56Y65         LUT4 (Prop_lut4_I3_O)        0.355    16.754 r  digit_values[3][0]_i_381/O
                         net (fo=1, routed)           0.000    16.754    digit_values[3][0]_i_381_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.267 r  digit_values_reg[3][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    17.267    digit_values_reg[3][0]_i_331_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.582 r  digit_values_reg[3][0]_i_273/O[3]
                         net (fo=2, routed)           0.992    18.574    digit_values_reg[3][0]_i_273_n_4
    SLICE_X54Y66         LUT3 (Prop_lut3_I1_O)        0.335    18.909 r  digit_values[3][0]_i_201/O
                         net (fo=2, routed)           0.859    19.769    digit_values[3][0]_i_201_n_0
    SLICE_X54Y66         LUT4 (Prop_lut4_I3_O)        0.348    20.117 r  digit_values[3][0]_i_205/O
                         net (fo=1, routed)           0.000    20.117    digit_values[3][0]_i_205_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.497 r  digit_values_reg[3][0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    20.497    digit_values_reg[3][0]_i_133_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.614 r  digit_values_reg[3][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.614    digit_values_reg[3][0]_i_56_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.929 r  digit_values_reg[3][0]_i_24/O[3]
                         net (fo=3, routed)           0.804    21.732    digit_values_reg[3][0]_i_24_n_4
    SLICE_X53Y68         LUT4 (Prop_lut4_I1_O)        0.307    22.039 r  digit_values[3][0]_i_20/O
                         net (fo=1, routed)           0.000    22.039    digit_values[3][0]_i_20_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.440 r  digit_values_reg[3][0]_i_3/CO[3]
                         net (fo=24, routed)          2.298    24.738    digit_values_reg[3][0]_i_3_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I1_O)        0.124    24.862 r  digit_values[3][3]_i_150/O
                         net (fo=5, routed)           1.047    25.909    digit_values[3][3]_i_150_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I3_O)        0.124    26.033 r  digit_values[3][3]_i_144/O
                         net (fo=3, routed)           0.892    26.926    digit_values[3][3]_i_144_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I5_O)        0.124    27.050 r  digit_values[3][3]_i_127/O
                         net (fo=3, routed)           1.030    28.080    digit_values[3][3]_i_127_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.124    28.204 r  digit_values[3][3]_i_111/O
                         net (fo=3, routed)           0.814    29.017    digit_values[3][3]_i_111_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I5_O)        0.124    29.142 r  digit_values[3][3]_i_83/O
                         net (fo=2, routed)           0.976    30.117    digit_values[3][3]_i_83_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    30.241 f  digit_values[3][3]_i_45/O
                         net (fo=2, routed)           0.678    30.919    digit_values[3][3]_i_45_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I4_O)        0.124    31.043 r  digit_values[3][3]_i_27/O
                         net (fo=6, routed)           0.985    32.028    digit_values[3][3]_i_27_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.152 r  digit_values[3][3]_i_10/O
                         net (fo=2, routed)           0.676    32.827    digit_values[3][3]_i_10_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.951 r  digit_values[3][3]_i_7/O
                         net (fo=3, routed)           0.976    33.928    digit_values[3][3]_i_7_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124    34.052 r  digit_values[3][1]_i_1/O
                         net (fo=1, routed)           0.000    34.052    digit_values[3][1]_i_1_n_0
    SLICE_X55Y70         FDCE                                         r  digit_values_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit_values_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.751ns  (logic 8.348ns (24.734%)  route 25.403ns (75.266%))
  Logic Levels:           33  (CARRY4=13 FDCE=1 LUT3=4 LUT4=3 LUT5=2 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE                         0.000     0.000 r  counter_reg[18]_rep/C
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_reg[18]_rep/Q
                         net (fo=167, routed)         6.385     6.841    counter_reg[18]_rep_n_0
    SLICE_X57Y57         LUT3 (Prop_lut3_I2_O)        0.118     6.959 r  digit_values[3][0]_i_182/O
                         net (fo=4, routed)           0.647     7.606    digit_values[3][0]_i_182_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.193 r  digit_values_reg[3][0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     8.193    digit_values_reg[3][0]_i_83_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.527 r  digit_values_reg[3][0]_i_44/O[1]
                         net (fo=3, routed)           0.967     9.494    digit_values_reg[3][0]_i_44_n_6
    SLICE_X57Y56         LUT3 (Prop_lut3_I0_O)        0.303     9.797 r  digit_values[3][0]_i_80/O
                         net (fo=2, routed)           0.948    10.745    digit_values[3][0]_i_80_n_0
    SLICE_X53Y56         LUT5 (Prop_lut5_I0_O)        0.152    10.897 r  digit_values[3][0]_i_30/O
                         net (fo=2, routed)           1.149    12.046    digit_values[3][0]_i_30_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.326    12.372 r  digit_values[3][0]_i_34/O
                         net (fo=1, routed)           0.000    12.372    digit_values[3][0]_i_34_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.922 r  digit_values_reg[3][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.922    digit_values_reg[3][0]_i_6_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.036 r  digit_values_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.036    digit_values_reg[3][0]_i_2_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  digit_values_reg[3][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.150    digit_values_reg[3][3]_i_8_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.264 r  digit_values_reg[3][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.264    digit_values_reg[3][3]_i_33_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.486 r  digit_values_reg[3][3]_i_51/O[0]
                         net (fo=13, routed)          1.576    15.062    digit_values_reg[3][3]_i_51_n_7
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    15.394 r  digit_values[3][0]_i_377/O
                         net (fo=2, routed)           1.005    16.399    digit_values[3][0]_i_377_n_0
    SLICE_X56Y65         LUT4 (Prop_lut4_I3_O)        0.355    16.754 r  digit_values[3][0]_i_381/O
                         net (fo=1, routed)           0.000    16.754    digit_values[3][0]_i_381_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.267 r  digit_values_reg[3][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    17.267    digit_values_reg[3][0]_i_331_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.582 r  digit_values_reg[3][0]_i_273/O[3]
                         net (fo=2, routed)           0.992    18.574    digit_values_reg[3][0]_i_273_n_4
    SLICE_X54Y66         LUT3 (Prop_lut3_I1_O)        0.335    18.909 r  digit_values[3][0]_i_201/O
                         net (fo=2, routed)           0.859    19.769    digit_values[3][0]_i_201_n_0
    SLICE_X54Y66         LUT4 (Prop_lut4_I3_O)        0.348    20.117 r  digit_values[3][0]_i_205/O
                         net (fo=1, routed)           0.000    20.117    digit_values[3][0]_i_205_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.497 r  digit_values_reg[3][0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    20.497    digit_values_reg[3][0]_i_133_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.614 r  digit_values_reg[3][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.614    digit_values_reg[3][0]_i_56_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.929 r  digit_values_reg[3][0]_i_24/O[3]
                         net (fo=3, routed)           0.804    21.732    digit_values_reg[3][0]_i_24_n_4
    SLICE_X53Y68         LUT4 (Prop_lut4_I1_O)        0.307    22.039 r  digit_values[3][0]_i_20/O
                         net (fo=1, routed)           0.000    22.039    digit_values[3][0]_i_20_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.440 r  digit_values_reg[3][0]_i_3/CO[3]
                         net (fo=24, routed)          2.298    24.738    digit_values_reg[3][0]_i_3_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I1_O)        0.124    24.862 r  digit_values[3][3]_i_150/O
                         net (fo=5, routed)           1.047    25.909    digit_values[3][3]_i_150_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I3_O)        0.124    26.033 r  digit_values[3][3]_i_144/O
                         net (fo=3, routed)           0.892    26.926    digit_values[3][3]_i_144_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I5_O)        0.124    27.050 r  digit_values[3][3]_i_127/O
                         net (fo=3, routed)           1.030    28.080    digit_values[3][3]_i_127_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.124    28.204 r  digit_values[3][3]_i_111/O
                         net (fo=3, routed)           0.822    29.025    digit_values[3][3]_i_111_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I5_O)        0.124    29.149 r  digit_values[3][3]_i_80/O
                         net (fo=2, routed)           0.971    30.120    digit_values[3][3]_i_80_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I0_O)        0.124    30.244 f  digit_values[3][3]_i_44/O
                         net (fo=5, routed)           0.759    31.003    digit_values[3][3]_i_44_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.124    31.127 r  digit_values[3][3]_i_30/O
                         net (fo=3, routed)           0.835    31.962    digit_values[3][3]_i_30_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124    32.086 r  digit_values[3][3]_i_14/O
                         net (fo=1, routed)           0.632    32.718    digit_values[3][3]_i_14_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    32.842 r  digit_values[3][3]_i_6/O
                         net (fo=3, routed)           0.785    33.627    digit_values[3][3]_i_6_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.124    33.751 r  digit_values[3][2]_i_1/O
                         net (fo=1, routed)           0.000    33.751    digit_values[3][2]_i_1_n_0
    SLICE_X55Y70         FDCE                                         r  digit_values_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit_values_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.669ns  (logic 8.348ns (24.794%)  route 25.321ns (75.206%))
  Logic Levels:           33  (CARRY4=13 FDCE=1 LUT3=4 LUT4=3 LUT5=2 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE                         0.000     0.000 r  counter_reg[18]_rep/C
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_reg[18]_rep/Q
                         net (fo=167, routed)         6.385     6.841    counter_reg[18]_rep_n_0
    SLICE_X57Y57         LUT3 (Prop_lut3_I2_O)        0.118     6.959 r  digit_values[3][0]_i_182/O
                         net (fo=4, routed)           0.647     7.606    digit_values[3][0]_i_182_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.193 r  digit_values_reg[3][0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     8.193    digit_values_reg[3][0]_i_83_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.527 r  digit_values_reg[3][0]_i_44/O[1]
                         net (fo=3, routed)           0.967     9.494    digit_values_reg[3][0]_i_44_n_6
    SLICE_X57Y56         LUT3 (Prop_lut3_I0_O)        0.303     9.797 r  digit_values[3][0]_i_80/O
                         net (fo=2, routed)           0.948    10.745    digit_values[3][0]_i_80_n_0
    SLICE_X53Y56         LUT5 (Prop_lut5_I0_O)        0.152    10.897 r  digit_values[3][0]_i_30/O
                         net (fo=2, routed)           1.149    12.046    digit_values[3][0]_i_30_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.326    12.372 r  digit_values[3][0]_i_34/O
                         net (fo=1, routed)           0.000    12.372    digit_values[3][0]_i_34_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.922 r  digit_values_reg[3][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.922    digit_values_reg[3][0]_i_6_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.036 r  digit_values_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.036    digit_values_reg[3][0]_i_2_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  digit_values_reg[3][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.150    digit_values_reg[3][3]_i_8_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.264 r  digit_values_reg[3][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.264    digit_values_reg[3][3]_i_33_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.486 r  digit_values_reg[3][3]_i_51/O[0]
                         net (fo=13, routed)          1.576    15.062    digit_values_reg[3][3]_i_51_n_7
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    15.394 r  digit_values[3][0]_i_377/O
                         net (fo=2, routed)           1.005    16.399    digit_values[3][0]_i_377_n_0
    SLICE_X56Y65         LUT4 (Prop_lut4_I3_O)        0.355    16.754 r  digit_values[3][0]_i_381/O
                         net (fo=1, routed)           0.000    16.754    digit_values[3][0]_i_381_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.267 r  digit_values_reg[3][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    17.267    digit_values_reg[3][0]_i_331_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.582 r  digit_values_reg[3][0]_i_273/O[3]
                         net (fo=2, routed)           0.992    18.574    digit_values_reg[3][0]_i_273_n_4
    SLICE_X54Y66         LUT3 (Prop_lut3_I1_O)        0.335    18.909 r  digit_values[3][0]_i_201/O
                         net (fo=2, routed)           0.859    19.769    digit_values[3][0]_i_201_n_0
    SLICE_X54Y66         LUT4 (Prop_lut4_I3_O)        0.348    20.117 r  digit_values[3][0]_i_205/O
                         net (fo=1, routed)           0.000    20.117    digit_values[3][0]_i_205_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.497 r  digit_values_reg[3][0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    20.497    digit_values_reg[3][0]_i_133_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.614 r  digit_values_reg[3][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.614    digit_values_reg[3][0]_i_56_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.929 r  digit_values_reg[3][0]_i_24/O[3]
                         net (fo=3, routed)           0.804    21.732    digit_values_reg[3][0]_i_24_n_4
    SLICE_X53Y68         LUT4 (Prop_lut4_I1_O)        0.307    22.039 r  digit_values[3][0]_i_20/O
                         net (fo=1, routed)           0.000    22.039    digit_values[3][0]_i_20_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.440 r  digit_values_reg[3][0]_i_3/CO[3]
                         net (fo=24, routed)          2.298    24.738    digit_values_reg[3][0]_i_3_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I1_O)        0.124    24.862 r  digit_values[3][3]_i_150/O
                         net (fo=5, routed)           1.047    25.909    digit_values[3][3]_i_150_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I3_O)        0.124    26.033 r  digit_values[3][3]_i_144/O
                         net (fo=3, routed)           0.892    26.926    digit_values[3][3]_i_144_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I5_O)        0.124    27.050 r  digit_values[3][3]_i_127/O
                         net (fo=3, routed)           1.030    28.080    digit_values[3][3]_i_127_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.124    28.204 r  digit_values[3][3]_i_111/O
                         net (fo=3, routed)           0.822    29.025    digit_values[3][3]_i_111_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I5_O)        0.124    29.149 r  digit_values[3][3]_i_80/O
                         net (fo=2, routed)           0.971    30.120    digit_values[3][3]_i_80_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I0_O)        0.124    30.244 f  digit_values[3][3]_i_44/O
                         net (fo=5, routed)           0.759    31.003    digit_values[3][3]_i_44_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.124    31.127 r  digit_values[3][3]_i_30/O
                         net (fo=3, routed)           0.833    31.960    digit_values[3][3]_i_30_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I2_O)        0.124    32.084 r  digit_values[3][3]_i_11/O
                         net (fo=2, routed)           1.018    33.102    digit_values[3][3]_i_11_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124    33.226 r  digit_values[3][3]_i_3/O
                         net (fo=3, routed)           0.319    33.545    digit_values[3][3]_i_3_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.124    33.669 r  digit_values[3][3]_i_1/O
                         net (fo=1, routed)           0.000    33.669    digit_values[3][3]_i_1_n_0
    SLICE_X55Y70         FDCE                                         r  digit_values_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[12]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit_values_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.414ns  (logic 8.454ns (26.081%)  route 23.960ns (73.919%))
  Logic Levels:           32  (CARRY4=12 FDCE=1 LUT3=5 LUT4=3 LUT5=4 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE                         0.000     0.000 r  counter_reg[12]_rep/C
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[12]_rep/Q
                         net (fo=181, routed)         5.705     6.161    counter_reg[12]_rep_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.285 r  digit_values[4][0]_i_180/O
                         net (fo=2, routed)           0.969     7.254    digit_values[4][0]_i_180_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.850 r  digit_values_reg[4][0]_i_80/O[3]
                         net (fo=3, routed)           1.110     8.960    digit_values_reg[4][0]_i_80_n_4
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.306     9.266 r  digit_values[4][0]_i_81/O
                         net (fo=2, routed)           0.432     9.698    digit_values[4][0]_i_81_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I0_O)        0.120     9.818 r  digit_values[4][0]_i_31/O
                         net (fo=2, routed)           1.461    11.279    digit_values[4][0]_i_31_n_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I0_O)        0.327    11.606 r  digit_values[4][0]_i_35/O
                         net (fo=1, routed)           0.000    11.606    digit_values[4][0]_i_35_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.004 r  digit_values_reg[4][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.004    digit_values_reg[4][0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.118 r  digit_values_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.118    digit_values_reg[4][0]_i_2_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.232 r  digit_values_reg[4][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.232    digit_values_reg[4][3]_i_20_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.454 r  digit_values_reg[4][3]_i_42/O[0]
                         net (fo=13, routed)          1.934    14.388    digit_values_reg[4][3]_i_42_n_7
    SLICE_X39Y77         LUT3 (Prop_lut3_I2_O)        0.327    14.715 r  digit_values[4][0]_i_410/O
                         net (fo=2, routed)           0.668    15.382    digit_values[4][0]_i_410_n_0
    SLICE_X39Y77         LUT4 (Prop_lut4_I3_O)        0.326    15.708 r  digit_values[4][0]_i_414/O
                         net (fo=1, routed)           0.000    15.708    digit_values[4][0]_i_414_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.258 r  digit_values_reg[4][0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    16.258    digit_values_reg[4][0]_i_359_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.497 r  digit_values_reg[4][0]_i_289/O[2]
                         net (fo=2, routed)           0.970    17.468    digit_values_reg[4][0]_i_289_n_5
    SLICE_X38Y78         LUT3 (Prop_lut3_I1_O)        0.328    17.796 r  digit_values[4][0]_i_220/O
                         net (fo=2, routed)           0.859    18.655    digit_values[4][0]_i_220_n_0
    SLICE_X38Y78         LUT4 (Prop_lut4_I3_O)        0.348    19.003 r  digit_values[4][0]_i_224/O
                         net (fo=1, routed)           0.000    19.003    digit_values[4][0]_i_224_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.383 r  digit_values_reg[4][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    19.383    digit_values_reg[4][0]_i_137_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.500 r  digit_values_reg[4][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.500    digit_values_reg[4][0]_i_58_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.823 r  digit_values_reg[4][0]_i_22/O[1]
                         net (fo=3, routed)           1.161    20.984    digit_values_reg[4][0]_i_22_n_6
    SLICE_X36Y78         LUT4 (Prop_lut4_I2_O)        0.306    21.290 r  digit_values[4][0]_i_56/O
                         net (fo=1, routed)           0.000    21.290    digit_values[4][0]_i_56_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.840 r  digit_values_reg[4][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.840    digit_values_reg[4][0]_i_15_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.068 r  digit_values_reg[4][0]_i_3/CO[2]
                         net (fo=19, routed)          0.833    22.901    digit_values_reg[4][0]_i_3_n_1
    SLICE_X34Y79         LUT3 (Prop_lut3_I0_O)        0.335    23.236 r  digit_values[4][3]_i_26/O
                         net (fo=10, routed)          1.078    24.314    digit_values[4][3]_i_26_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I3_O)        0.328    24.642 r  digit_values[4][3]_i_83/O
                         net (fo=2, routed)           0.681    25.323    digit_values[4][3]_i_83_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I4_O)        0.124    25.447 r  digit_values[4][3]_i_68/O
                         net (fo=2, routed)           0.817    26.264    digit_values[4][3]_i_68_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I2_O)        0.124    26.388 r  digit_values[4][3]_i_48/O
                         net (fo=4, routed)           1.180    27.568    digit_values[4][3]_i_48_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    27.692 r  digit_values[4][3]_i_47/O
                         net (fo=3, routed)           0.833    28.525    digit_values[4][3]_i_47_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I5_O)        0.124    28.649 r  digit_values[4][3]_i_27/O
                         net (fo=2, routed)           0.642    29.291    digit_values[4][3]_i_27_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.124    29.415 f  digit_values[4][3]_i_16/O
                         net (fo=2, routed)           0.790    30.205    digit_values[4][3]_i_16_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.329 r  digit_values[4][3]_i_11/O
                         net (fo=3, routed)           0.677    31.005    digit_values[4][3]_i_11_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I2_O)        0.124    31.129 r  digit_values[4][3]_i_7/O
                         net (fo=3, routed)           1.161    32.290    digit_values[4][3]_i_7_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.124    32.414 r  digit_values[4][1]_i_1/O
                         net (fo=1, routed)           0.000    32.414    digit_values[4][1]_i_1_n_0
    SLICE_X40Y78         FDCE                                         r  digit_values_reg[4][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[14]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.251ns (79.104%)  route 0.066ns (20.896%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE                         0.000     0.000 r  counter_reg[14]_rep/C
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[14]_rep/Q
                         net (fo=174, routed)         0.066     0.207    counter_reg[14]_rep_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.317 r  counter_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.000     0.317    counter_reg[12]_i_1_n_5
    SLICE_X50Y66         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[17]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.252ns (78.838%)  route 0.068ns (21.162%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE                         0.000     0.000 r  counter_reg[17]_rep/C
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[17]_rep/Q
                         net (fo=170, routed)         0.068     0.209    counter_reg[17]_rep_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.320 r  counter_reg[16]_i_1/O[1]
                         net (fo=2, routed)           0.000     0.320    counter_reg[16]_i_1_n_6
    SLICE_X50Y67         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[8]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.256ns (78.939%)  route 0.068ns (21.061%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDCE                         0.000     0.000 r  counter_reg[8]_rep/C
    SLICE_X51Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[8]_rep/Q
                         net (fo=183, routed)         0.068     0.209    counter_reg[8]_rep_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.324 r  counter_reg[8]_i_1/O[0]
                         net (fo=2, routed)           0.000     0.324    counter_reg[8]_i_1_n_7
    SLICE_X50Y65         FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[27]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.250ns (76.585%)  route 0.076ns (23.415%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE                         0.000     0.000 r  counter_reg[27]_rep/C
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[27]_rep/Q
                         net (fo=182, routed)         0.076     0.217    counter_reg[27]_rep_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.326 r  counter_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.326    counter_reg[24]_i_1_n_4
    SLICE_X50Y69         FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[11]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.250ns (76.079%)  route 0.079ns (23.921%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDCE                         0.000     0.000 r  counter_reg[11]_rep/C
    SLICE_X51Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[11]_rep/Q
                         net (fo=182, routed)         0.079     0.220    counter_reg[11]_rep_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.329 r  counter_reg[8]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.329    counter_reg[8]_i_1_n_4
    SLICE_X50Y65         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.287ns (81.234%)  route 0.066ns (18.766%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE                         0.000     0.000 r  counter_reg[14]_rep/C
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[14]_rep/Q
                         net (fo=174, routed)         0.066     0.207    counter_reg[14]_rep_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.353 r  counter_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.353    counter_reg[12]_i_1_n_4
    SLICE_X50Y66         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[8]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.291ns (80.990%)  route 0.068ns (19.010%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDCE                         0.000     0.000 r  counter_reg[8]_rep/C
    SLICE_X51Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[8]_rep/Q
                         net (fo=183, routed)         0.068     0.209    counter_reg[8]_rep_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.359 r  counter_reg[8]_i_1/O[1]
                         net (fo=3, routed)           0.000     0.359    counter_reg[8]_i_1_n_6
    SLICE_X50Y65         FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.250ns (68.297%)  route 0.116ns (31.703%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE                         0.000     0.000 r  counter_reg[19]_rep/C
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[19]_rep/Q
                         net (fo=168, routed)         0.116     0.257    counter_reg[19]_rep_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.366 r  counter_reg[16]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.366    counter_reg[16]_i_1_n_4
    SLICE_X50Y67         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.251ns (66.476%)  route 0.127ns (33.524%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE                         0.000     0.000 r  counter_reg[18]_rep/C
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[18]_rep/Q
                         net (fo=167, routed)         0.127     0.268    counter_reg[18]_rep_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.378 r  counter_reg[16]_i_1/O[2]
                         net (fo=2, routed)           0.000     0.378    counter_reg[16]_i_1_n_5
    SLICE_X50Y67         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[13]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.252ns (66.311%)  route 0.128ns (33.689%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE                         0.000     0.000 r  counter_reg[13]_rep/C
    SLICE_X49Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[13]_rep/Q
                         net (fo=180, routed)         0.128     0.269    counter_reg[13]_rep_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.380 r  counter_reg[12]_i_1/O[1]
                         net (fo=2, routed)           0.000     0.380    counter_reg[12]_i_1_n_6
    SLICE_X50Y66         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.494ns  (logic 4.646ns (40.423%)  route 6.848ns (59.577%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.612     5.215    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  current_digit_reg[0]/Q
                         net (fo=19, routed)          1.580     7.251    current_digit_reg_n_0_[0]
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.375 r  disp_seg_o_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.375    disp_seg_o_OBUF[6]_inst_i_13_n_0
    SLICE_X49Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.592 r  disp_seg_o_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.037     8.629    disp_seg_o_OBUF[6]_inst_i_5_n_0
    SLICE_X49Y69         LUT4 (Prop_lut4_I3_O)        0.299     8.928 r  disp_seg_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.231    13.159    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.709 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.709    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.883ns  (logic 4.584ns (42.120%)  route 6.299ns (57.880%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.612     5.215    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  current_digit_reg[0]/Q
                         net (fo=19, routed)          1.612     7.283    current_digit_reg_n_0_[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  disp_seg_o_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.407    disp_seg_o_OBUF[6]_inst_i_10_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     7.619 r  disp_seg_o_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.007     8.626    disp_seg_o_OBUF[6]_inst_i_4_n_0
    SLICE_X49Y69         LUT4 (Prop_lut4_I1_O)        0.299     8.925 r  disp_seg_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.680    12.605    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.098 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.098    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.623ns  (logic 4.887ns (46.000%)  route 5.736ns (54.000%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.612     5.215    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  current_digit_reg[0]/Q
                         net (fo=19, routed)          1.580     7.251    current_digit_reg_n_0_[0]
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.375 r  disp_seg_o_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.375    disp_seg_o_OBUF[6]_inst_i_13_n_0
    SLICE_X49Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.592 r  disp_seg_o_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.037     8.629    disp_seg_o_OBUF[6]_inst_i_5_n_0
    SLICE_X49Y69         LUT4 (Prop_lut4_I3_O)        0.327     8.956 r  disp_seg_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.120    12.075    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    15.838 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.838    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.546ns  (logic 4.902ns (46.484%)  route 5.644ns (53.516%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.612     5.215    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  current_digit_reg[0]/Q
                         net (fo=19, routed)          1.612     7.283    current_digit_reg_n_0_[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  disp_seg_o_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.407    disp_seg_o_OBUF[6]_inst_i_10_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     7.619 r  disp_seg_o_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.851     8.470    disp_seg_o_OBUF[6]_inst_i_4_n_0
    SLICE_X49Y68         LUT4 (Prop_lut4_I1_O)        0.325     8.795 r  disp_seg_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.180    11.975    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    15.760 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.760    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.531ns  (logic 4.628ns (43.949%)  route 5.903ns (56.051%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.612     5.215    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  current_digit_reg[0]/Q
                         net (fo=19, routed)          1.612     7.283    current_digit_reg_n_0_[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  disp_seg_o_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.407    disp_seg_o_OBUF[6]_inst_i_10_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     7.619 r  disp_seg_o_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.851     8.470    disp_seg_o_OBUF[6]_inst_i_4_n_0
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299     8.769 r  disp_seg_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.440    12.209    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.746 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.746    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.453ns  (logic 4.646ns (44.449%)  route 5.807ns (55.551%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.612     5.215    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  current_digit_reg[0]/Q
                         net (fo=19, routed)          1.612     7.283    current_digit_reg_n_0_[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  disp_seg_o_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.407    disp_seg_o_OBUF[6]_inst_i_10_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     7.619 r  disp_seg_o_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.849     8.468    disp_seg_o_OBUF[6]_inst_i_4_n_0
    SLICE_X49Y68         LUT4 (Prop_lut4_I1_O)        0.299     8.767 r  disp_seg_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.346    12.113    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.668 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.668    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.326ns  (logic 4.362ns (42.242%)  route 5.964ns (57.758%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.612     5.215    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456     5.671 f  current_digit_reg[0]/Q
                         net (fo=19, routed)          1.918     7.588    current_digit_reg_n_0_[0]
    SLICE_X45Y69         LUT5 (Prop_lut5_I4_O)        0.152     7.740 r  disp_an_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.047    11.787    disp_an_o_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    15.541 r  disp_an_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.541    disp_an_o[3]
    J14                                                               r  disp_an_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.283ns  (logic 4.858ns (47.238%)  route 5.426ns (52.762%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.612     5.215    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  current_digit_reg[0]/Q
                         net (fo=19, routed)          1.612     7.283    current_digit_reg_n_0_[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  disp_seg_o_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.407    disp_seg_o_OBUF[6]_inst_i_10_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     7.619 r  disp_seg_o_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.849     8.468    disp_seg_o_OBUF[6]_inst_i_4_n_0
    SLICE_X49Y68         LUT4 (Prop_lut4_I1_O)        0.329     8.797 r  disp_seg_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.964    11.761    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.737    15.498 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.498    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.860ns  (logic 4.116ns (41.741%)  route 5.744ns (58.259%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.612     5.215    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  current_digit_reg[0]/Q
                         net (fo=19, routed)          1.918     7.588    current_digit_reg_n_0_[0]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.712 r  disp_an_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.827    11.539    disp_an_o_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    15.074 r  disp_an_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.074    disp_an_o[0]
    J17                                                               r  disp_an_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.696ns  (logic 4.395ns (45.334%)  route 5.300ns (54.666%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.621     5.224    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.419     5.643 f  current_digit_reg[2]/Q
                         net (fo=11, routed)          1.320     6.963    current_digit_reg_n_0_[2]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.299     7.262 r  disp_an_o_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.691     7.953    disp_an_o_OBUF[7]_inst_i_2_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.077 r  disp_an_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.289    11.366    disp_an_o_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    14.919 r  disp_an_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.919    disp_an_o[7]
    U13                                                               r  disp_an_o[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 current_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.502ns (52.765%)  route 1.344ns (47.235%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.128     1.605 r  current_digit_reg[2]/Q
                         net (fo=11, routed)          0.290     1.895    current_digit_reg_n_0_[2]
    SLICE_X45Y67         LUT6 (Prop_lut6_I5_O)        0.099     1.994 r  disp_an_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.054     3.049    disp_an_o_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.324 r  disp_an_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.324    disp_an_o[2]
    T9                                                                r  disp_an_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.918ns  (logic 1.440ns (49.349%)  route 1.478ns (50.651%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  current_digit_reg[1]/Q
                         net (fo=18, routed)          0.381     1.999    current_digit_reg_n_0_[1]
    SLICE_X45Y68         LUT6 (Prop_lut6_I5_O)        0.045     2.044 r  disp_an_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.097     3.141    disp_an_o_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     4.395 r  disp_an_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.395    disp_an_o[7]
    U13                                                               r  disp_an_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.984ns  (logic 1.483ns (49.712%)  route 1.500ns (50.288%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  current_digit_reg[1]/Q
                         net (fo=18, routed)          0.218     1.836    current_digit_reg_n_0_[1]
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  disp_an_o_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.327     2.208    disp_an_o_OBUF[5]_inst_i_6_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.253 r  disp_an_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.956     3.209    disp_an_o_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     4.461 r  disp_an_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.461    disp_an_o[5]
    T14                                                               r  disp_an_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.992ns  (logic 1.463ns (48.918%)  route 1.528ns (51.082%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.128     1.605 r  current_digit_reg[2]/Q
                         net (fo=11, routed)          0.155     1.760    current_digit_reg_n_0_[2]
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.099     1.859 r  disp_an_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.373     3.232    disp_an_o_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.469 r  disp_an_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.469    disp_an_o[1]
    J18                                                               r  disp_an_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.015ns  (logic 1.437ns (47.658%)  route 1.578ns (52.342%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  current_digit_reg[1]/Q
                         net (fo=18, routed)          0.455     2.073    current_digit_reg_n_0_[1]
    SLICE_X45Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.118 r  disp_an_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.123     3.241    disp_an_o_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     4.492 r  disp_an_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.492    disp_an_o[4]
    P14                                                               r  disp_an_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.043ns  (logic 1.655ns (54.403%)  route 1.387ns (45.597%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  current_digit_reg[1]/Q
                         net (fo=18, routed)          0.247     1.866    current_digit_reg_n_0_[1]
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.911 r  disp_seg_o_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.911    disp_seg_o_OBUF[6]_inst_i_12_n_0
    SLICE_X49Y68         MUXF7 (Prop_muxf7_I0_O)      0.062     1.973 r  disp_seg_o_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.170     2.142    disp_seg_o_OBUF[6]_inst_i_5_n_0
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.108     2.250 r  disp_seg_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.970     3.221    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.299     4.520 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.520    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.142ns  (logic 1.682ns (53.538%)  route 1.460ns (46.462%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  current_digit_reg[1]/Q
                         net (fo=18, routed)          0.205     1.823    current_digit_reg_n_0_[1]
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.868 r  disp_seg_o_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.868    disp_seg_o_OBUF[6]_inst_i_10_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     1.930 r  disp_seg_o_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.232     2.163    disp_seg_o_OBUF[6]_inst_i_4_n_0
    SLICE_X49Y69         LUT4 (Prop_lut4_I2_O)        0.111     2.274 r  disp_seg_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.023     3.296    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.323     4.620 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.620    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.163ns  (logic 1.612ns (50.971%)  route 1.551ns (49.029%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  current_digit_reg[1]/Q
                         net (fo=18, routed)          0.247     1.866    current_digit_reg_n_0_[1]
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.911 r  disp_seg_o_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.911    disp_seg_o_OBUF[6]_inst_i_12_n_0
    SLICE_X49Y68         MUXF7 (Prop_muxf7_I0_O)      0.062     1.973 r  disp_seg_o_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.170     2.142    disp_seg_o_OBUF[6]_inst_i_5_n_0
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.108     2.250 r  disp_seg_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.134     3.384    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.640 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.640    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.176ns  (logic 1.699ns (53.512%)  route 1.476ns (46.488%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  current_digit_reg[1]/Q
                         net (fo=18, routed)          0.247     1.866    current_digit_reg_n_0_[1]
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.911 r  disp_seg_o_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.911    disp_seg_o_OBUF[6]_inst_i_12_n_0
    SLICE_X49Y68         MUXF7 (Prop_muxf7_I0_O)      0.062     1.973 r  disp_seg_o_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.171     2.143    disp_seg_o_OBUF[6]_inst_i_5_n_0
    SLICE_X49Y68         LUT4 (Prop_lut4_I3_O)        0.107     2.250 r  disp_seg_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.058     3.309    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.344     4.653 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.653    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.217ns  (logic 1.594ns (49.557%)  route 1.623ns (50.443%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.477    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  current_digit_reg[1]/Q
                         net (fo=18, routed)          0.247     1.866    current_digit_reg_n_0_[1]
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.911 r  disp_seg_o_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.911    disp_seg_o_OBUF[6]_inst_i_12_n_0
    SLICE_X49Y68         MUXF7 (Prop_muxf7_I0_O)      0.062     1.973 r  disp_seg_o_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.171     2.143    disp_seg_o_OBUF[6]_inst_i_5_n_0
    SLICE_X49Y68         LUT4 (Prop_lut4_I3_O)        0.108     2.251 r  disp_seg_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.205     3.456    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.694 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.694    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            clk_div_counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.474ns  (logic 1.631ns (14.215%)  route 9.843ns (85.785%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.005     4.512    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.636 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         6.838    11.474    clk_div_counter[31]_i_2_n_0
    SLICE_X49Y94         FDCE                                         f  clk_div_counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513     4.936    clk_i_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  clk_div_counter_reg[29]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            clk_div_counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.474ns  (logic 1.631ns (14.215%)  route 9.843ns (85.785%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.005     4.512    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.636 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         6.838    11.474    clk_div_counter[31]_i_2_n_0
    SLICE_X49Y94         FDCE                                         f  clk_div_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513     4.936    clk_i_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  clk_div_counter_reg[30]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            clk_div_counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.474ns  (logic 1.631ns (14.215%)  route 9.843ns (85.785%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.005     4.512    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.636 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         6.838    11.474    clk_div_counter[31]_i_2_n_0
    SLICE_X49Y94         FDCE                                         f  clk_div_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513     4.936    clk_i_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  clk_div_counter_reg[31]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            clk_1hz_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.457ns  (logic 1.631ns (14.235%)  route 9.826ns (85.765%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.005     4.512    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.636 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         6.822    11.457    clk_div_counter[31]_i_2_n_0
    SLICE_X47Y93         FDCE                                         f  clk_1hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513     4.936    clk_i_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clk_1hz_reg/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            clk_div_counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.457ns  (logic 1.631ns (14.235%)  route 9.826ns (85.765%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.005     4.512    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.636 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         6.822    11.457    clk_div_counter[31]_i_2_n_0
    SLICE_X47Y93         FDCE                                         f  clk_div_counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513     4.936    clk_i_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clk_div_counter_reg[27]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            clk_div_counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.457ns  (logic 1.631ns (14.235%)  route 9.826ns (85.765%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.005     4.512    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.636 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         6.822    11.457    clk_div_counter[31]_i_2_n_0
    SLICE_X47Y93         FDCE                                         f  clk_div_counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513     4.936    clk_i_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clk_div_counter_reg[28]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            clk_div_counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.335ns  (logic 1.631ns (14.389%)  route 9.704ns (85.611%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.005     4.512    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.636 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         6.700    11.335    clk_div_counter[31]_i_2_n_0
    SLICE_X49Y93         FDCE                                         f  clk_div_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513     4.936    clk_i_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  clk_div_counter_reg[24]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            clk_div_counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.335ns  (logic 1.631ns (14.389%)  route 9.704ns (85.611%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.005     4.512    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.636 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         6.700    11.335    clk_div_counter[31]_i_2_n_0
    SLICE_X49Y93         FDCE                                         f  clk_div_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513     4.936    clk_i_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  clk_div_counter_reg[25]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            clk_div_counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.335ns  (logic 1.631ns (14.389%)  route 9.704ns (85.611%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.005     4.512    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.636 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         6.700    11.335    clk_div_counter[31]_i_2_n_0
    SLICE_X49Y93         FDCE                                         f  clk_div_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513     4.936    clk_i_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  clk_div_counter_reg[26]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            clk_div_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.209ns  (logic 1.631ns (14.551%)  route 9.578ns (85.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.005     4.512    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.636 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         6.573    11.209    clk_div_counter[31]_i_2_n_0
    SLICE_X47Y88         FDCE                                         f  clk_div_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.510     4.933    clk_i_IBUF_BUFG
    SLICE_X47Y88         FDCE                                         r  clk_div_counter_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            current_digit_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.453ns  (logic 0.320ns (9.254%)  route 3.134ns (90.746%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.260     1.534    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.579 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         1.874     3.453    clk_div_counter[31]_i_2_n_0
    SLICE_X51Y68         FDCE                                         f  current_digit_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.991    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[1]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            current_digit_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.453ns  (logic 0.320ns (9.254%)  route 3.134ns (90.746%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.260     1.534    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.579 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         1.874     3.453    clk_div_counter[31]_i_2_n_0
    SLICE_X51Y68         FDCE                                         f  current_digit_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.991    clk_i_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  current_digit_reg[2]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            mux_clk_div_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.903ns  (logic 0.320ns (8.187%)  route 3.584ns (91.813%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.260     1.534    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.579 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         2.324     3.903    clk_div_counter[31]_i_2_n_0
    SLICE_X55Y81         FDCE                                         f  mux_clk_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.825     1.990    clk_i_IBUF_BUFG
    SLICE_X55Y81         FDCE                                         r  mux_clk_div_reg[10]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            mux_clk_div_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.903ns  (logic 0.320ns (8.187%)  route 3.584ns (91.813%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.260     1.534    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.579 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         2.324     3.903    clk_div_counter[31]_i_2_n_0
    SLICE_X55Y81         FDCE                                         f  mux_clk_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.825     1.990    clk_i_IBUF_BUFG
    SLICE_X55Y81         FDCE                                         r  mux_clk_div_reg[11]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            mux_clk_div_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.903ns  (logic 0.320ns (8.187%)  route 3.584ns (91.813%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.260     1.534    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.579 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         2.324     3.903    clk_div_counter[31]_i_2_n_0
    SLICE_X55Y81         FDCE                                         f  mux_clk_div_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.825     1.990    clk_i_IBUF_BUFG
    SLICE_X55Y81         FDCE                                         r  mux_clk_div_reg[12]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            mux_clk_div_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.903ns  (logic 0.320ns (8.187%)  route 3.584ns (91.813%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.260     1.534    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.579 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         2.324     3.903    clk_div_counter[31]_i_2_n_0
    SLICE_X55Y81         FDCE                                         f  mux_clk_div_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.825     1.990    clk_i_IBUF_BUFG
    SLICE_X55Y81         FDCE                                         r  mux_clk_div_reg[13]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            current_digit_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.979ns  (logic 0.320ns (8.031%)  route 3.660ns (91.969%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.260     1.534    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.579 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         2.400     3.979    clk_div_counter[31]_i_2_n_0
    SLICE_X55Y79         FDCE                                         f  current_digit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.823     1.988    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  current_digit_reg[0]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            mux_clk_div_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.979ns  (logic 0.320ns (8.031%)  route 3.660ns (91.969%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.260     1.534    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.579 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         2.400     3.979    clk_div_counter[31]_i_2_n_0
    SLICE_X55Y79         FDCE                                         f  mux_clk_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.823     1.988    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  mux_clk_div_reg[0]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            mux_clk_div_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.979ns  (logic 0.320ns (8.031%)  route 3.660ns (91.969%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.260     1.534    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.579 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         2.400     3.979    clk_div_counter[31]_i_2_n_0
    SLICE_X55Y79         FDCE                                         f  mux_clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.823     1.988    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  mux_clk_div_reg[1]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            mux_clk_div_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.979ns  (logic 0.320ns (8.031%)  route 3.660ns (91.969%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.260     1.534    rstn_i_IBUF
    SLICE_X14Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.579 f  clk_div_counter[31]_i_2/O
                         net (fo=155, routed)         2.400     3.979    clk_div_counter[31]_i_2_n_0
    SLICE_X55Y79         FDCE                                         f  mux_clk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.823     1.988    clk_i_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  mux_clk_div_reg[2]/C





