Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_top_behav xil_defaultlib.spi_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.mmcm_100MHz_clk_wiz
Compiling module xil_defaultlib.mmcm_100MHz
Compiling module xil_defaultlib.ila_spi
Compiling module xil_defaultlib.vio_spi
Compiling module xil_defaultlib.spi_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_top_behav
