<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003650A1-20030102-D00000.TIF SYSTEM "US20030003650A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003650A1-20030102-D00001.TIF SYSTEM "US20030003650A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003650A1-20030102-D00002.TIF SYSTEM "US20030003650A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003650A1-20030102-D00003.TIF SYSTEM "US20030003650A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003650A1-20030102-D00004.TIF SYSTEM "US20030003650A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030003650A1-20030102-D00005.TIF SYSTEM "US20030003650A1-20030102-D00005.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003650</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10146121</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020515</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-38645</doc-number>
</priority-application-number>
<filing-date>20010630</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/8234</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>H01L021/8244</ipc>
</classification-ipc-secondary>
<classification-ipc-secondary>
<ipc>H01L021/8242</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>240000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Method for fabricating capacitor containing zirconium oxide dielectric layer</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Chang-Rock</given-name>
<family-name>Song</family-name>
</name>
<residence>
<residence-non-us>
<city>Kyoungki-do</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<correspondence-address>
<name-1>MARSHALL, GERSTEIN &amp; BORUN</name-1>
<name-2></name-2>
<address>
<address-1>6300 SEARS TOWER</address-1>
<address-2>233 SOUTH WACKER</address-2>
<city>CHICAGO</city>
<state>IL</state>
<postalcode>60606-6357</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">The disclosure relates to a method for fabricating a capacitor that prevents a rise in the production cost and complexity of production processes caused by performing deposition and subsequent treatment thereof whenever a layer is formed. The disclosure provides a method for fabricating a capacitor, including the steps of: forming a Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer on a substrate, wherein x is in the range of 0 to 0.5, inclusive; forming an electrode layer on the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer; and forming a ZrO<highlight><subscript>2 </subscript></highlight>layer on an interface between the electrode layer and the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer by performing a thermal treatment in an atmosphere containing oxygen gas, whereby a capacitor having a bottom electrode formed with the Ti<highlight><subscript>1-x</subscript></highlight>Zr&verbar;xN layer, a dielectric layer formed with the ZrO<highlight><subscript>2 </subscript></highlight>layer, and a top electrode formed with the electrode layer is fabricated. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE DISCLOSURE </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Disclosure </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The disclosure relates to a method for fabricating a semiconductor device; and, more particularly, to a method for fabricating a capacitor. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> As integration of semiconductor devices has increased, studies have been conducted to increase the charge storage area by forming a capacitor in complicated structures such as cylinders, fins, stacks and hemispheric silicon (HSG), to secure sufficient capacitance. In addition, a dielectric layer of capacitor is formed of materials such as ZrO<highlight><subscript>2</subscript></highlight>, Al<highlight><subscript>2</subscript></highlight>O<highlight><subscript>3</subscript></highlight>, Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5</subscript></highlight>, SrTiO<highlight><subscript>3</subscript></highlight>, (Ba,Sr)TiO<highlight><subscript>3</subscript></highlight>, BLT, etc, which have dielectric constants that are higher than SiO<highlight><subscript>2 </subscript></highlight>or Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4</subscript></highlight>. In particular, ZrO<highlight><subscript>2 </subscript></highlight>layer is a high dielectric layer currently studied for a dielectric layer of a capacitor. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>1</bold></highlight>C are cross-sectional views illustrating a conventional method for fabricating a capacitor. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>A, an interlayer dielectric layer (ILD) <highlight><bold>12</bold></highlight> is formed on a semiconductor substrate <highlight><bold>11</bold></highlight> having transistors and bit lines, and a storage node contact mask (not shown) is formed on interlayer dielectric layer (ILD) <highlight><bold>12</bold></highlight>. After that, a storage node contact hole is formed to expose a predetermined area of the surface of the semiconductor substrate <highlight><bold>11</bold></highlight> by etching the interlayer dielectric layer <highlight><bold>12</bold></highlight> with the storage node contact mask. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Subsequently, a polysilicon layer is formed on the entire surface including the storage node contact hole, and then an etch back process is carried out in order to form a polysilicon plug <highlight><bold>13</bold></highlight> in the contact hole to a predetermined depth. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> After that, a titanium silicide (TiSi<highlight><subscript>2</subscript></highlight>) <highlight><bold>14</bold></highlight> and a titanium nitride (TiN) layer <highlight><bold>15</bold></highlight> are formed on the polysilicon plug <highlight><bold>13</bold></highlight>. The TiSi<highlight><subscript>2 </subscript></highlight><highlight><bold>14</bold></highlight> forms an ohmic contact with a following bottom electrode, and the TiN layer serves as an anti-diffusion layer that prevents oxygen remaining inside the bottom electrode from diffusing into the polysilicon plug <highlight><bold>13</bold></highlight>, the storage node contact plug, or into the semiconductor substrate <highlight><bold>11</bold></highlight>. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1B, a</cross-reference> sacrificial oxide layer <highlight><bold>16</bold></highlight> that determines the height of the bottom electrode is formed on the interlayer dielectric layer <highlight><bold>12</bold></highlight> and the TiN layer <highlight><bold>15</bold></highlight>, and then a storage node mask (not shown) using a photoresist is formed on the sacrificial oxide layer <highlight><bold>16</bold></highlight>. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Subsequently, the sacrificial oxide layer <highlight><bold>16</bold></highlight> is selectively etched with the storage node mask to form an opening in which a bottom electrode is aligned with the polysilicon plug <highlight><bold>13</bold></highlight> to be formed. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> Thereafter, a bottom electrode <highlight><bold>17</bold></highlight> is formed of metal over the surface of the sacrificial oxide layer <highlight><bold>16</bold></highlight> including the opening. After that, the bottom electrode is made to remain in the opening only through the process of etch-back or chemical mechanical polishing method so that the bottom electrode in the concavity is isolated from the neighboring bottom electrodes. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>C, on the entire surface including the bottom electrode <highlight><bold>17</bold></highlight>, a dielectric layer <highlight><bold>18</bold></highlight> and a top electrode <highlight><bold>19</bold></highlight> are formed successively. Here, the bottom electrode <highlight><bold>17</bold></highlight>, dielectric layer <highlight><bold>18</bold></highlight> and top electrode <highlight><bold>19</bold></highlight> are formed by a chemical vapor deposition (CVD) method, and the dielectric layer <highlight><bold>18</bold></highlight> is mostly made of a high dielectric layer such as ZrO<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> In the conventional method described above, a capacitor is formed connected to a plug by using a storage node contact mask. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> However, in a dynamic RAM (DRAM) over 4 Gbits that a fine design rule should be applied to, the storage node contact plug and the bottom electrode should not be misaligned. Also, to secure a sufficient capacitance, the height of the bottom electrode should be increased, but there is a difficulty because the plug height for interconnection becomes greater as the height of the bottom electrode increases. In addition, because the isolation gap from the neighboring bottom electrode reduces, the current technology for forming a bottom electrode, dielectric layer and top electrode by the CVD method has reached its limitation, so an atomic layer deposition (ALD) method is under development recently. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> However, the ALD method has a shortcoming in that an extra thermal treatment, or plasma treatment should be performed in every step to improve the quality of the layers. This is because the ALD method conducts depositions at a low temperature to improve the step coverage. Therefore, the production cost rises when one uses the ALD method due to complicated processes and the investment required for new equipment. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE DISCLOSURE </heading>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> In one aspect, the disclosure provides a method for fabricating a capacitor that prevents a rise in the production cost and complexity in production processes caused by performing a deposition and a subsequent treatment thereof whenever a layer is formed. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> In another aspect, the disclosure provides a method for fabricating a capacitor that prevents a misalignment in masking or etching processes for connecting transistors and the capacitor. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> In accordance with an aspect of the disclosure, a method for fabricating a capacitor comprises the steps of: forming a Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer on a substrate, wherein x is in the range of 0 to 0.5, inclusive; forming an electrode layer on the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer; and forming a ZrO<highlight><subscript>2 </subscript></highlight>layer on an interface between the electrode layer and the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer by performing a thermal treatment in an atmosphere containing oxygen gas, whereby a capacitor including a bottom electrode formed with the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer, a dielectric layer formed with the ZrO<highlight><subscript>2 </subscript></highlight>layer, and a top electrode formed with the electrode layer is fabricated. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> In accordance with another aspect of the disclosure, a method for fabricating a capacitor comprises the steps of: forming an interlayer dielectric layer on a silicon semiconductor substrate; forming a contact hole that exposes a surface of the semiconductor substrate by selectively etching the interlayer dielectric layer; forming a Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer in the contact hole, wherein x is in the range of 0 to 0.5, inclusive; forming an electrode layer on the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer; and forming a ZrO<highlight><subscript>2 </subscript></highlight>layer on an interface between the electrode layer and the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer by performing a thermal treatment in an atmosphere containing oxygen gas, whereby a capacitor including a bottom electrode formed with the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer, a dielectric layer formed with the ZrO<highlight><subscript>2 </subscript></highlight>layer, and a top electrode formed with the electrode layer is fabricated.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> The above and other aspects and features of the disclosure will become apparent from the following description of the preferred embodiments given in conjunction with the accompanying drawings, in which: </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>1</bold></highlight>C are cross-sectional views illustrating a conventional method for fabricating a capacitor; </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 2A</cross-reference> to <highlight><bold>2</bold></highlight>C are cross-sectional views depicting a method for fabricating a capacitor in accordance with an aspect of the disclosure; and </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a graph showing a phase stability of TiO<highlight><subscript>2 </subscript></highlight>and ZrO<highlight><subscript>2</subscript></highlight>.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE DISCLOSURE </heading>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> Other aspects and features of the disclosure will become apparent from the following description with reference to the accompanying drawings. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 2A</cross-reference> to <highlight><bold>2</bold></highlight>C are cross-sectional views depicting a method for fabricating a capacitor in accordance with an aspect of the disclosure. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> Referring to <highlight><bold>2</bold></highlight>A, an interlayer dielectric layer <highlight><bold>22</bold></highlight> is deposited on a semiconductor substrate <highlight><bold>21</bold></highlight> having transistors and bit lines to insulate the substrate <highlight><bold>21</bold></highlight> from a capacitor to be formed subsequently, and then a storage node contact mask (not shown) is formed on the interlayer dielectric layer <highlight><bold>22</bold></highlight> by using a photoresist. The interlayer dielectric layer <highlight><bold>22</bold></highlight> is formed with an oxide layer to a thickness of about 5000 &angst; to about 20000 &angst;. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Subsequently, a storage node contact hole is formed to expose a predetermined part of the semiconductor substrate <highlight><bold>11</bold></highlight> by etching the interlayer dielectric layer <highlight><bold>22</bold></highlight> with the storage node contact mask. Here, the storage node contact hole can be formed in the shape of a circle, stick, rectangle or polygon. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Thereafter, a titanium layer is deposited on the entire surface including the storage node contact hole, and then after performing a rapid thermal process, an ohmic layer of titanium silicide (TiSi<highlight><subscript>2</subscript></highlight>) is formed on the exposed semiconductor substrate <highlight><bold>21</bold></highlight> in the storage node contact hole to improve the contact resistance between the substrate <highlight><bold>21</bold></highlight> and a bottom electrode to be formed. The titanium layer is deposited by a method selected from the group consisting of sputtering, chemical vapor deposition (CVD) and atomic layer deposition (ALD) to form a layer having a thickness of about 100 &angst; to about 500 &angst;. The rapid thermal process (RTP) for forming the titanium silicide (TiSi<highlight><subscript>2</subscript></highlight>) <highlight><bold>23</bold></highlight> is performed in an atmosphere of nitrogen or argon at a temperature of about 700&deg; C. to about 900&deg; C. for about 10 seconds to about 180 seconds. After that, any non-reacted titanium layer is removed by wet etching with either ammonium hydroxide or sulphuric acid. The wet-etching is carried out for about 1 minute to about 40 minutes. Meanwhile, after the deposition of titanium layer, an extra layer of titanium nitride (TiN) can be formed to a thickness of about 100 &angst; to about 500 &angst; by a method selected from the group consisting of sputtering, CVD and ALD. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> After removing the non-reacted titanium layer, a Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight> layer is formed by a method selected from the group consisting of sputtering, CVD and ALD, to a thickness of about 100 &angst; to about 300 &angst;. In case of depositing Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight> by the CVD or ALD method, it can be deposited by gradually increasing the molar fraction of Zr from TiN to Ti<highlight><subscript>0.5</subscript></highlight>Zr<highlight><subscript>0.5</subscript></highlight>N. Namely, the molar fraction of Zr can be increased from 0 to 0.5 by controlling each flow rate of Ti and Zr. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>B, the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight>A is made to remain only in the storage node contact hole by removing the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight> on the interlayer dielectric layer <highlight><bold>22</bold></highlight>. At this moment, a photo-resist layer or a spin on glass (SOG) layer is coated on the entire surface including Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight>, and the photo-resist layer or the SOG layer is selectively removed in order to leave the photo-resist layer or the SOG layer in the storage node contact hole only. After that, the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x </subscript></highlight>N layer <highlight><bold>24</bold></highlight> is etched back or polished chemically and/or mechanically, using the photo-resist or the SOG as an etch mask or an anti-polish layer until the surface of the interlayer dielectric layer <highlight><bold>22</bold></highlight> is exposed. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> Subsequently, an electrode layer <highlight><bold>25</bold></highlight> is formed on the entire surface including the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight>A, which remains in the storage node contact hole. The electrode layer <highlight><bold>25</bold></highlight> is formed of a noble metal such as, for example, platinum, iridium and ruthenium, and the electrode layer may be formed of a conductive oxide, or a complex layer of noble metal and a conductive oxide. The electrode layer <highlight><bold>25</bold></highlight> is deposited by a method selected from the group consisting of sputtering, CVD and ALD to a thickness of about 50 &angst; to about 2000 &angst;. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> Examples of conductive oxides include IrO<highlight><subscript>2</subscript></highlight>, RuO<highlight><subscript>2</subscript></highlight>, SrRuO<highlight><subscript>3</subscript></highlight>, (Ba,Sr)RuO<highlight><subscript>3</subscript></highlight>, (Sr,Ca)RuO<highlight><subscript>3</subscript></highlight>, A<highlight><subscript>1-x</subscript></highlight>Re<highlight><subscript>x</subscript></highlight>B<highlight><subscript>z</subscript></highlight>O<highlight><subscript>3 </subscript></highlight>(0&lE;x&lE;0.5, 0&lE;y&lE;0.5, 0.9&lE;z&lE;1.1, A&equals;Y, La; Re&boxH;Sr, Ca; B&boxH;Cr, Mn, Fe) and La<highlight><subscript>1-x</subscript></highlight>Sr<highlight><subscript>x</subscript></highlight>Co<highlight><subscript>1-y</subscript></highlight>Cr<highlight><subscript>y</subscript></highlight>O<highlight><subscript>3 </subscript></highlight>(0&lE;x&lE;0.5, 0&lE;y&lE;0.5) </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>C, the substrate is typically thermally treated in an atmosphere of a gas mixture containing O<highlight><subscript>2 </subscript></highlight>and one or more of N<highlight><subscript>2 </subscript></highlight>and Ar at a temperature of about 400&deg; C. to about 800&deg; C. for about 10 seconds to about 10 minutes. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> In a thermal treatment performed in an atmosphere containing oxygen gas, the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight>A is oxidized, thus forming a ZrO<highlight><subscript>2 </subscript></highlight>layer <highlight><bold>26</bold></highlight> to a thickness of about 50 &angst; to about 300 &angst; on the interface of the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight>A and the electrode layer <highlight><bold>25</bold></highlight>. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> The non-reacted Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight>A that has not participated in the formation of ZrO<highlight><subscript>2 </subscript></highlight><highlight><bold>26</bold></highlight> is used as a bottom electrode <highlight><bold>24</bold></highlight>B, the thermally treated electrode layer <highlight><bold>25</bold></highlight> is used as a top electrode <highlight><bold>25</bold></highlight>A, and the ZrO<highlight><subscript>2 </subscript></highlight><highlight><bold>26</bold></highlight> is used as a dielectric layer of the capacitor. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> As mentioned above, the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight>A forms the ZrO<highlight><subscript>2 </subscript></highlight><highlight><bold>26</bold></highlight> and the bottom electrode <highlight><bold>24</bold></highlight>B. So, the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight>A, which is a storage node contact and anti-diffusion layer, is utilized as a bottom electrode <highlight><bold>24</bold></highlight>B as well. Accordingly, the disclosure simplifies a capacitor fabrication process by using the anti-diffusion layer Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight>A as a bottom electrode <highlight><bold>24</bold></highlight>B and forming a top electrode <highlight><bold>25</bold></highlight>A on top of the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight>A. That is, by forming only two layers, i.e., the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight> and the electrode layer <highlight><bold>25</bold></highlight>, and performing a thermal treatment, it is possible to simplify the fabrication procedure, unlike the conventional technology that requires the formation of five layers, a titanium silicide/titanium nitride/bottom electrode/dielectric layer/top electrode in order. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> If the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight> is exposed in the O<highlight><subscript>2</subscript></highlight>-containing atmosphere without an electrode layer thereon, and is subsequently oxidized, the surface reacts with O<highlight><subscript>2 </subscript></highlight>so it becomes rough. Also, because the surface does not receive any compressive stress from outside, the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight> becomes swollen during the oxidation and forms fine cracks, thus inhibiting the obtainment of a quality ZrO<highlight><subscript>2 </subscript></highlight>as good as can be used for a dielectric layer. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> Also, in case of forming ZrO<highlight><subscript>2 </subscript></highlight>by the CVD or the ALD method, a high temperature thermal treatment is necessary to improve quality of the ZrO<highlight><subscript>2 </subscript></highlight>layer, because the oxidation reaction occurs at a low temperature. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> However, in one aspect of the disclosure, since the oxygen atoms (O) diffuse through the electrode layer <highlight><bold>25</bold></highlight> on the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight>A and react with the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight>A, the reaction time is very fast. Also, because the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer is covered with the electrode <highlight><bold>25</bold></highlight>, the Ti<highlight><subscript>1-&verbar;xZr</subscript></highlight><highlight><subscript>x</subscript></highlight>N layer <highlight><bold>24</bold></highlight>A receives compressive stress from it and the interface between the ZrO<highlight><subscript>2 </subscript></highlight>and the electrode layer <highlight><bold>25</bold></highlight> is smooth. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Besides, with ZrO<highlight><subscript>2 </subscript></highlight>formed through a thermal treatment, the lattice mismatch is relieved as much as possible, and the amount of surface charges that adversely affects leakage current is minimized. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> Extra nitrogen atoms (N) generated while the ZrO<highlight><subscript>2 </subscript></highlight>is formed go back into the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight>A, so no voids are generated between the ZrO<highlight><subscript>2 </subscript></highlight><highlight><bold>26</bold></highlight> and the electric layer <highlight><bold>25</bold></highlight>. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> The capacitor formed in the above processes uses an electrode layer <highlight><bold>25</bold></highlight> as its top electrode <highlight><bold>25</bold></highlight>A; non-reacted Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N <highlight><bold>24</bold></highlight> as its bottom electrode <highlight><bold>24</bold></highlight>A; and the reaction product ZrO<highlight><subscript>2 </subscript></highlight><highlight><bold>26</bold></highlight> as its dielectric layer. A desired thickness of the dielectric layer can be obtained by controlling the temperature and time of the thermal treatment. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> The oxide layer generated during the oxidation of Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N is not a TiO<highlight><subscript>2 </subscript></highlight>layer but a ZrO<highlight><subscript>2 </subscript></highlight>layer, which can be determined by a thermodynamic observation. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a graph showing a phase stability of TiO<highlight><subscript>2 </subscript></highlight>and ZrO<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> With reference to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, since the balance pressure of oxygen (PO<highlight><subscript>2</subscript></highlight>) in the present of Zr/ZrO<highlight><subscript>2 </subscript></highlight>is lower than the balance pressure of oxygen (PO<highlight><subscript>2</subscript></highlight>) in the present of Ti/TiO<highlight><subscript>2</subscript></highlight>, ZrO<highlight><subscript>2 </subscript></highlight>is more stable than TiO<highlight><subscript>2 </subscript></highlight>thermodynamically. Accordingly, when Zr and Ti are mixed and thermally treated in the atmosphere of oxygen, Zr, which is less stable thermodynamically, is oxidized faster than Ti because the oxidation potential of Zr is bigger than that of Ti. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> Likewise, in case Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N is oxidized, ZrO<highlight><subscript>2 </subscript></highlight>is more stable thermodynamically than TiO<highlight><subscript>2</subscript></highlight>, which is formed on the surface. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> The disclosed method does not require that a sacrificial oxide layer is formed for a bottom electrode, because the bottom electrode is directly formed in the storage node contact hole, thus facilitating the following processes easily by lowering the deposition height of a capacitor as well as keeping the alignment of depositions. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> Also, a method in accordance with the disclosure can obtain high quality of ZrO<highlight><subscript>2 </subscript></highlight>and low leakage current by a solid reaction method through a one-time thermal treatment with no need for a chemical vapor deposition device or an atomic layer deposition device to form the ZrO<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> A method in accordance with the disclosure simplifies the fabrication process as well by forming a ZrO<highlight><subscript>2 </subscript></highlight>layer, a bottom electrode, and a top electrode through a one-time thermal treatment after depositing a Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N and a conductive layer successively. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> While the disclosure has been described with respect to certain preferred embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the scope of the following claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method for fabricating a capacitor, comprising the steps of: 
<claim-text>forming a Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer on a substrate, wherein x is in the range of 0 to 0.5, inclusive; 
<claim-text>forming an electrode layer on the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer; and </claim-text>
</claim-text>
<claim-text>forming a ZrO<highlight><subscript>2 </subscript></highlight>layer on an interface between the electrode layer and the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer by performing a thermal treatment in an atmosphere containing oxygen gas, whereby a capacitor including a bottom electrode formed with the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer, a dielectric layer formed with the ZrO<highlight><subscript>2 </subscript></highlight>layer and a top electrode formed with the electrode layer is fabricated. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, comprising forming the ZrO<highlight><subscript>2 </subscript></highlight>layer to a thickness of about 50 &angst; to about 300 &angst;. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, comprising performing the thermal treatment in an atmosphere of a gas mixture of oxygen and one or more of nitrogen and argon. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, comprising performing the thermal treatment at a temperature of about 400&deg; C. to about 800&deg; C. for about 10 seconds to about 10 minutes. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, comprising forming the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer by a method selected from the group consisting of sputtering, chemical vapor deposition (CVD), and atomic layer deposition (ALD). </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, comprising forming the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer to a thickness of about 100 &angst; to about 300 &angst;. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, comprising forming the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer by a method selected from the group consisting of chemical vapor deposition (CVD) and atomic layer deposition (ALD) by increasing the molar fraction of Zr. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. A method for fabricating a capacitor, comprising the steps of: 
<claim-text>forming an interlayer dielectric layer on a silicon semiconductor substrate; </claim-text>
<claim-text>forming a contact hole that exposes a surface of the semiconductor substrate by selectively etching the interlayer dielectric layer; </claim-text>
<claim-text>forming a Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer in the contact hole, wherein x is in the range of 0 to 0.5, inclusive; </claim-text>
<claim-text>forming an electrode layer on the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer; and </claim-text>
<claim-text>forming a ZrO<highlight><subscript>2 </subscript></highlight>layer on an interface between the electrode layer and the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer by performing a thermal treatment in an atmosphere containing oxygen gas, whereby a capacitor including a bottom electrode formed with the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer, a dielectric layer formed with the ZrO<highlight><subscript>2 </subscript></highlight>layer, and a top electrode formed with the electrode layer is fabricated. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, further comprising the step of forming an ohmic contact layer between the semiconductor layer and the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, comprising forming the ZrO<highlight><subscript>2 </subscript></highlight>layer to a thickness of about 50 &angst; to about 300 &angst;. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, comprising performing the thermal treatment in an atmosphere of a gas mixture of oxygen and one or more of nitrogen and argon. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, comprising performing the thermal treatment at a temperature of about 400&deg; C. to about 800&deg; C. for about 10 seconds to about 10 minutes. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, comprising forming the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer by a method selected from the group consisting of sputtering, chemical vapor deposition (CVD), and atomic layer deposition (ALD). </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, comprising forming the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer to a thickness of about 100 &angst; to about 300 &angst;. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, comprising forming the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer by a method selected from the group consisting of chemical vapor deposition (CVD) and atomic layer deposition (ALD) by gradually increasing a molar fraction of Zr from TiN to Ti<highlight><subscript>0.5</subscript></highlight>Zr<highlight><subscript>0.5</subscript></highlight>N. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein forming the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer in the contact hole comprises the steps of: 
<claim-text>forming an anti-polish layer or an etch mask on the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer in the contact hole; and </claim-text>
<claim-text>applying a chemical mechanical polish to or performing an etch-back process on the Ti<highlight><subscript>1-x</subscript></highlight>Zr<highlight><subscript>x</subscript></highlight>N layer until the surface of the interlayer dielectric layer is exposed. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, wherein the anti-polish layer or the etch mask comprises photoresist or spin-on glass.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2C</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003650A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003650A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003650A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003650A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003650A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030003650A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
