{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708617221201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708617221224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 09:53:41 2024 " "Processing started: Thu Feb 22 09:53:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708617221224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708617221224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_8BITS -c BCD_8BITS " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_8BITS -c BCD_8BITS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708617221224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708617221779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708617221779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/bcd_coder/bcd_coder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/bcd_coder/bcd_coder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_CODER-ARC " "Found design unit 1: BCD_CODER-ARC" {  } { { "../BCD_CODER/BCD_CODER.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/BCD_CODER/BCD_CODER.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708617230837 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_CODER " "Found entity 1: BCD_CODER" {  } { { "../BCD_CODER/BCD_CODER.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/BCD_CODER/BCD_CODER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708617230837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708617230837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/bin2bcd/bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/bin2bcd/bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIN2BCD-ARC " "Found design unit 1: BIN2BCD-ARC" {  } { { "../BIN2BCD/BIN2BCD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/BIN2BCD/BIN2BCD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708617230837 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIN2BCD " "Found entity 1: BIN2BCD" {  } { { "../BIN2BCD/BIN2BCD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/BIN2BCD/BIN2BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708617230837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708617230837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/sum_bcd/sum_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/sum_bcd/sum_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM_BCD-RTL " "Found design unit 1: SUM_BCD-RTL" {  } { { "../SUM_BCD/SUM_BCD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUM_BCD/SUM_BCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708617230853 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM_BCD " "Found entity 1: SUM_BCD" {  } { { "../SUM_BCD/SUM_BCD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUM_BCD/SUM_BCD.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708617230853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708617230853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/suma4/suma4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/suma4/suma4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 suma4-rtl " "Found design unit 1: suma4-rtl" {  } { { "../SUMA4/SUMA4.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMA4/SUMA4.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708617230853 ""} { "Info" "ISGN_ENTITY_NAME" "1 suma4 " "Found entity 1: suma4" {  } { { "../SUMA4/SUMA4.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMA4/SUMA4.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708617230853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708617230853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/fa/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/fa/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-arc " "Found design unit 1: fa-arc" {  } { { "../FA/FA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/FA/FA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708617230853 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "../FA/FA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/FA/FA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708617230853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708617230853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ha-arc " "Found design unit 1: ha-arc" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/HA/HA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708617230853 ""} { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/HA/HA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708617230853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708617230853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_8BITS-ARC " "Found design unit 1: BCD_8BITS-ARC" {  } { { "BCD_8BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/BCD_8BITS/BCD_8BITS.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708617230869 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_8BITS " "Found entity 1: BCD_8BITS" {  } { { "BCD_8BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/BCD_8BITS/BCD_8BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708617230869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708617230869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_8BITS " "Elaborating entity \"BCD_8BITS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708617230905 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CO2 BCD_8BITS.vhd(32) " "Verilog HDL or VHDL warning at BCD_8BITS.vhd(32): object \"CO2\" assigned a value but never read" {  } { { "BCD_8BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/BCD_8BITS/BCD_8BITS.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708617230905 "|BCD_8BITS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIN2BCD BIN2BCD:I0 " "Elaborating entity \"BIN2BCD\" for hierarchy \"BIN2BCD:I0\"" {  } { { "BCD_8BITS.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/BCD_8BITS/BCD_8BITS.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708617230905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM_BCD SUM_BCD:I2 " "Elaborating entity \"SUM_BCD\" for hierarchy \"SUM_BCD:I2\"" {  } { { "BCD_8BITS.vhd" "I2" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/BCD_8BITS/BCD_8BITS.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708617230905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma4 SUM_BCD:I2\|suma4:I0 " "Elaborating entity \"suma4\" for hierarchy \"SUM_BCD:I2\|suma4:I0\"" {  } { { "../SUM_BCD/SUM_BCD.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUM_BCD/SUM_BCD.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708617230905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa SUM_BCD:I2\|suma4:I0\|fa:I0 " "Elaborating entity \"fa\" for hierarchy \"SUM_BCD:I2\|suma4:I0\|fa:I0\"" {  } { { "../SUMA4/SUMA4.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMA4/SUMA4.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708617230905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha SUM_BCD:I2\|suma4:I0\|fa:I0\|ha:HA0 " "Elaborating entity \"ha\" for hierarchy \"SUM_BCD:I2\|suma4:I0\|fa:I0\|ha:HA0\"" {  } { { "../FA/FA.vhd" "HA0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/FA/FA.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708617230905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_CODER BCD_CODER:I4 " "Elaborating entity \"BCD_CODER\" for hierarchy \"BCD_CODER:I4\"" {  } { { "BCD_8BITS.vhd" "I4" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/BCD_8BITS/BCD_8BITS.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708617230953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708617231375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708617231725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708617231725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708617231761 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708617231761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708617231761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708617231761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708617231782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 09:53:51 2024 " "Processing ended: Thu Feb 22 09:53:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708617231782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708617231782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708617231782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708617231782 ""}
