//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	batchGradientsKernel

.visible .entry batchGradientsKernel(
	.param .u32 batchGradientsKernel_param_0,
	.param .u64 batchGradientsKernel_param_1,
	.param .u32 batchGradientsKernel_param_2,
	.param .u32 batchGradientsKernel_param_3,
	.param .u32 batchGradientsKernel_param_4,
	.param .u32 batchGradientsKernel_param_5,
	.param .u64 batchGradientsKernel_param_6,
	.param .u64 batchGradientsKernel_param_7,
	.param .u64 batchGradientsKernel_param_8
)
{
	.reg .pred 	%p<23>;
	.reg .b32 	%r<34>;
	.reg .f64 	%fd<79>;
	.reg .b64 	%rd<33>;


	ld.param.u32 	%r14, [batchGradientsKernel_param_0];
	ld.param.u64 	%rd10, [batchGradientsKernel_param_1];
	ld.param.u32 	%r10, [batchGradientsKernel_param_2];
	ld.param.u32 	%r11, [batchGradientsKernel_param_3];
	ld.param.u32 	%r12, [batchGradientsKernel_param_4];
	ld.param.u32 	%r13, [batchGradientsKernel_param_5];
	ld.param.u64 	%rd7, [batchGradientsKernel_param_6];
	ld.param.u64 	%rd8, [batchGradientsKernel_param_7];
	ld.param.u64 	%rd9, [batchGradientsKernel_param_8];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r1, %r16, %r15, %r17;
	setp.ge.s32 	%p1, %r1, %r14;
	@%p1 bra 	$L__BB0_31;

	mul.lo.s32 	%r2, %r11, %r10;
	mul.lo.s32 	%r19, %r2, %r12;
	mul.lo.s32 	%r20, %r19, %r13;
	div.s32 	%r18, %r1, %r20;
	rem.s32 	%r21, %r1, %r19;
	div.s32 	%r3, %r21, %r2;
	rem.s32 	%r22, %r1, %r2;
	div.s32 	%r4, %r22, %r10;
	rem.s32 	%r5, %r1, %r10;
	mul.lo.s32 	%r23, %r18, %r20;
	sub.s32 	%r6, %r1, %r23;
	mul.wide.s32 	%rd11, %r6, 8;
	add.s64 	%rd2, %rd1, %rd11;
	setp.eq.s32 	%p2, %r18, 0;
	@%p2 bra 	$L__BB0_22;

	setp.eq.s32 	%p3, %r18, 1;
	@%p3 bra 	$L__BB0_13;

	setp.ne.s32 	%p4, %r18, 2;
	@%p4 bra 	$L__BB0_31;

	setp.eq.s32 	%p5, %r12, 1;
	mov.f64 	%fd76, 0d0000000000000000;
	@%p5 bra 	$L__BB0_12;

	setp.eq.s32 	%p6, %r3, 0;
	add.s32 	%r24, %r6, %r2;
	mul.wide.s32 	%rd12, %r24, 8;
	add.s64 	%rd3, %rd1, %rd12;
	@%p6 bra 	$L__BB0_11;

	setp.eq.s32 	%p7, %r3, 1;
	add.s32 	%r7, %r12, -2;
	setp.eq.s32 	%p8, %r3, %r7;
	or.pred  	%p9, %p7, %p8;
	sub.s32 	%r25, %r6, %r2;
	mul.wide.s32 	%rd13, %r25, 8;
	add.s64 	%rd4, %rd1, %rd13;
	@%p9 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_7;

$L__BB0_10:
	ld.global.f64 	%fd31, [%rd3];
	ld.global.f64 	%fd32, [%rd4];
	sub.f64 	%fd33, %fd31, %fd32;
	mul.f64 	%fd76, %fd33, 0d3FE0000000000000;
	bra.uni 	$L__BB0_12;

$L__BB0_22:
	setp.eq.s32 	%p17, %r11, 1;
	mov.f64 	%fd78, 0d0000000000000000;
	@%p17 bra 	$L__BB0_30;

	setp.eq.s32 	%p18, %r4, 0;
	add.s32 	%r29, %r6, %r10;
	mul.wide.s32 	%rd24, %r29, 8;
	add.s64 	%rd5, %rd1, %rd24;
	@%p18 bra 	$L__BB0_29;

	setp.eq.s32 	%p19, %r4, 1;
	add.s32 	%r9, %r11, -2;
	setp.eq.s32 	%p20, %r4, %r9;
	or.pred  	%p21, %p19, %p20;
	sub.s32 	%r30, %r6, %r10;
	mul.wide.s32 	%rd25, %r30, 8;
	add.s64 	%rd6, %rd1, %rd25;
	@%p21 bra 	$L__BB0_28;
	bra.uni 	$L__BB0_25;

$L__BB0_28:
	ld.global.f64 	%fd71, [%rd5];
	ld.global.f64 	%fd72, [%rd6];
	sub.f64 	%fd73, %fd71, %fd72;
	mul.f64 	%fd78, %fd73, 0d3FE0000000000000;
	bra.uni 	$L__BB0_30;

$L__BB0_13:
	setp.eq.s32 	%p11, %r10, 1;
	mov.f64 	%fd77, 0d0000000000000000;
	@%p11 bra 	$L__BB0_21;

	setp.eq.s32 	%p12, %r5, 0;
	@%p12 bra 	$L__BB0_20;

	setp.eq.s32 	%p13, %r5, 1;
	add.s32 	%r8, %r10, -2;
	setp.eq.s32 	%p14, %r5, %r8;
	or.pred  	%p15, %p13, %p14;
	@%p15 bra 	$L__BB0_19;
	bra.uni 	$L__BB0_16;

$L__BB0_19:
	ld.global.f64 	%fd51, [%rd2+-8];
	ld.global.f64 	%fd52, [%rd2+8];
	sub.f64 	%fd53, %fd52, %fd51;
	mul.f64 	%fd77, %fd53, 0d3FE0000000000000;
	bra.uni 	$L__BB0_21;

$L__BB0_11:
	ld.global.f64 	%fd34, [%rd3];
	ld.global.f64 	%fd35, [%rd2];
	sub.f64 	%fd76, %fd34, %fd35;
	bra.uni 	$L__BB0_12;

$L__BB0_29:
	ld.global.f64 	%fd74, [%rd5];
	ld.global.f64 	%fd75, [%rd2];
	sub.f64 	%fd78, %fd74, %fd75;
	bra.uni 	$L__BB0_30;

$L__BB0_20:
	ld.global.f64 	%fd54, [%rd2];
	ld.global.f64 	%fd55, [%rd2+8];
	sub.f64 	%fd77, %fd55, %fd54;
	bra.uni 	$L__BB0_21;

$L__BB0_25:
	setp.lt.s32 	%p22, %r4, %r9;
	@%p22 bra 	$L__BB0_27;
	bra.uni 	$L__BB0_26;

$L__BB0_27:
	mad.lo.s32 	%r31, %r10, -2, %r6;
	mul.wide.s32 	%rd26, %r31, 8;
	add.s64 	%rd27, %rd1, %rd26;
	ld.global.f64 	%fd59, [%rd27];
	div.rn.f64 	%fd60, %fd59, 0d4028000000000000;
	ld.global.f64 	%fd61, [%rd6];
	add.f64 	%fd62, %fd61, %fd61;
	div.rn.f64 	%fd63, %fd62, 0d4008000000000000;
	sub.f64 	%fd64, %fd63, %fd60;
	ld.global.f64 	%fd65, [%rd5];
	add.f64 	%fd66, %fd65, %fd65;
	div.rn.f64 	%fd67, %fd66, 0d4008000000000000;
	sub.f64 	%fd68, %fd64, %fd67;
	add.s32 	%r33, %r29, %r10;
	mul.wide.s32 	%rd28, %r33, 8;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.f64 	%fd69, [%rd29];
	div.rn.f64 	%fd70, %fd69, 0d4028000000000000;
	add.f64 	%fd78, %fd70, %fd68;
	bra.uni 	$L__BB0_30;

$L__BB0_16:
	setp.lt.s32 	%p16, %r5, %r8;
	@%p16 bra 	$L__BB0_18;
	bra.uni 	$L__BB0_17;

$L__BB0_18:
	ld.global.f64 	%fd39, [%rd2+-16];
	div.rn.f64 	%fd40, %fd39, 0d4028000000000000;
	ld.global.f64 	%fd41, [%rd2+-8];
	add.f64 	%fd42, %fd41, %fd41;
	div.rn.f64 	%fd43, %fd42, 0d4008000000000000;
	sub.f64 	%fd44, %fd43, %fd40;
	ld.global.f64 	%fd45, [%rd2+8];
	add.f64 	%fd46, %fd45, %fd45;
	div.rn.f64 	%fd47, %fd46, 0d4008000000000000;
	sub.f64 	%fd48, %fd44, %fd47;
	ld.global.f64 	%fd49, [%rd2+16];
	div.rn.f64 	%fd50, %fd49, 0d4028000000000000;
	add.f64 	%fd77, %fd50, %fd48;
	bra.uni 	$L__BB0_21;

$L__BB0_7:
	setp.lt.s32 	%p10, %r3, %r7;
	@%p10 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_8;

$L__BB0_9:
	mad.lo.s32 	%r26, %r2, -2, %r6;
	mul.wide.s32 	%rd14, %r26, 8;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.f64 	%fd19, [%rd15];
	div.rn.f64 	%fd20, %fd19, 0d4028000000000000;
	ld.global.f64 	%fd21, [%rd4];
	add.f64 	%fd22, %fd21, %fd21;
	div.rn.f64 	%fd23, %fd22, 0d4008000000000000;
	sub.f64 	%fd24, %fd23, %fd20;
	ld.global.f64 	%fd25, [%rd3];
	add.f64 	%fd26, %fd25, %fd25;
	div.rn.f64 	%fd27, %fd26, 0d4008000000000000;
	sub.f64 	%fd28, %fd24, %fd27;
	add.s32 	%r28, %r24, %r2;
	mul.wide.s32 	%rd16, %r28, 8;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.f64 	%fd29, [%rd17];
	div.rn.f64 	%fd30, %fd29, 0d4028000000000000;
	add.f64 	%fd76, %fd30, %fd28;
	bra.uni 	$L__BB0_12;

$L__BB0_26:
	ld.global.f64 	%fd57, [%rd2];
	ld.global.f64 	%fd58, [%rd6];
	sub.f64 	%fd78, %fd57, %fd58;

$L__BB0_30:
	cvta.to.global.u64 	%rd30, %rd7;
	mul.wide.s32 	%rd31, %r1, 8;
	add.s64 	%rd32, %rd30, %rd31;
	st.global.f64 	[%rd32], %fd78;
	bra.uni 	$L__BB0_31;

$L__BB0_17:
	ld.global.f64 	%fd37, [%rd2];
	ld.global.f64 	%fd38, [%rd2+-8];
	sub.f64 	%fd77, %fd37, %fd38;

$L__BB0_21:
	cvta.to.global.u64 	%rd21, %rd8;
	add.s64 	%rd23, %rd21, %rd11;
	st.global.f64 	[%rd23], %fd77;
	bra.uni 	$L__BB0_31;

$L__BB0_8:
	ld.global.f64 	%fd17, [%rd2];
	ld.global.f64 	%fd18, [%rd4];
	sub.f64 	%fd76, %fd17, %fd18;

$L__BB0_12:
	cvta.to.global.u64 	%rd18, %rd9;
	add.s64 	%rd20, %rd18, %rd11;
	st.global.f64 	[%rd20], %fd76;

$L__BB0_31:
	ret;

}

