##Registres en Ã©criture
set regw(th_spare) [list 311 8 00001010]
set regw(th_itcl) [list 309 2 0]
set regw(th_tmod) [list 308 1 0]
set regw(th_stn) [list 307 1 0]
set regw(th_enbgr) [list 306 1 1]
set regw(th_envref) [list 305 1 1]
set regw(th_enad) [list 304 1 0]
set regw(rx_spare) [list 288 16 0]
set regw(sx_TxDiv) [list 272 3 0]
set regw(sx_spare) [list 272 16 0]
set regw(tx_spare) [list 256 16 0]
set regw(rx_cdr_sel_clk) [list 248 3 0]
set regw(rx_cdr_sel_data) [list 245 3 0]
set regw(rx_sipo_seldiv) [list 244 1 1]
set regw(rx_vref_bypass) [list 243 1 0]
set regw(rx_sipo_rst) [list 242 1 0]
set regw(rx_sipo_n) [list 238 4 1000]
set regw(rx_sipo_invdata) [list 237 1 0]
set regw(rx_sipo_en) [list 236 1 0]
set regw(rx_sipo_aux_sel) [list 234 2 0]
set regw(rx_sel_test) [list 229 5 0]
set regw(rx_sel_data) [list 228 1 0]
set regw(rx_loopback2_tx2rx_en) [list 225 1 0]
set regw(rx_loopback2_rx2tx_en) [list 224 1 0]
set regw(rx_in_ref50) [list 221 2 10]
set regw(rx_in_load100k) [list 219 2 11]
set regw(rx_in_load50) [list 214 5 10000]
set regw(rx_in_dccouple) [list 213 1 1]
set regw(rx_ff_setresr) [list 210 3 011]
set regw(rx_ff_setresc) [list 207 3 011]
set regw(rx_ff_off) [list 204 3 0]
set regw(rx_ff_gain2) [list 202 2 01]
set regw(rx_ff_gain1) [list 200 2 10]
set regw(rx_dfe_en) [list 199 1 0]
set regw(rx_dfe_coef2) [list 194 5 0]
set regw(rx_dfe_coef1) [list 189 5 0]
set regw(rx_cmp_thlow) [list 184 5 0]
set regw(rx_cmp_thhigh) [list 179 5 0]
set regw(rx_cmp_off) [list 178 1 0]
set regw(rx_cmp_aux_en) [list 177 1 0]
set regw(rx_clk_sel) [list 175 1 0]
set regw(rx_clk_en) [list 174 1 1]
set regw(rx_clk_delb) [list 166 8 0]
set regw(rx_clk_dela) [list 158 8 0]
set regw(rx_cdr_var_dem) [list 157 1 0]
set regw(rx_cdr_sel_openloop) [list 156 1 0]
set regw(rx_cdr_rst) [list 155 1 0]
set regw(rx_cdr_filtc) [list 152 3 010]
set regw(rx_cdr_filtb) [list 149 3 011]
set regw(rx_cdr_filta) [list 145 3 010]
set regw(rx_cdr_filt_openloop) [list 132 13 0010111011100]
set regw(rx_cdr_en) [list 131 1 0]
set regw(rx_bias_off) [list 128 3 0]
set regw(sx_pll_typ) [list 127 1 1]
set regw(sx_filter_size) [list 118 9 111111111]
set regw(sx_RxDiv) [list 114 3 0]
set regw(sx_PupRefOut) [list 113 1 0]
set regw(sx_PupLoTx) [list 112 1 1]
set regw(sx_PupLoRx) [list 111 1 1]
set regw(sx_LoSrcMux) [list 110 1 1]
set regw(sx_LoExtPup) [list 109 1 0]
set regw(sx_LoExtDciVdd) [list 108 1 1]
set regw(sx_LoExtDciProg50) [list 103 5 10000]
set regw(sx_LoExtDciGnd) [list 102 1 0]
set regw(sx_FrefPup) [list 101 1 1]
set regw(sx_FrefDciVdd) [list 100 1 1]
set regw(sx_FrefDciProg50) [list 95 5 10000]
set regw(sx_FrefDciGnd) [list 94 1 0]
set regw(sx_Dpll_VarDem) [list 93 1 0]
set regw(sx_Dpll_FiltMux) [list 92 1 0]
set regw(sx_Dpll_Fcw) [list 86 6 011001]
set regw(sx_DpllReset) [list 85 1 0]
set regw(sx_DpllOpenLoop) [list 76 9 0]
set regw(sx_DpllBeta) [list 73 3 010]
set regw(sx_DpllAlpha) [list 70 3 0]
set regw(sx_DivN) [list 64 6 000111]
set regw(cmn_spare) [list 48 16 0]
set regw(TxClkSync_inv) [list 44 1 0]
set regw(sx_PupDco_Out) [list 43 1 0]
set regw(sx_vco_cc) [list 41 2 01]
set regw(cmn_dci_prog) [list 36 5 10000]
set regw(cmn_dci_dc) [list 34 2 10]
set regw(cmn_bias_on) [list 33 1 1]
set regw(TxTestPcsEn) [list 32 1 0]
set regw(TxTestLpbk) [list 31 1 0]
set regw(TxRxLpbkSelect) [list 30 1 0]
set regw(TxRtrim) [list 25 5 01111]
set regw(TxPup) [list 24 1 1]
set regw(TxPreEmph) [list 23 1 0]
set regw(TxPisoSelDiv) [list 22 1 0]
set regw(TxPisoReset) [list 21 1 0]
set regw(TxPisoDivInit) [list 17 4 1000]
set regw(TxDciPup) [list 16 1 1]
set regw(TxDataSelect) [list 15 1 0]
set regw(TxCtrlTest) [list 11 4 0]
set regw(TxCtrlPre) [list 7 4 0001]
set regw(TxCtrlMain) [list 3 4 1000]
set regw(TxPisoSelTxSync) [list 2 1 0]
set regw(TxClkPolarity) [list 1 1 0]
set regw(isolation_n) [list 0 1 0]

##Registres en lecture
set regr(prbs_config_sta_o) [list 384) 64]
set regr(null) [list 148) 236]
set regr(th_dataready) [list 137) 11]
set regr(rx_cnt_o) [list 64) 64]
set regr(rx_err_cnt_o) [list 0) 64]
