 
****************************************
Report : area
Design : DEC_LUT_Decoder8bits_clk
Version: U-2022.12-SP6
Date   : Mon May  5 17:38:33 2025
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/Library/CBDK018_UMC_Faraday_v1.0/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db)

Number of ports:                          383
Number of nets:                          2762
Number of cells:                         2367
Number of combinational cells:           2328
Number of sequential cells:                32
Number of macros/black boxes:               0
Number of buf/inv:                        245
Number of references:                      85

Combinational area:              41337.979100
Buf/Inv area:                     2324.851177
Noncombinational area:            1821.758389
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 43159.737489
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------
DEC_LUT_Decoder8bits_clk          43159.7375    100.0  21973.5936  1821.7584  0.0000  DEC_LUT_Decoder8bits_clk
div_700                            6380.8415     14.8   6380.8415     0.0000  0.0000  DEC_LUT_Decoder8bits_clk_DW_div_uns_5
div_709                            9655.6319     22.4   8280.7199     0.0000  0.0000  DEC_LUT_Decoder8bits_clk_DW_div_tc_0
div_709/u_div_u_absval_AAbs        1374.9120      3.2    565.5888     0.0000  0.0000  DEC_LUT_Decoder8bits_clk_DW01_absval_0
div_709/u_div_u_absval_AAbs/NEG     809.3232      1.9    809.3232     0.0000  0.0000  DEC_LUT_Decoder8bits_clk_DW01_inc_0
mult_704                           1124.9280      2.6   1124.9280     0.0000  0.0000  DEC_LUT_Decoder8bits_clk_DW_mult_uns_0
sub_685                            1506.1536      3.5   1506.1536     0.0000  0.0000  DEC_LUT_Decoder8bits_clk_DW01_sub_0
sub_704                             696.8304      1.6    696.8304     0.0000  0.0000  DEC_LUT_Decoder8bits_clk_DW01_sub_1
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------
Total                                                  41337.9791  1821.7584  0.0000

1
