# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/cilantro:@/tmp/.ICE-unix/1184592,unix/cilantro:/tmp/.ICE-unix/1184592
QT_ACCESSIBILITY=1
COLORTERM=truecolor
XDG_MENU_PREFIX=gnome-
RDI_APPROOT=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2
RDI_JAVA_PLATFORM=
VCS_HOME=/mnt/storage/gefeizuo/vcs-2020.12-SP2-1
MAKE_TERMOUT=/dev/pts/6
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/bin
LC_ADDRESS=en_US.UTF-8
XILINX_VIVADO=/mnt/storage/gefeizuo/Xilinx/Vivado/2020.2
LC_NAME=en_US.UTF-8
SSH_AUTH_SOCK=/tmp/ssh-AjOb9LWcdwWm/agent.1184592
RDI_OPT_EXT=.o
RDI_INSTALLVER=2020.2
RDI_INSTALLROOT=/mnt/storage/gefeizuo/Xilinx
XMODIFIERS=@im=ibus
RDI_PATCHROOT=
LC_MONETARY=en_US.UTF-8
SSH_AGENT_PID=1184634
XILINX_XRT=/opt/xilinx/xrt
GTK_MODULES=gail:atk-bridge
DBUS_STARTER_BUS_TYPE=session
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/lib/lnx64.o
KRB5CCNAME=FILE:/tmp/krb5cc_114282436_8anAVp
PWD=/home/zhoujw/FPGA/PipeCNN/project_xilinx
LOGNAME=zhoujw
XDG_SESSION_TYPE=tty
_RDI_DONT_SET_XILINX_AS_PATH=True
GPG_AGENT_INFO=/run/user/114282436/gnupg/S.gpg-agent:0:1
RDI_PREPEND_PATH=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/home/zhoujw
IM_CONFIG_PHASE=1
SYNTH_COMMON=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/scripts/rt/data
LC_PAPER=en_US.UTF-8
LANG=en_US.UTF-8
XDG_CURRENT_DESKTOP=GNOME
VNCDESKTOP=cilantro.eecs.umich.edu:456 (zhoujw)
VTE_VERSION=6003
XILINX_HLS=/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/8ccdb607_9089_463d_a3b6_39398da1b631
XILINXD_LICENSE_FILE=2210@license-xilinx.engin.umich.edu
RDI_PROG=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
INVOCATION_ID=079ff3c14e184e2b94b3cd426ebb8f09
SSH_CONNECTION=24.127.102.138 34074 141.212.113.110 22
MANAGERPID=4125221
RT_TCL_PATH=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2
XDG_SESSION_CLASS=user
MAKEFLAGS=
SNPSLMD_LICENSE_FILE=/mnt/storage/gefeizuo/vcs-2020.12-SP2-1/admin/license/license.dat
LC_IDENTIFICATION=en_US.UTF-8
TERM=xterm-256color
CPLUS_INCLUDE_PATH=:/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/include:/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/include
LIBVIRT_DEFAULT_URI=qemu:///system
USER=zhoujw
LIBRARY_PATH=/usr/lib/x86_64-linux-gnu
MAKE_TERMERR=/dev/pts/6
XILINX_PLANAHEAD=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2
GNOME_TERMINAL_SERVICE=:1.1903
RDI_BASEROOT=/mnt/storage/gefeizuo/Xilinx/Vitis
RDI_TPS_ROOT=/mnt/storage/gefeizuo/Xilinx/Vivado/2020.2/tps/lnx64
RDI_JAVA_VERSION=9.0.4
RDI_DATADIR=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/data
DISPLAY=:456
SHLVL=5
MAKELEVEL=1
LC_TELEPHONE=en_US.UTF-8
QT_IM_MODULE=ibus
LC_MEASUREMENT=en_US.UTF-8
XILINX_VIVADO_HLS=/mnt/storage/gefeizuo/Xilinx/Vivado/2020.2
XIL_CHECK_TCL_DEBUG=False
DBUS_STARTER_ADDRESS=unix:path=/run/user/114282436/bus,guid=87770c45cc8df2357f07650d61789194
LD_LIBRARY_PATH=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/lib/lnx64.o:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/lib/lnx64.o::/usr/lib/x86_64-linux-gnu:/usr/lib/x86_64-linux-gnu:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/lib/lnx64.o::/usr/lib/x86_64-linux-gnu:/usr/lib/x86_64-linux-gnu:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/114282436
SSH_CLIENT=24.127.102.138 34074 22
LC_TIME=en_US.UTF-8
TCL_LIBRARY=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/tps/tcl/tcl8.5
JOURNAL_STREAM=8:150454328
XDG_DATA_DIRS=/usr/share/gnome:/usr/local/share:/usr/share:/var/lib/snapd/desktop
PATH=/mnt/storage/gefeizuo/Xilinx/Vivado/2020.2/tps/lnx64/binutils-2.26/bin:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/mnt/storage/gefeizuo/Xilinx/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin:/mnt/storage/gefeizuo/Xilinx/Vivado/2020.2/gnu/microblaze/lin/bin:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/bin:/mnt/storage/gefeizuo/Xilinx/Vivado/2020.2/bin:/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/include:/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/bin:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/gnu/microblaze/lin/bin:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/gnu/arm/lin/bin:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/gnu/aarch64/lin/aarch64-linux/bin:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/gnu/aarch64/lin/aarch64-none/bin:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/tps/lnx64/cmake-3.3.2/bin:/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/aietools/bin:/mnt/storage/gefeizuo/Xilinx/DocNav:/mnt/storage/gefeizuo/vcs-2020.12-SP2-1/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/scripts/rt/data
HDI_APPROOT=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/114282436/bus,guid=87770c45cc8df2357f07650d61789194
RDI_PLATFORM=lnx64
MYVIVADO=
SSH_TTY=/dev/pts/26
ISL_IOSTREAMS_RSA=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/tps/isl
LC_NUMERIC=en_US.UTF-8
XILINX_VITIS=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2
OLDPWD=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/bin
_=/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=35945
XILINX_CD_SESSION=753590ad-e0fe-4f7f-9784-d4c2a24ecbe8
XILINX_RS_PORT=35537
XILINX_RS_SESSION=671db43f-5644-46bf-a5b1-2a294ca5d5e8


V++ command line:
------------------------------------------
/mnt/storage/gefeizuo/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ -t hw_emu --platform /home/zhoujw/FPGA/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --save-temps -g --profile_kernel data:all:all:all --profile_kernel stall:all:all:all --define VGG16 --temp_dir ./tmp.hw_emu -c -k coreConv --config config_sp.u50 -Idevice -otmp.hw_emu/coreConv.xo device/coreConv.cpp 

FINAL PROGRAM OPTIONS
--compile
--config config_sp.u50
--connectivity.stream_connect memRead_1.bias_out:coreConv_1.bias_in
--connectivity.stream_connect memRead_1.weight_out:coreConv_1.weight_in
--connectivity.stream_connect memRead_1.data_out:coreConv_1.data_in
--connectivity.stream_connect coreConv_1.conv_out:batchNorm_1.conv_in
--connectivity.stream_connect coreConv_1.bypass_out:memWrite_1.bypass_in
--connectivity.stream_connect batchNorm_1.bn_out:memWrite_1.bn_in
--debug
--define VGG16
--include device
--input_files device/coreConv.cpp
--kernel coreConv
--kernel_frequency 0:300
--optimize 0
--output tmp.hw_emu/coreConv.xo
--platform /home/zhoujw/FPGA/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
--profile_kernel data:all:all:all
--profile_kernel stall:all:all:all
--report_level 0
--save-temps
--target hw_emu
--temp_dir ./tmp.hw_emu
--vivado.prop fileset.sim_1.xsim.elaborate.debug_level=all

PARSED COMMAND LINE OPTIONS
-t hw_emu 
--platform /home/zhoujw/FPGA/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm 
--save-temps 
-g 
--profile_kernel data:all:all:all 
--profile_kernel stall:all:all:all 
--define VGG16 
--temp_dir ./tmp.hw_emu 
-c 
-k coreConv 
--config config_sp.u50 
-Idevice 
-otmp.hw_emu/coreConv.xo 
device/coreConv.cpp 

PARSED CONFIG FILE (1) OPTIONS
file: config_sp.u50
kernel_frequency 0:300 
connectivity.stream_connect memRead_1.bias_out:coreConv_1.bias_in 
connectivity.stream_connect memRead_1.weight_out:coreConv_1.weight_in 
connectivity.stream_connect memRead_1.data_out:coreConv_1.data_in 
connectivity.stream_connect coreConv_1.conv_out:batchNorm_1.conv_in 
connectivity.stream_connect coreConv_1.bypass_out:memWrite_1.bypass_in 
connectivity.stream_connect batchNorm_1.bn_out:memWrite_1.bn_in 
vivado.prop fileset.sim_1.xsim.elaborate.debug_level=all 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/home/zhoujw/FPGA/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 14 Dec 2021 21:03:19
------------------------------------------
step: performing high-level synthesis for kernel:coreConv
timestamp: 14 Dec 2021 21:03:54
launch dir: /home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw_emu/coreConv/coreConv
cmd: vitis_hls -f /home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw_emu/coreConv/coreConv/coreConv.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 14 Dec 2021 21:03:54
output: /home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw_emu/reports/coreConv/system_estimate_coreConv.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 14 Dec 2021 21:03:54
