{
  "Top": "GBM",
  "RtlTop": "GBM",
  "RtlPrefix": "",
  "RtlSubPrefix": "GBM_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "spartan7",
    "Device": "xc7s15",
    "Package": "-cpga196",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "S": {
      "index": "0",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "S_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "S_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "S0": {
      "index": "1",
      "direction": "in",
      "srcType": "double",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "S0_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "S0_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "r": {
      "index": "2",
      "direction": "in",
      "srcType": "double",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "r_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "r_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "sigma": {
      "index": "3",
      "direction": "in",
      "srcType": "double",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "sigma_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "sigma_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "T": {
      "index": "4",
      "direction": "in",
      "srcType": "double",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "T_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "T_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "random_increments": {
      "index": "5",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "random_increments_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "random_increments_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_csim -code_analyzer=1",
      "config_export -output=\/Users\/steve\/thesis-monte-carlo\/GBM\/output.xo",
      "config_export -format=xo",
      "config_export -flow=none",
      "config_unroll -tripcount_threshold=5"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "GBM"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "0.96",
    "IsCombinational": "0",
    "II": "47693",
    "Latency": "47692"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "GBM",
    "Version": "1.0",
    "DisplayName": "Gbm",
    "Revision": "2113902354",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_GBM_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/test.c"],
    "TestBench": [
      "..\/..\/..\/..\/in.dat",
      "..\/..\/..\/..\/out.golden.dat",
      "..\/..\/..\/..\/test_func.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/GBM_control_s_axi.vhd",
      "impl\/vhdl\/GBM_dadd_64ns_64ns_64_6_full_dsp_1.vhd",
      "impl\/vhdl\/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1.vhd",
      "impl\/vhdl\/GBM_ddiv_64ns_64ns_64_31_no_dsp_1.vhd",
      "impl\/vhdl\/GBM_dexp_64ns_64ns_64_18_full_dsp_1.vhd",
      "impl\/vhdl\/GBM_dmul_64ns_64ns_64_6_max_dsp_1.vhd",
      "impl\/vhdl\/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1.vhd",
      "impl\/vhdl\/GBM_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/GBM_GBM_Pipeline_VITIS_LOOP_11_1.vhd",
      "impl\/vhdl\/GBM_GBM_Pipeline_VITIS_LOOP_15_2.vhd",
      "impl\/vhdl\/GBM_gmem_m_axi.vhd",
      "impl\/vhdl\/GBM.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/GBM_control_s_axi.v",
      "impl\/verilog\/GBM_dadd_64ns_64ns_64_6_full_dsp_1.v",
      "impl\/verilog\/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1.v",
      "impl\/verilog\/GBM_ddiv_64ns_64ns_64_31_no_dsp_1.v",
      "impl\/verilog\/GBM_dexp_64ns_64ns_64_18_full_dsp_1.v",
      "impl\/verilog\/GBM_dmul_64ns_64ns_64_6_max_dsp_1.v",
      "impl\/verilog\/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1.v",
      "impl\/verilog\/GBM_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/GBM_GBM_Pipeline_VITIS_LOOP_11_1.v",
      "impl\/verilog\/GBM_GBM_Pipeline_VITIS_LOOP_15_2.v",
      "impl\/verilog\/GBM_gmem_m_axi.v",
      "impl\/verilog\/GBM.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/GBM_v1_0\/data\/GBM.mdd",
      "impl\/misc\/drivers\/GBM_v1_0\/data\/GBM.tcl",
      "impl\/misc\/drivers\/GBM_v1_0\/data\/GBM.yaml",
      "impl\/misc\/drivers\/GBM_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/GBM_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/GBM_v1_0\/src\/xgbm.c",
      "impl\/misc\/drivers\/GBM_v1_0\/src\/xgbm.h",
      "impl\/misc\/drivers\/GBM_v1_0\/src\/xgbm_hw.h",
      "impl\/misc\/drivers\/GBM_v1_0\/src\/xgbm_linux.c",
      "impl\/misc\/drivers\/GBM_v1_0\/src\/xgbm_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl",
      "impl\/misc\/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl",
      "impl\/misc\/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl",
      "impl\/misc\/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl",
      "impl\/misc\/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl",
      "impl\/misc\/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "..\/..\/..\/output.xo",
    "XoHlsDir": "impl\/misc\/hls_files",
    "ProtoInst": [".debug\/GBM.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 29 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 16 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 55 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "S_1",
          "access": "W",
          "description": "Data signal of S",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "S",
              "access": "W",
              "description": "Bit 31 to 0 of S"
            }]
        },
        {
          "offset": "0x14",
          "name": "S_2",
          "access": "W",
          "description": "Data signal of S",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "S",
              "access": "W",
              "description": "Bit 63 to 32 of S"
            }]
        },
        {
          "offset": "0x1c",
          "name": "S0_1",
          "access": "W",
          "description": "Data signal of S0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "S0",
              "access": "W",
              "description": "Bit 31 to 0 of S0"
            }]
        },
        {
          "offset": "0x20",
          "name": "S0_2",
          "access": "W",
          "description": "Data signal of S0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "S0",
              "access": "W",
              "description": "Bit 63 to 32 of S0"
            }]
        },
        {
          "offset": "0x28",
          "name": "r_1",
          "access": "W",
          "description": "Data signal of r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "r",
              "access": "W",
              "description": "Bit 31 to 0 of r"
            }]
        },
        {
          "offset": "0x2c",
          "name": "r_2",
          "access": "W",
          "description": "Data signal of r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "r",
              "access": "W",
              "description": "Bit 63 to 32 of r"
            }]
        },
        {
          "offset": "0x34",
          "name": "sigma_1",
          "access": "W",
          "description": "Data signal of sigma",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sigma",
              "access": "W",
              "description": "Bit 31 to 0 of sigma"
            }]
        },
        {
          "offset": "0x38",
          "name": "sigma_2",
          "access": "W",
          "description": "Data signal of sigma",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sigma",
              "access": "W",
              "description": "Bit 63 to 32 of sigma"
            }]
        },
        {
          "offset": "0x40",
          "name": "T_1",
          "access": "W",
          "description": "Data signal of T",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "T",
              "access": "W",
              "description": "Bit 31 to 0 of T"
            }]
        },
        {
          "offset": "0x44",
          "name": "T_2",
          "access": "W",
          "description": "Data signal of T",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "T",
              "access": "W",
              "description": "Bit 63 to 32 of T"
            }]
        },
        {
          "offset": "0x4c",
          "name": "random_increments_1",
          "access": "W",
          "description": "Data signal of random_increments",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "random_increments",
              "access": "W",
              "description": "Bit 31 to 0 of random_increments"
            }]
        },
        {
          "offset": "0x50",
          "name": "random_increments_2",
          "access": "W",
          "description": "Data signal of random_increments",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "random_increments",
              "access": "W",
              "description": "Bit 63 to 32 of random_increments"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "S"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "S0"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "r"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "sigma"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "T"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "random_increments"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "256",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "S"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "256",
          "argName": "S"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "random_increments"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "256",
          "argName": "random_increments"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "256"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "256"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "GBM",
      "BindInstances": "ddiv_64ns_64ns_64_31_no_dsp_1_U23 dmul_64ns_64ns_64_6_max_dsp_1_U22 dmul_64ns_64ns_64_6_max_dsp_1_U22 dadddsub_64ns_64ns_64_6_full_dsp_1_U21 dmul_64ns_64ns_64_6_max_dsp_1_U22 dsqrt_64ns_64ns_64_57_no_dsp_1_U24 control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "GBM_Pipeline_VITIS_LOOP_11_1",
          "InstanceName": "grp_GBM_Pipeline_VITIS_LOOP_11_1_fu_132",
          "BindInstances": "icmp_ln11_fu_107_p2 add_ln11_fu_113_p2 icmp_ln12_fu_123_p2 select_ln12_fu_171_p3"
        },
        {
          "ModuleName": "GBM_Pipeline_VITIS_LOOP_15_2",
          "InstanceName": "grp_GBM_Pipeline_VITIS_LOOP_15_2_fu_140",
          "BindInstances": "icmp_ln15_fu_931_p2 add_ln15_fu_937_p2 empty_fu_955_p2 lshr_ln19_fu_1865_p2 add_ln19_97_fu_992_p2 add_ln19_fu_1002_p2 lshr_ln19_1_fu_1493_p2 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_1_fu_1036_p2 add_ln19_2_fu_1045_p2 lshr_ln19_2_fu_1555_p2 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_3_fu_1074_p2 add_ln19_4_fu_1083_p2 lshr_ln19_3_fu_1617_p2 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_5_fu_1112_p2 add_ln19_6_fu_1121_p2 lshr_ln19_4_fu_1679_p2 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_7_fu_1150_p2 add_ln19_8_fu_1159_p2 lshr_ln19_5_fu_1741_p2 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_9_fu_1188_p2 add_ln19_10_fu_1197_p2 lshr_ln19_6_fu_1803_p2 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_11_fu_1226_p2 add_ln19_12_fu_1235_p2 lshr_ln19_7_fu_1885_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_13_fu_1264_p2 add_ln19_14_fu_1273_p2 lshr_ln19_8_fu_1951_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_15_fu_1302_p2 add_ln19_16_fu_1311_p2 lshr_ln19_9_fu_2013_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_17_fu_1340_p2 add_ln19_18_fu_1349_p2 lshr_ln19_10_fu_2075_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_19_fu_1378_p2 add_ln19_20_fu_1387_p2 lshr_ln19_11_fu_2137_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_21_fu_1416_p2 add_ln19_22_fu_1425_p2 lshr_ln19_12_fu_2199_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_23_fu_1454_p2 add_ln19_24_fu_1463_p2 lshr_ln19_13_fu_2261_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_25_fu_1516_p2 add_ln19_26_fu_1525_p2 lshr_ln19_14_fu_2323_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_27_fu_1578_p2 add_ln19_28_fu_1587_p2 lshr_ln19_15_fu_2385_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_29_fu_1640_p2 add_ln19_30_fu_1649_p2 lshr_ln19_16_fu_2447_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_31_fu_1702_p2 add_ln19_32_fu_1711_p2 lshr_ln19_17_fu_2509_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_33_fu_1764_p2 add_ln19_34_fu_1773_p2 lshr_ln19_18_fu_2571_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_35_fu_1826_p2 add_ln19_36_fu_1835_p2 lshr_ln19_19_fu_2633_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_37_fu_1912_p2 add_ln19_38_fu_1921_p2 lshr_ln19_20_fu_2695_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_39_fu_1974_p2 add_ln19_40_fu_1983_p2 lshr_ln19_21_fu_2757_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_41_fu_2036_p2 add_ln19_42_fu_2045_p2 lshr_ln19_22_fu_2819_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_43_fu_2098_p2 add_ln19_44_fu_2107_p2 lshr_ln19_23_fu_2881_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_45_fu_2160_p2 add_ln19_46_fu_2169_p2 lshr_ln19_24_fu_2943_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_47_fu_2222_p2 add_ln19_48_fu_2231_p2 lshr_ln19_25_fu_3005_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_49_fu_2284_p2 add_ln19_50_fu_2293_p2 lshr_ln19_26_fu_3067_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_51_fu_2346_p2 add_ln19_52_fu_2355_p2 lshr_ln19_27_fu_3129_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_53_fu_2408_p2 add_ln19_54_fu_2417_p2 lshr_ln19_28_fu_3191_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_55_fu_2470_p2 add_ln19_56_fu_2479_p2 lshr_ln19_29_fu_3253_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_57_fu_2532_p2 add_ln19_58_fu_2541_p2 lshr_ln19_30_fu_3315_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_59_fu_2594_p2 add_ln19_60_fu_2603_p2 lshr_ln19_31_fu_3377_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_61_fu_2656_p2 add_ln19_62_fu_2665_p2 lshr_ln19_32_fu_3439_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_63_fu_2718_p2 add_ln19_64_fu_2727_p2 lshr_ln19_33_fu_3501_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_65_fu_2780_p2 add_ln19_66_fu_2789_p2 lshr_ln19_34_fu_3687_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_67_fu_2842_p2 add_ln19_68_fu_2851_p2 lshr_ln19_35_fu_3711_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_69_fu_2904_p2 add_ln19_70_fu_2913_p2 lshr_ln19_36_fu_3735_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_71_fu_2966_p2 add_ln19_72_fu_2975_p2 lshr_ln19_37_fu_3759_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_73_fu_3028_p2 add_ln19_74_fu_3037_p2 lshr_ln19_38_fu_3783_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_75_fu_3090_p2 add_ln19_76_fu_3099_p2 lshr_ln19_39_fu_3807_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_77_fu_3152_p2 add_ln19_78_fu_3161_p2 lshr_ln19_40_fu_3831_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_79_fu_3214_p2 add_ln19_80_fu_3223_p2 lshr_ln19_41_fu_3855_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_81_fu_3276_p2 add_ln19_82_fu_3285_p2 lshr_ln19_42_fu_3879_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_83_fu_3338_p2 add_ln19_84_fu_3347_p2 lshr_ln19_43_fu_3903_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_85_fu_3400_p2 add_ln19_86_fu_3409_p2 lshr_ln19_44_fu_3927_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_87_fu_3462_p2 add_ln19_88_fu_3471_p2 lshr_ln19_45_fu_3951_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_89_fu_3520_p2 add_ln19_90_fu_3529_p2 lshr_ln19_46_fu_3975_p2 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_91_fu_3562_p2 add_ln19_92_fu_3571_p2 lshr_ln19_47_fu_3999_p2 dadd_64ns_64ns_64_6_full_dsp_1_U5 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_93_fu_3600_p2 add_ln19_94_fu_3609_p2 lshr_ln19_48_fu_4023_p2 dadd_64ns_64ns_64_6_full_dsp_1_U6 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_95_fu_3628_p2 add_ln19_96_fu_3637_p2 lshr_ln19_49_fu_4047_p2 dmul_64ns_64ns_64_6_max_dsp_1_U9 dadd_64ns_64ns_64_6_full_dsp_1_U7 dexp_64ns_64ns_64_18_full_dsp_1_U11 shl_ln19_fu_4071_p2 shl_ln19_49_fu_4077_p2"
        }
      ]
    },
    "Info": {
      "GBM_Pipeline_VITIS_LOOP_11_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "GBM_Pipeline_VITIS_LOOP_15_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "GBM": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "GBM_Pipeline_VITIS_LOOP_11_1": {
        "Latency": {
          "LatencyBest": "102",
          "LatencyAvg": "102",
          "LatencyWorst": "102",
          "PipelineII": "101",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.96",
          "Estimate": "7.040"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "100",
            "Latency": "100",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "203",
          "AVAIL_FF": "16000",
          "UTIL_FF": "1",
          "LUT": "292",
          "AVAIL_LUT": "8000",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "20",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "20",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "GBM_Pipeline_VITIS_LOOP_15_2": {
        "Latency": {
          "LatencyBest": "47501",
          "LatencyAvg": "47501",
          "LatencyWorst": "47501",
          "PipelineII": "47501",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.96",
          "Estimate": "9.064"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_15_2",
            "TripCount": "100",
            "Latency": "47500",
            "PipelineII": "",
            "PipelineDepth": "475"
          }],
        "Area": {
          "DSP": "57",
          "AVAIL_DSP": "20",
          "UTIL_DSP": "285",
          "FF": "24806",
          "AVAIL_FF": "16000",
          "UTIL_FF": "155",
          "LUT": "61860",
          "AVAIL_LUT": "8000",
          "UTIL_LUT": "773",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "20",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "GBM": {
        "Latency": {
          "LatencyBest": "47692",
          "LatencyAvg": "47692",
          "LatencyWorst": "47692",
          "PipelineII": "47693",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.96",
          "Estimate": "9.064"
        },
        "Area": {
          "BRAM_18K": "30",
          "AVAIL_BRAM": "20",
          "UTIL_BRAM": "150",
          "DSP": "71",
          "AVAIL_DSP": "20",
          "UTIL_DSP": "355",
          "FF": "28279",
          "AVAIL_FF": "16000",
          "UTIL_FF": "176",
          "LUT": "65933",
          "AVAIL_LUT": "8000",
          "UTIL_LUT": "824",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-09 03:54:05 -0500",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
