# Smart-Locker-Security-System
ğŸ§  Overview

The system acts as a smart locker access controller, similar to digital lockers in gyms or malls.
Users can create and validate a personal 4-character code (0â€“9, Aâ€“F).
The locker automatically locks and unlocks based on the entered code, with visual indicators showing system state.

âœ¨ Key Features

ğŸ”¢ 4-character cipher input via Digilent Pmod Keypad

ğŸ’¡ Status LEDs:

FREE_LOCKER (green): locker available

LED_LOCKED (red): locker secured

ğŸ§® 7-Segment Display (SSD): shows code input progress

ğŸ” Debounced Input: ensures stable keypad signals

ğŸ§° Reset Switch (RST): resets to initial unlocked state

ğŸ” Code Verification: compares input sequence with stored cipher

âš™ï¸ Structural VHDL Design: modular components for clarity and debugging

âš™ï¸ Hardware Components
Component	Function
Basys 3 FPGA Board	Main logic and control
Pmod KYPD Keypad	User input (0â€“F keys)
LEDs	Locker state indicators
7-Segment Display (SSD)	Visual code feedback
RST Switch	System reset control
ğŸ§© Functional Workflow

Idle State:

SSD displays 0000

Green LED (FREE_LOCKER) ON â†’ locker available

Setting a Code:

User enters 4 characters via keypad

Each press confirmed with BTN

After 4 inputs â†’ locker locks, red LED ON

Unlocking:

User re-enters the same 4-character code

System compares input with stored cipher

If matched â†’ locker unlocks, green LED ON

Reset:

Pressing RST resets the locker and clears memory

ğŸ§± System Architecture
SmartLocker/
â”œâ”€â”€ debouncer.vhd
â”œâ”€â”€ button_counter.vhd
â”œâ”€â”€ display_controller.vhd
â”œâ”€â”€ register_shift.vhd
â”œâ”€â”€ main_locker.vhd
â””â”€â”€ README.md


Main Components:

debouncer.vhd â€“ filters noisy button inputs

button_counter.vhd â€“ counts button presses (0â€“3)

register_shift.vhd â€“ stores and shifts cipher digits

display_controller.vhd â€“ handles SSD visualization

main_locker.vhd â€“ integrates all modules, controls LEDs and logic

ğŸ§  Design Insights

This project was developed using VHDL in Vivado and implemented on the Basys 3 FPGA.
A structural design approach was chosen to maintain modularity and simplify debugging.
Each component was individually tested and integrated through port mapping for clean, maintainable code.

ğŸ› ï¸ Future Improvements

âœ¨ Blinking cursor on SSD for current digit entry

â±ï¸ Limit of 3 wrong attempts â†’ temporary lockout

ğŸ”’ â€œFrozen Lockerâ€ LED for multiple failed attempts

ğŸ”„ Partial reset for current digit only

âš™ï¸ Compatibility with other FPGA boards (e.g., Nexys A7)

ğŸ‘©â€ğŸ’» Author

Lidia TomuÈ™
ğŸ’» Developer of Smart Locker Security System
ğŸ”— Passionate about embedded design, digital logic, and FPGA-based solutions
