// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vriscv_soc.h for the primary calling header

#include "Vriscv_soc___024root.h"
#include "Vriscv_soc__Syms.h"

#include "verilated_dpi.h"

void Vriscv_soc___024root___configure_coverage_1(Vriscv_soc___024root* vlSelf, bool first) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___configure_coverage_1\n"); );
    // Body
    if (false && first) {}  // Prevent unused
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 168, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_chosen_tag", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 187, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 191, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 194, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wstrb[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 201, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_awlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 203, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 205, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 206, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_aw_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 207, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 209, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ar_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 210, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 211, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 212, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 213, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "hit_1", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 214, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "hit_2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 215, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_valid_1", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 216, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_valid_2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 221, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 221, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 222, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_3[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 222, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_3[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 223, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_4[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 223, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_4[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_5[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_5[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_6[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_6[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 226, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_7[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 226, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_7[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 227, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_8[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 227, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_8[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 228, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_9[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 228, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_9[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 229, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_10[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 229, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_10[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 230, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_11[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 230, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_11[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 231, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_12[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 231, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_12[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_13[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_13[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_14[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_14[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 234, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_15[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 234, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_15[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 235, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_16[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 235, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_16[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 236, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_17[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 236, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_17[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 237, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_18[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 237, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_18[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 238, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_19[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 238, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_19[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 239, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_20[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 239, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_20[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 240, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_21[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 240, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_21[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 241, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_22[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 241, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_22[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 242, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_23[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 242, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_23[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 243, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_24[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 243, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_24[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 244, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_25[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 244, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_25[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 245, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_26[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 245, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_26[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 246, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_27[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 246, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_27[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 247, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_28[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 247, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_28[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 248, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_29[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 248, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_29[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 249, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_30[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 249, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_30[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 250, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_31[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 250, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_31[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 251, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_32[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 251, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_32[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 252, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_33[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 252, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_33[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 253, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_34[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 253, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_34[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 254, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_35[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 254, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_35[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 255, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_36[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 255, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_36[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 256, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_37[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 256, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_37[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 257, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_38[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 257, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_38[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 258, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_39[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 258, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_39[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 259, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_40[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 259, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_40[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 260, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_41[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 260, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_41[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 261, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_42[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 261, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_42[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 262, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_43[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 262, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_43[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 263, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_44[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 263, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_44[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 264, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_45[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 264, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_45[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 265, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_46[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 265, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_46[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 266, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_47[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 266, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_47[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 267, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_48[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 267, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_48[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 268, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_49[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 268, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_49[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 269, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_50[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 269, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_50[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 270, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_51[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 270, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_51[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 271, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_52[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 271, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_52[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 272, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_53[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 272, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_53[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 273, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_54[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 273, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_54[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 274, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_55[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 274, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_55[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 275, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_56[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 275, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_56[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 276, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_57[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 276, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_57[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 277, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_58[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 277, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_58[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 278, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_59[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 278, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_59[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 279, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_60[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 279, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_60[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 280, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_61[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 280, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_61[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 281, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_62[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 281, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_62[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 282, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_63[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 282, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_63[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 283, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_start_operation", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 414, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cnt[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 414, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cnt[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 415, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "is_need_wait", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 416, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rbus_finish", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 417, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wbus_finish", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 691, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "691-692");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 691, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "693-694");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 697, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "697-698");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 697, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "699-700");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 702, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "702-703");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 702, 15, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "704-705");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 696, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "696");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 690, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "690");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 688, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "688-689");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 710, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "710-711");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 710, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 709, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "709");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 709, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 707, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "707-708");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 717, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "717-718");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 717, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 716, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "716");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 716, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 714, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "714-715");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 724, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "724-725");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 724, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 723, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "723");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 723, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 721, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "721-722");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 731, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "731-732");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 731, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 730, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "730");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 730, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 728, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "728-729");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 738, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "738-739");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 738, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 737, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "737");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 737, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 735, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "735-736");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 745, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "745-746");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 745, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 744, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "744");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 744, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 742, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "742-743");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 754, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "754-755");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 754, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 757, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "757-758");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 757, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "759-760");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 753, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "753");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 752, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "752");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 752, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 750, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "750-751");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 767, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "767-768");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 767, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 770, 16, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "770-771");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 770, 17, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 766, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "766");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 765, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "765");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 765, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 763, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "763-764");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 777, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "777-778");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 777, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 781, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "781-782");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 781, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 784, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "784-785");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 784, 15, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "786-787");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 780, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "780");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 776, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "776");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 774, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "774-775");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 793, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "793-794");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 793, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 796, 16, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "796-797");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 796, 17, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 792, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "792");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 791, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "791");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 791, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 789, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "789-790");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 804, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "804-805");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 804, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 807, 16, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "807-808");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 807, 17, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 803, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "803");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 802, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "802");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 802, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 800, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "800-801");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 815, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "815-816");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 815, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "817-818");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 814, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "814");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 814, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 813, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "813");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 813, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 811, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "811-812");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 827, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "827-828");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 827, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 826, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "826");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 826, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 825, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "825");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 825, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 823, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "823-824");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 836, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "836-837");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 836, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 839, 16, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "839-840");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 839, 17, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 835, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "835");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 834, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "834");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 834, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 832, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "832-833");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 847, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "847-848");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 847, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 846, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "846");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 846, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 845, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "845");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 845, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 843, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "843-844");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 856, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "856-857");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 856, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 859, 16, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "859-860");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 859, 17, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 855, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "855");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 854, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "854");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 854, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 852, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "852-853");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 866, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "866-867");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 866, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 870, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "870-871");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 870, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 873, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "873-874");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 873, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 869, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "869");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 865, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "865");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 863, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "863-864");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 881, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "881-882");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 881, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "883-884");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 880, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "880");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 880, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 879, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "879");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 879, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 877, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "877-878");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 891, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "891-892");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 891, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 895, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "895-896");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 895, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "897-898");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 900, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "900-901");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 900, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 894, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "894");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 890, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "890");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 888, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "888-889");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 906, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "906-907");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 906, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 910, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "910-911");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 910, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "912-913");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 915, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "915-916");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 915, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 909, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "909");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 905, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "905");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 903, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "903-904");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 923, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "923-924");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 923, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "925-926");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 921, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "921-922");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 920, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "920");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 920, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 918, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "918-919");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 934, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "934-935");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 934, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "936-937");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 932, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "932-933");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 931, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "931");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 931, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 929, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "929-930");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 945, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "945-946");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 945, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "947-948");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 943, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "943-944");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 942, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "942");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 942, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 940, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "940-941");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 956, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "956-957");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 956, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "958-959");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 954, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "954-955");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 953, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "953");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 953, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 951, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "951-952");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 967, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "967-968");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 967, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "969-970");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 965, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "965-966");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 964, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "964");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 964, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 962, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "962-963");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 978, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "978-979");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 978, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "980-981");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 976, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "976-977");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 975, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "975");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 975, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 973, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "973-974");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 989, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "989-990");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 989, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "991-992");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 987, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "987-988");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 986, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "986");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 986, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 984, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "984-985");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1000, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1000-1001");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1000, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1002-1003");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 998, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "998-999");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 997, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "997");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 997, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 995, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "995-996");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1011, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1011-1012");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1011, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1013-1014");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1009, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1009-1010");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1008, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1008");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1008, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1006, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1006-1007");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1022, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1022-1023");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1022, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1024-1025");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1020, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1020-1021");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1019, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1019");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1019, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1017, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1017-1018");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1033, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1033-1034");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1033, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1035-1036");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1031, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1031-1032");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1030, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1030");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1030, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1028, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1028-1029");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1044, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1044-1045");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1044, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1046-1047");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1042, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1042-1043");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1041, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1041");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1041, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1039, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1039-1040");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1055, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1055-1056");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1055, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1057-1058");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1053, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1053-1054");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1052, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1052");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1052, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1050, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1050-1051");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1066, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1066-1067");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1066, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1068-1069");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1064, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1064-1065");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1063, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1063");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1063, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1061, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1061-1062");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1077, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1077-1078");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1077, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1079-1080");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1075, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1075-1076");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1074, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1074");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1074, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1072, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1072-1073");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1088, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1088-1089");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1088, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1090-1091");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1086, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1086-1087");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1085, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1085");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1085, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1083, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1083-1084");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1099, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1099-1100");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1099, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1101-1102");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1097, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1097-1098");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1096, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1096");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1096, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1094, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1094-1095");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1110, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1110-1111");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1110, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1112-1113");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1108, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1108-1109");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1107, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1107");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1107, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1105, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1105-1106");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1121, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1121-1122");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1121, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1123-1124");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1119, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1119-1120");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1118, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1118");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1118, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1116, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1116-1117");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1132, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1132-1133");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1132, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1134-1135");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1130, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1130-1131");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1129, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1129");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1129, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1127, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1127-1128");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1143, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1143-1144");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1143, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1145-1146");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1141, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1141-1142");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1140, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1140");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1140, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1138, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1138-1139");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1154, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1154-1155");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1154, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1156-1157");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1152, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1152-1153");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1151, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1151");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1151, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1149, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1149-1150");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1165, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1165-1166");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1165, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1167-1168");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1163, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1163-1164");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1162, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1162");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1162, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1160, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1160-1161");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1176, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1176-1177");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1176, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1178-1179");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1174, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1174-1175");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1173, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1173");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1173, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1171, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1171-1172");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1187, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1187-1188");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1187, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1189-1190");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1185, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1185-1186");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1184, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1184");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1184, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1182, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1182-1183");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1198, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1198-1199");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1198, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1200-1201");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1196, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1196-1197");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1195, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1195");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1195, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1193, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1193-1194");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1209, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1209-1210");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1209, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1211-1212");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1207, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1207-1208");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1206, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1206");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1206, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1204, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1204-1205");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1220, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1220-1221");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1220, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1222-1223");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1218, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1218-1219");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1217, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1217");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1217, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1215, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1215-1216");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1231, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1231-1232");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1231, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1233-1234");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1229, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1229-1230");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1228, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1228");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1228, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1226, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1226-1227");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1242, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1242-1243");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1242, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1244-1245");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1240, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1240-1241");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1239, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1239");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1239, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1237, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1237-1238");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1253, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1253-1254");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1253, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1255-1256");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1251, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1251-1252");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1250, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1250");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1250, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1248, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1248-1249");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1264, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1264-1265");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1264, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1266-1267");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1262, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1262-1263");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1261, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1261");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1261, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1259, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1259-1260");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1275, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1275-1276");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1275, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1277-1278");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1273, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1273-1274");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1272, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1272");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1272, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1270, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1270-1271");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1286, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1286-1287");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1286, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1288-1289");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1284, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1284-1285");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1283, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1283");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1283, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1281, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1281-1282");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1297, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1297-1298");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1297, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1299-1300");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1295, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1295-1296");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1294, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1294");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1294, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1292, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1292-1293");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1308, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1308-1309");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1308, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1310-1311");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1306, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1306-1307");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1305, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1305");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1305, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1303, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1303-1304");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1319, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1319-1320");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1319, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1321-1322");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1317, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1317-1318");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1316, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1316");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1316, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1314, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1314-1315");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1330, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1330-1331");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1330, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1332-1333");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1328, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1328-1329");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1327, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1327");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1327, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1325, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1325-1326");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1341, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1341-1342");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1341, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1343-1344");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1339, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1339-1340");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1338, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1338");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1338, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1336, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1336-1337");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1352, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1352-1353");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1352, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1354-1355");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1350, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1350-1351");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1349, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1349");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1349, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1347, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1347-1348");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1363, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1363-1364");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1363, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1365-1366");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1361, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1361-1362");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1360, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1360");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1360, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1358, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1358-1359");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1374, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1374-1375");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1374, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1376-1377");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1372, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1372-1373");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1371, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1371");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1371, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1369, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1369-1370");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1385, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1385-1386");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1385, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1387-1388");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1383, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1383-1384");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1382, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1382");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1382, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1380, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1380-1381");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1396, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1396-1397");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1396, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1398-1399");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1394, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1394-1395");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1393, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1393");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1393, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1391, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1391-1392");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1407, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1407-1408");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1407, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1409-1410");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1405, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1405-1406");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1404, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1404");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1404, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1402, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1402-1403");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1418, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1418-1419");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1418, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1420-1421");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1416, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1416-1417");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1415, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1415");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1415, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1413, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1413-1414");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1429, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1429-1430");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1429, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1431-1432");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1427, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1427-1428");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1426, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1426");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1426, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1424, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1424-1425");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1440, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1440-1441");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1440, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1442-1443");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1438, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1438-1439");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1437, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1437");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1437, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1435, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1435-1436");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1451, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1451-1452");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1451, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1453-1454");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1449, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1449-1450");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1448, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1448");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1448, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1446, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1446-1447");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1462, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1462-1463");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1462, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1464-1465");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1460, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1460-1461");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1459, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1459");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1459, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1457, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1457-1458");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1473, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1473-1474");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1473, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1475-1476");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1471, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1471-1472");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1470, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1470");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1470, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1468, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1468-1469");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1484, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1484-1485");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1484, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1486-1487");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1482, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1482-1483");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1481, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1481");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1481, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1479, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1479-1480");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1495, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1495-1496");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1495, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1497-1498");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1493, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1493-1494");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1492, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1492");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1492, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1490, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1490-1491");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1506, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1506-1507");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1506, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1508-1509");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1504, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1504-1505");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1503, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1503");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1503, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1501, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1501-1502");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1517, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1517-1518");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1517, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1519-1520");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1515, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1515-1516");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1514, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1514");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1514, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1512, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1512-1513");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1528, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1528-1529");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1528, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1530-1531");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1526, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1526-1527");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1525, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1525");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1525, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1523, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1523-1524");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1539, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1539-1540");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1539, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1541-1542");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1537, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1537-1538");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1536, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1536");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1536, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1534, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1534-1535");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1550, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1550-1551");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1550, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1552-1553");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1548, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1548-1549");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1547, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1547");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1547, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1545, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1545-1546");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1561, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1561-1562");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1561, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1563-1564");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1559, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1559-1560");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1558, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1558");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1558, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1556, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1556-1557");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1572, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1572-1573");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1572, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1574-1575");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1570, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1570-1571");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1569, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1569");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1569, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1567, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1567-1568");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1583, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1583-1584");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1583, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1585-1586");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1581, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1581-1582");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1580, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1580");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1580, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1578, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1578-1579");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1594, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1594-1595");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1594, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1596-1597");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1592, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1592-1593");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1591, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1591");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1591, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1589, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1589-1590");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1605, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1605-1606");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1605, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1607-1608");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1603, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1603-1604");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1602, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1602");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1602, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1600, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1600-1601");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1616, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1616-1617");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1616, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1618-1619");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1614, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1614-1615");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1613, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1613");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1613, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1611, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1611-1612");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1626, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1626-1627");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1626, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1624, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1624-1625");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1622, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1622-1623");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1633, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1633-1634");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1633, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1636, 16, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1636-1637");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1636, 17, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1632, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1632");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1631, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1631");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1631, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1629, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1629-1630");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1644, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1644-1645");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1644, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "1646-1647");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1643, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1643");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1643, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1642, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1642");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1642, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1640, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1640-1641");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 687, 3, ".riscv_soc.core.d_cache", "v_line/Cache", "block", "687,749,822,876,1651-1652");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8596]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8597]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8598]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8599]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8600]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8601]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8602]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8603]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8604]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8605]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8606]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8607]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8608]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8609]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8610]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8611]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8612]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8613]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8614]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8615]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8616]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8617]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8618]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8619]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8620]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8621]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8622]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8623]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8624]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8625]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8626]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8627]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8628]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8629]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8630]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8631]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8632]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8633]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8634]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8635]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8636]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8637]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8638]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8639]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8640]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8641]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8642]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8643]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8644]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8645]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8646]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8647]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8648]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8649]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8650]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8651]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8652]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8653]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8654]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8655]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8656]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8657]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8658]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8659]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8660]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8661]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8662]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8663]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8664]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8665]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8666]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8667]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8668]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8669]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8670]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8671]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8672]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8673]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8674]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8675]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8676]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8677]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8678]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8679]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8680]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8681]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8682]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8683]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8684]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8685]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8686]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8687]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8688]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8689]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8690]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8691]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8692]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8693]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8694]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8695]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8696]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8697]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8698]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8699]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8700]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8701]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8702]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8703]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8704]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8705]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8706]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8707]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8708]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8709]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8710]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8711]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8712]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8713]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8714]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8715]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8716]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8717]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8718]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8719]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8720]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8721]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8722]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8723]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 10, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 11, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8724]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 12, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8725]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8726]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8727]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8728]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8729]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8730]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8731]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8732]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8733]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8734]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8735]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8736]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8737]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8738]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8739]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8740]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8741]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8742]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8743]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8744]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8745]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8746]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8747]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8748]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8749]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8750]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8751]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8752]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8753]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8754]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8755]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8756]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8757]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8758]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8759]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8760]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8761]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8762]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8763]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8764]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8765]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8766]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8767]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8768]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8769]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8770]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8771]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8772]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8773]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8774]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8775]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8776]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8777]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8778]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8779]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8780]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8781]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8782]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8783]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8784]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8785]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8786]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8787]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8788]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8789]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8790]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8791]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8792]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8793]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8794]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8795]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8796]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8797]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8798]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8799]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8800]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8801]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8802]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8803]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8804]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8805]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8806]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8807]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8808]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8809]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8810]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8811]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8812]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8813]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8814]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8815]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8816]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8817]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8818]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8819]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8820]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8821]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8822]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8823]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8824]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8825]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8826]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8827]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8828]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8829]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8830]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8831]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8832]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8833]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8834]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8835]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8836]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8837]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8838]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8839]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8840]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8841]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8842]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8843]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8844]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8845]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8846]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8847]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8848]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8849]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8850]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8851]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8852]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8853]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8854]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8855]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8856]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8857]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8858]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8859]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8860]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8861]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8862]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8863]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8864]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8865]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8866]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8867]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8868]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8869]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8870]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8871]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8872]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8873]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8874]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8875]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8876]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8877]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8878]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8879]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8880]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8881]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8882]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8883]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8884]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8885]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8886]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8887]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8888]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8889]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8890]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8891]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8892]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8893]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8894]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8895]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8896]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8897]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8898]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8899]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8900]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8901]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8902]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8903]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8904]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8905]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8906]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8907]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8908]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8909]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8910]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8911]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8912]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8913]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8914]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8915]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8916]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8917]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8918]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8919]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8920]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8921]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8922]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8923]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8924]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8925]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8926]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8927]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8928]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8929]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8930]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8931]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8932]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8933]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8934]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8935]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8936]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8937]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8938]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8939]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8940]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8941]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8942]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8943]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8944]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8945]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8946]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8947]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8948]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8949]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8950]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8951]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8952]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8953]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8954]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8955]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8956]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8957]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8958]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8959]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8960]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8961]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8962]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8963]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8964]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8965]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8966]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8967]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8968]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8969]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8970]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8971]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8972]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8973]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8974]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8975]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8976]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8977]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8978]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8979]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8980]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8981]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8982]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8983]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8984]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8985]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8986]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 17, 6, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "cen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10834]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 18, 6, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9741]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9742]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9743]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9744]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9745]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9746]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9747]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9748]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9749]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9750]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9751]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9752]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9753]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9754]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9755]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9756]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9757]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9758]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9759]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9760]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9761]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9762]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9763]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9764]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9765]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9766]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9767]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9768]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9769]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9770]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9771]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9772]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9773]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9774]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9775]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9776]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9777]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9778]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9779]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9780]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9781]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9782]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9783]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9784]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9785]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9786]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9787]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9788]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9789]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9790]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9791]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9792]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9793]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9794]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9795]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9796]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9797]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9798]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9799]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9800]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9801]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9802]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9803]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9804]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9805]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9806]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9807]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9808]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9809]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9810]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9811]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9812]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9813]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9814]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9815]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9816]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9817]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9818]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9819]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9820]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9821]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9822]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9823]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9824]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9825]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9826]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9827]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9828]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9829]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9830]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9831]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9832]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9833]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9834]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9835]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9836]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9837]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9838]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9839]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9840]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9841]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9842]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9843]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9844]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9845]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9846]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9847]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9848]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9849]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9850]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9851]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9852]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9853]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9854]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9855]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9856]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9857]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9858]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9859]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9860]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9861]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9862]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9863]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9864]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9865]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9866]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9867]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9868]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10835]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 5, ".riscv_soc.core.d_cache.sram1_data", "v_branch/S011HD1P_X32Y2D128_BW", "if", "23-24");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10836]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 6, ".riscv_soc.core.d_cache.sram1_data", "v_branch/S011HD1P_X32Y2D128_BW", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10837]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 22, 1, ".riscv_soc.core.d_cache.sram1_data", "v_line/S011HD1P_X32Y2D128_BW", "block", "22,26");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8987]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8988]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8989]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8990]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8991]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8992]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8993]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8994]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8995]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8996]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8997]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8998]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8999]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9000]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9001]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9002]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9003]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9004]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9005]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9006]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9007]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9008]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9009]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9010]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9011]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9012]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9013]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9014]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9015]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9016]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9017]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9018]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9019]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9020]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9021]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9022]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9023]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9024]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9025]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9026]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9027]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9028]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9029]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9030]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9031]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9032]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9033]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9034]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9035]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9036]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9037]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9038]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9039]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9040]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9041]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9042]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9043]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9044]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9045]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9046]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9047]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9048]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9049]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9050]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9051]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9052]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9053]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9054]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9055]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9056]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9057]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9058]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9059]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9060]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9061]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9062]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9063]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9064]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9065]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9066]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9067]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9068]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9069]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9070]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9071]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9072]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9073]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9074]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9075]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9076]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9077]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9078]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9079]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9080]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9081]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9082]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9083]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9084]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9085]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9086]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9087]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9088]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9089]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9090]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9091]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9092]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9093]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9094]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9095]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9096]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9097]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9098]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9099]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9100]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9101]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9102]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9103]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9104]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9105]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9106]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9107]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9108]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9109]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9110]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9111]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9112]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9113]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9114]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 10, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 11, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9115]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 12, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9116]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9117]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9118]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9119]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9120]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9121]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9122]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9123]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9124]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9125]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9126]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9127]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9128]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9129]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9130]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9131]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9132]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9133]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9134]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9135]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9136]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9137]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9138]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9139]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9140]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9141]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9142]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9143]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9144]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9145]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9146]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9147]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9148]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9149]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9150]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9151]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9152]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9153]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9154]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9155]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9156]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9157]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9158]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9159]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9160]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9161]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9162]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9163]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9164]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9165]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9166]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9167]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9168]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9169]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9170]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9171]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9172]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9173]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9174]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9175]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9176]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9177]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9178]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9179]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9180]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9181]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9182]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9183]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9184]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9185]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9186]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9187]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9188]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9189]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9190]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9191]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9192]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9193]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9194]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9195]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9196]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9197]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9198]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9199]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9200]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9201]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9202]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9203]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9204]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9205]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9206]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9207]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9208]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9209]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9210]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9211]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9212]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9213]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9214]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9215]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9216]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9217]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9218]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9219]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9220]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9221]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9222]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9223]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9224]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9225]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9226]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9227]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9228]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9229]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9230]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9231]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9232]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9233]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9234]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9235]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9236]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9237]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9238]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9239]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9240]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9241]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9242]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9243]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9244]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9245]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9246]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9247]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9248]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9249]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 17, 6, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "cen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10838]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 18, 6, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10839]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 5, ".riscv_soc.core.d_cache.sram1_tag", "v_branch/S011HD1P_X32Y2D128_BW", "if", "23-24");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10840]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 6, ".riscv_soc.core.d_cache.sram1_tag", "v_branch/S011HD1P_X32Y2D128_BW", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10841]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 22, 1, ".riscv_soc.core.d_cache.sram1_tag", "v_line/S011HD1P_X32Y2D128_BW", "block", "22,26");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9250]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9251]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9252]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9253]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9254]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9255]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9256]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9257]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9258]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9259]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9260]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9261]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9262]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9263]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9264]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9265]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9266]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9267]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9268]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9269]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9270]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9271]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9272]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9273]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9274]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9275]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9276]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9277]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9278]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9279]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9280]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9281]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9282]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9283]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9284]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9285]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9286]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9287]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9288]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9289]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9290]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9291]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9292]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9293]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9294]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9295]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9296]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9297]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9298]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9299]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9300]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9301]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9302]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9303]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9304]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9305]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9306]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9307]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9308]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9309]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9310]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9311]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9312]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9313]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9314]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9315]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9316]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9317]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9318]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9319]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9320]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9321]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9322]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9323]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9324]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9325]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9326]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9327]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9328]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9329]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9330]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9331]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9332]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9333]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9334]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9335]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9336]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9337]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9338]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9339]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9340]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9341]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9342]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9343]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9344]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9345]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9346]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9347]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9348]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9349]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9350]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9351]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9352]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9353]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9354]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9355]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9356]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9357]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9358]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9359]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9360]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9361]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9362]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9363]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9364]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9365]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9366]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9367]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9368]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9369]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9370]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9371]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9372]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9373]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9374]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9375]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9376]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9377]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 10, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 11, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9378]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 12, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8725]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8726]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8727]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8728]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8729]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8730]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8731]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8732]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8733]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8734]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8735]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8736]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8737]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8738]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8739]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8740]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8741]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8742]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8743]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8744]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8745]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8746]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8747]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8748]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8749]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8750]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8751]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8752]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8753]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8754]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8755]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8756]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8757]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8758]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8759]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8760]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8761]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8762]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8763]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8764]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8765]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8766]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8767]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8768]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8769]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8770]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8771]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8772]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8773]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8774]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8775]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8776]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8777]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8778]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8779]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8780]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8781]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8782]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8783]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8784]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8785]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8786]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8787]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8788]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8789]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8790]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8791]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8792]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8793]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8794]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8795]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8796]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8797]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8798]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8799]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8800]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8801]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8802]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8803]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8804]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8805]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8806]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8807]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8808]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8809]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8810]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8811]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8812]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8813]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8814]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8815]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8816]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8817]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8818]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8819]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8820]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8821]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8822]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8823]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8824]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8825]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8826]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8827]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8828]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8829]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8830]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8831]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8832]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8833]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8834]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8835]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8836]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8837]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8838]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8839]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8840]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8841]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8842]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8843]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8844]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8845]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8846]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8847]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8848]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8849]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8850]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8851]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8852]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9379]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9380]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9381]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9382]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9383]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9384]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8859]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8860]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8861]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8862]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8863]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8864]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8865]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8866]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8867]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8868]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8869]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8870]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8871]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8872]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8873]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8874]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8875]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8876]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8877]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8878]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8879]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8880]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8881]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8882]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8883]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8884]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8885]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8886]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8887]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8888]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8889]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8890]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8891]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8892]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8893]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8894]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8895]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8896]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8897]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8898]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8899]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8900]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8901]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8902]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8903]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8904]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8905]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8906]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8907]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8908]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8909]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8910]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8911]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8912]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8913]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8914]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8915]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8916]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8917]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8918]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8919]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8920]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8921]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8922]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8923]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8924]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8925]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8926]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8927]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8928]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8929]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8930]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8931]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8932]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8933]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8934]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8935]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8936]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8937]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8938]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8939]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8940]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8941]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8942]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8943]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8944]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8945]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8946]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8947]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8948]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8949]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8950]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8951]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8952]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8953]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8954]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8955]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8956]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8957]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8958]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8959]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8960]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8961]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8962]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8963]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8964]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8965]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8966]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8967]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8968]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8969]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8970]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8971]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8972]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8973]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8974]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8975]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8976]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8977]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8978]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8979]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8980]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8981]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8982]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8983]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8984]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8985]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8986]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 17, 6, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "cen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10842]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 18, 6, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9741]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9742]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9743]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9744]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9745]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9746]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9747]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9748]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9749]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9750]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9751]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9752]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9753]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9754]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9755]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9756]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9757]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9758]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9759]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9760]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9761]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9762]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9763]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9764]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9765]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9766]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9767]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9768]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9769]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9770]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9771]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9772]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9773]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9774]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9775]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9776]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9777]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9778]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9779]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9780]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9781]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9782]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9783]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9784]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9785]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9786]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9787]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9788]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9789]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9790]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9791]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9792]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9793]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9794]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9795]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9796]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9797]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9798]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9799]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9800]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9801]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9802]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9803]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9804]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9805]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9806]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9807]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9808]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9809]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9810]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9811]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9812]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9813]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9814]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9815]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9816]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9817]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9818]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9819]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9820]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9821]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9822]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9823]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9824]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9825]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9826]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9827]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9828]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9829]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9830]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9831]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9832]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9833]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9834]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9835]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9836]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9837]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9838]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9839]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9840]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9841]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9842]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9843]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9844]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9845]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9846]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9847]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9848]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9849]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9850]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9851]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9852]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9853]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9854]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9855]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9856]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9857]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9858]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9859]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9860]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9861]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9862]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9863]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9864]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9865]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9866]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9867]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9868]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10843]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 5, ".riscv_soc.core.d_cache.sram2_data", "v_branch/S011HD1P_X32Y2D128_BW", "if", "23-24");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10844]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 6, ".riscv_soc.core.d_cache.sram2_data", "v_branch/S011HD1P_X32Y2D128_BW", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10845]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 22, 1, ".riscv_soc.core.d_cache.sram2_data", "v_line/S011HD1P_X32Y2D128_BW", "block", "22,26");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9385]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9386]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9387]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9388]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9389]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9390]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9391]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9392]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9393]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9394]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9395]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9396]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9397]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9398]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9399]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9400]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9401]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9402]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9403]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9404]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9405]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9406]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9407]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9408]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9409]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9410]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9411]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9412]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9413]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9414]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9415]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9416]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9417]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9418]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9419]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9420]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9421]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9422]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9423]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9424]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9425]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9426]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9427]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9428]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9429]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9430]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9431]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9432]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9433]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9434]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9435]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9436]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9437]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9439]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9440]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9441]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9442]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9443]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9444]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9445]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9446]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9447]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9448]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9449]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9450]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9451]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9452]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9453]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9454]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9455]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9456]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9457]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9458]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9459]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9460]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9461]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9462]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9463]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9464]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9465]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9466]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9467]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9468]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9469]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9470]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9471]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9472]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9473]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9474]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9475]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9476]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9477]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9478]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9479]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9480]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9481]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9482]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9483]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9484]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9485]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9486]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9487]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9488]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9489]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9490]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9491]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9492]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9493]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9494]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9495]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9496]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9497]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9498]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9499]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9500]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9501]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9502]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9503]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9504]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9505]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9506]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9507]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9508]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9509]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9510]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9511]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9512]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 10, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 11, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9513]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 12, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9514]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9515]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9516]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9517]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9518]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9519]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9122]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9123]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9124]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9125]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9126]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9127]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9128]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9129]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9130]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9131]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9132]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9133]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9134]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9135]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9136]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9137]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9138]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9139]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9140]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9141]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9142]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9143]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9144]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9145]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9146]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9147]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9148]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9149]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9150]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9151]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9152]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9153]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9154]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9155]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9156]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9157]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9158]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9159]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9160]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9161]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9162]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9163]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9164]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9165]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9166]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9167]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9168]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9169]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9170]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9171]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9172]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9173]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9174]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9175]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9176]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9177]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9178]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9179]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9180]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9181]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9182]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9183]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9184]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9185]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9186]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9187]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9188]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9189]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9190]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9191]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9192]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9193]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9194]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9195]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9196]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9197]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9198]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9199]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9200]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9201]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9202]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9203]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9204]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9205]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9206]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9207]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9208]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9209]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9210]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9211]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9212]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9213]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9214]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9215]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9216]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9217]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9218]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9219]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9220]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9221]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9222]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9223]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9224]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9225]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9226]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9227]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9228]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9229]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9230]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9231]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9232]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9233]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9234]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9235]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9236]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9237]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9238]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9239]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9240]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9241]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9242]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9243]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9244]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9245]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9246]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9247]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9248]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9249]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 17, 6, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "cen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10846]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 18, 6, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10847]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 5, ".riscv_soc.core.d_cache.sram2_tag", "v_branch/S011HD1P_X32Y2D128_BW", "if", "23-24");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10848]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 6, ".riscv_soc.core.d_cache.sram2_tag", "v_branch/S011HD1P_X32Y2D128_BW", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10849]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 22, 1, ".riscv_soc.core.d_cache.sram2_tag", "v_line/S011HD1P_X32Y2D128_BW", "block", "22,26");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2013, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2014, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2015, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2016, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2017, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2018, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2018, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2018, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2018, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2018, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2018, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2018, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2018, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_awlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2019, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2020, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2021, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2021, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2021, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2021, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2021, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2021, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2021, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2021, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_aw_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2022, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2023, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2024, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2025, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2025, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2025, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2025, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2025, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2025, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2025, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2025, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_ar_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2026, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2027, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2028, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2029, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2030, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2031, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2032, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2033, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2033, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2033, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2033, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2033, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2033, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2033, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2033, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_awlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2034, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2035, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2036, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2036, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2036, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2036, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2036, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2036, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2036, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2036, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_aw_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2037, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2038, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2039, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2040, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2040, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2040, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2040, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2040, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2040, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2040, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2040, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_ar_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2041, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2042, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2043, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2044, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2045, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2046, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2047, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2048, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2051, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2051, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2051, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2051, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2051, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2051, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2051, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2051, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2052, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2057, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2059, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2067, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2068, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2070, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2070, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2070, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2070, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2070, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2070, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2070, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2070, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_awlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2073, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2073, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2073, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2073, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2073, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2073, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2073, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2073, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_0_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2074, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_awlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2079, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2080, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2080, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2080, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2080, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2080, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2080, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2080, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2080, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_in_1_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2081, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_awlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2086, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2087, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2087, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2087, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2087, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2087, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2087, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2087, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2087, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_out_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2088, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_arb_io_chosen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2089, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2090, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2092, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2092, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2092, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2092, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2092, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2092, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2092, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2092, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_0_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2093, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2094, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2095, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2096, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2096, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2096, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2096, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2096, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2096, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2096, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2096, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_in_1_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2097, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2098, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2099, 15, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2100, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2100, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2100, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2100, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2100, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2100, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2100, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2100, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_out_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2101, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "ar_arb_io_chosen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2102, 8, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "reg_aw_ack", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2103, 8, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "reg_w_ack", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2104, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "aw_w_finish", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2199, 14, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "if", "2199-2200");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2199, 15, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "else", "2201-2202");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2197, 5, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "elsif", "2197-2198");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2206, 14, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "if", "2206-2207");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2206, 15, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "else", "2208-2209");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2204, 5, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "elsif", "2204-2205");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2196, 3, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "block", "2196");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1885, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1886, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1887, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1888, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1890, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1890, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1890, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1890, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1890, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1890, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1890, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1890, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_awlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1891, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1892, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1893, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1893, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1893, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1893, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1893, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1893, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1893, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1893, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_0_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1894, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1895, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1897, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1897, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1897, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1897, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1897, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1897, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1897, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1897, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_awlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1898, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1899, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1900, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1900, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1900, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1900, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1900, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1900, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1900, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1900, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_in_1_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1901, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1902, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1903, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1904, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1904, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1904, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1904, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1904, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1904, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1904, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1904, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_awlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1905, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1906, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1907, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1907, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1907, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1907, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1907, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1907, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1907, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1907, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_out_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1908, 17, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "io_chosen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1914, 8, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "lockCount_value", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1915, 8, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "lockIdx", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1916, 9, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "wantsLock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1918, 9, ".riscv_soc.core.cross_bar.aw_arb", "v_toggle/LockingArbiter", "choice", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1934, 14, ".riscv_soc.core.cross_bar.aw_arb", "v_branch/LockingArbiter", "if", "1934-1935");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1934, 15, ".riscv_soc.core.cross_bar.aw_arb", "v_branch/LockingArbiter", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1932, 5, ".riscv_soc.core.cross_bar.aw_arb", "v_line/LockingArbiter", "elsif", "1932-1933");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1937, 5, ".riscv_soc.core.cross_bar.aw_arb", "v_branch/LockingArbiter", "if", "1937-1938");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1937, 6, ".riscv_soc.core.cross_bar.aw_arb", "v_branch/LockingArbiter", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1931, 3, ".riscv_soc.core.cross_bar.aw_arb", "v_line/LockingArbiter", "block", "1931");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1990, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1991, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1992, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1993, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1993, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1993, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1993, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1993, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1993, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1993, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1993, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_0_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1994, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1995, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1996, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1997, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1997, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1997, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1997, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1997, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1997, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1997, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1997, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_in_1_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1998, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1999, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2000, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2001, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2001, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2001, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2001, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2001, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2001, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2001, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2001, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_out_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2002, 17, ".riscv_soc.core.cross_bar.ar_arb", "v_toggle/LockingArbiter_1", "io_chosen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2261, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2262, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2263, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2264, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2265, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_r_bits_inst[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2266, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_de_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2267, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_wb_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2268, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_ex_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2269, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2270, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2271, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2272, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2273, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_w_bits_pc_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2274, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2275, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2289, 9, ".riscv_soc.core.fetch", "v_toggle/Fetch", "stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2290, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2291, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2292, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2293, 8, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2294, 8, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2295, 8, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2296, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2297, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2298, 8, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_w_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2299, 8, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_r_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2320, 7, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2320-2321");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2320, 8, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "2322-2323");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 14, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2319");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 15, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2317-2318");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2329, 7, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2329-2330");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2329, 8, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "2331-2332");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2328, 14, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2328");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2328, 15, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2326, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2326-2327");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 16, ".riscv_soc.core.fetch", "v_line/Fetch", "if", "2340-2341");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 17, ".riscv_soc.core.fetch", "v_line/Fetch", "else", "2342-2343");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 7, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2338-2339");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 14, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2337");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2335, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2335-2336");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2348, 5, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2348-2349");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2348, 6, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "2350-2351");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2356, 7, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2356-2357");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2356, 8, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "2358-2359");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2355, 14, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2355");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2355, 15, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2353, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2353-2354");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2365, 7, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2365-2366");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2365, 8, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "2367-2368");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2364, 14, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2364");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2364, 15, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2362, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2362-2363");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2373, 14, ".riscv_soc.core.fetch", "v_line/Fetch", "if", "2373-2374");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2373, 15, ".riscv_soc.core.fetch", "v_line/Fetch", "else", "2375-2376");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2371, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2371-2372");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2380, 14, ".riscv_soc.core.fetch", "v_line/Fetch", "if", "2380-2381");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2380, 15, ".riscv_soc.core.fetch", "v_line/Fetch", "else", "2382-2383");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2378, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2378-2379");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 3, ".riscv_soc.core.fetch", "v_line/Fetch", "block", "2316,2346-2347");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3055, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3056, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3057, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_opType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3057, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_opType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3057, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_opType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3058, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3058, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3058, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3058, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3058, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3058, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3059, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3059, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3059, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3059, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3059, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3060, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3061, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3061, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3061, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3061, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3061, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3062, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3063, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3064, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3065, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3066, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3066, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3066, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3066, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3066, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3067, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3068, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3068, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3068, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3068, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3068, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3069, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3070, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3071, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3071, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3071, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3071, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3071, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3072, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3073, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3074, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3074, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3074, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3074, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3074, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3074, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3075, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3076, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3077, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3077, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3077, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3077, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3077, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3078, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3079, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3080, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3081, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3082, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3083, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3084, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3101, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3101, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3101, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3101, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3101, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3101, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_next_pc_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3110, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3111, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3111, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3111, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3111, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3111, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3111, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3113, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3115, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3116, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3117, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3119, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3120, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3121, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3122, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3123, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3124, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_in_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3125, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3126, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3127, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3128, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3129, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_next_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3130, 8, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3131, 8, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3132, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3133, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3134, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3142, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3143, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3143, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3143, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3143, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3143, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3144, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3145, 8, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_mem_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3146, 8, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3149, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "valid[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3149, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "valid[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3149, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "valid[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3149, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "valid[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3157, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "temp_w_en_and_rs_data[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3158, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3159, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3228, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3228-3229");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3228, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3227, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3227");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3227, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3225, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3225-3226");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3235, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3235-3236");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3235, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3234, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3234");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3234, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3232, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3232-3233");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3242, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3242-3243");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3242, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3241, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3241");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3241, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3239, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3239-3240");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3246, 5, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3246-3247");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3246, 6, ".riscv_soc.core.execute", "v_branch/Exu", "else", "3248-3249");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3251, 5, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3251-3252");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3251, 6, ".riscv_soc.core.execute", "v_branch/Exu", "else", "3253-3254");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3259, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3259-3260");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3259, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3258, 14, ".riscv_soc.core.execute", "v_line/Exu", "if", "3258");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3258, 15, ".riscv_soc.core.execute", "v_line/Exu", "else", "3262-3263");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3256, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3256-3257");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3268, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3268-3269");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3268, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3267, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3267");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3267, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3265, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3265-3266");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3275, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3275-3276");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3275, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3274, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3274");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3274, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3272, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3272-3273");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3283, 9, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3283-3284");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3283, 10, ".riscv_soc.core.execute", "v_branch/Exu", "else", "3285-3286");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3282, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3282");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3282, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3281, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3281");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3281, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3279, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3279-3280");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3293, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3293-3294");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3293, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3292, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3292");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3292, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3290, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3290-3291");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3299, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3299-3300");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3299, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3297, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3297-3298");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3302, 5, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3302-3303");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3302, 6, ".riscv_soc.core.execute", "v_branch/Exu", "else", "3304-3305");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3307, 5, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3307-3308");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3307, 6, ".riscv_soc.core.execute", "v_branch/Exu", "else", "3309-3310");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3224, 3, ".riscv_soc.core.execute", "v_line/Exu", "block", "3224");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2451, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2451, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2451, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2451, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2451, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2451, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2452, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2453, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2455, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2457, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2458, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_next_pc_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2459, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2461, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2466, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2467, 9, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "u_rs1_l_rs2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2468, 9, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "s_rs1_l_rs2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2470, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2471, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2474, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2535, 16, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2538, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2553, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2560, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2561, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2561, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2561, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2561, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2561, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2561, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2562, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2563, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2564, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2565, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2566, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2986, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2987, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2988, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2988, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2988, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2988, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2988, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2988, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2989, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2990, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2991, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2992, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2993, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_in_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2994, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2996, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2997, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2998, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2999, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3000, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3001, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3002, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3002, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3002, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3002, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3002, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3002, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3003, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3004, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3005, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3006, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3007, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3007, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3007, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3007, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3007, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3007, 14, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3008, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3009, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3010, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3011, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3012, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3013, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "mul_io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2573, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2574, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2575, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2576, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2577, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2578, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2579, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2579, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2579, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2579, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2579, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2579, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2580, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2581, 17, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2601, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "dividend[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2609, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "divisor[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2610, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_divisor[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2611, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_dividend[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2612, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_rem[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2613, 14, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2615, 15, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "neg_divisor[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2616, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_state[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2616, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_state[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_cnt[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_cnt[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_cnt[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_cnt[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_cnt[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_cnt[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2617, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_cnt[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2618, 13, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2619, 8, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2620, 8, ".riscv_soc.core.execute.mu_exu.div", "v_toggle/DIV", "reg_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 9, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2660-2661");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2660, 10, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "2662-2663");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2665, 16, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "if", "2665-2666");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2665, 17, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "else", "2667-2668");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2659, 7, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2659");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 14, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2658");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2658, 15, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2656, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2656-2657");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 9, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2675-2676");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2675, 10, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "2677-2678");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2680, 16, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "if", "2680-2681");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2680, 17, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "else", "2682-2683");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2674, 7, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2674");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2673, 14, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2673");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2673, 15, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2671, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2671-2672");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2691, 7, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2691-2692");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2691, 8, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "2693-2694");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2697, 7, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2697-2698");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2697, 8, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2700, 14, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2700-2701");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2700, 15, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2696, 14, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2696");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2690, 14, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2690");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2688, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2688-2689");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2708, 16, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2708-2709");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2708, 17, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2706, 7, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2706-2707");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2705, 14, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2705");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2705, 15, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2703, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2703-2704");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2715, 7, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2715-2716");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2715, 8, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "2717-2718");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2714, 14, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2714");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2714, 15, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2712, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2712-2713");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2725, 14, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2725-2726");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2725, 15, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2723, 14, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2723-2724");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2721, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2721-2722");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2733, 7, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2733-2734");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2733, 8, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2732, 14, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "if", "2732");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2732, 15, ".riscv_soc.core.execute.mu_exu.div", "v_branch/DIV", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2730, 14, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2730-2731");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2728, 5, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "elsif", "2728-2729");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2655, 3, ".riscv_soc.core.execute.mu_exu.div", "v_line/DIV", "block", "2655,2686-2687");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2801, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2802, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2803, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2803, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2803, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2803, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2803, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2803, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2804, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2805, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2806, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2807, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2808, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2809, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2830, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "mul_data2[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2831, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "temp_mul2[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2832, 8, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2833, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_cnt[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2833, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_cnt[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2833, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_cnt[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2833, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_cnt[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2833, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_cnt[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2833, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_cnt[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2834, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_state[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2834, 13, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_state[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2835, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_temp_mul2[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2836, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_mul1[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[128]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2837, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_result[129]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2838, 8, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_exuType", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2839, 8, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "reg_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2849, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_toggle/MUL", "pp[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2873, 7, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2873-2874");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2873, 8, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2872, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2872");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2872, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2870, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2870-2871");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2868, 5, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2868-2869");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2882, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2882-2883");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2882, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2880, 7, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2880-2881");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2879, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2879");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2879, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2877, 5, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2877-2878");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2889, 7, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2889-2890");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2889, 8, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2893, 7, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2893-2894");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2893, 8, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2896, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2896-2897");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2896, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2892, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2892");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2888, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2888");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2886, 5, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2886-2887");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2905, 16, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "if", "2905-2906");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2905, 17, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "else", "2907-2908");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2903, 7, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2903-2904");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2902, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2902");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2902, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2900, 5, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2900-2901");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2914, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2914-2915");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2914, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2912, 5, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2912-2913");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2921, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "if", "2921-2922");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2921, 15, ".riscv_soc.core.execute.mu_exu.mul", "v_branch/MUL", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2919, 14, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2919-2920");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2917, 5, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "elsif", "2917-2918");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2867, 3, ".riscv_soc.core.execute.mu_exu.mul", "v_line/MUL", "block", "2867,2899,2911");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3384, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3385, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3386, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3387, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3388, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3388, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3388, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3388, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3388, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3389, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3390, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3391, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3392, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3393, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3394, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3395, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3395, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3395, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3395, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3395, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3396, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3396, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3396, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3396, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3396, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3397, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3397, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3397, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3397, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3397, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3398, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_imm_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3399, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_opType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3399, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_opType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3399, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_opType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3400, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3400, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3400, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3400, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3400, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3400, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3401, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3402, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3403, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3454, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3455, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3455, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3455, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3455, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3455, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3456, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3457, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3458, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3458, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3458, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3458, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3458, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3459, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3460, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3461, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3461, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3461, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3461, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3461, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3462, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3463, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3464, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3464, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3464, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3464, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3464, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3466, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3467, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3467, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3467, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3467, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3467, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3472, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3473, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3473, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3473, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3473, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3473, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3478, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3481, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3487, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3490, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3493, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3499, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3502, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3505, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3514, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3517, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3520, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3529, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3532, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3535, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3538, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3541, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3544, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3547, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3553, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3558, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_mask", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3559, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3562, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3562, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3562, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3562, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3562, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3564, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_opType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3564, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_opType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3564, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_opType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3565, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3565, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3565, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3565, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3565, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3565, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3568, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3568, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3568, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3568, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3568, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3570, 8, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3571, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "instType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "instType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "instType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3845, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "instType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3846, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3847, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3847, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3847, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3847, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3847, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3848, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3849, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3868, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "temp_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4054, 5, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4054-4055");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4054, 6, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4061, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4061-4062");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4061, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4063-4064");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4060, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4060");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4060, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4059, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4059");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4059, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4057, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4057-4058");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4072, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4072-4073");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4072, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4074-4075");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4071, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4071");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4071, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4070, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4070");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4070, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4068, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4068-4069");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4082, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4082-4083");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4082, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4081, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4081");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4081, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4079, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4079-4080");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4090, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4090-4091");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4090, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4092-4093");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4089, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4089");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4089, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4088, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4088");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4088, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4086, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4086-4087");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4101, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4101-4102");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4101, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4103-4104");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4100, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4100");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4100, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4099, 14, ".riscv_soc.core.decode", "v_line/Decode", "if", "4099");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4099, 15, ".riscv_soc.core.decode", "v_line/Decode", "else", "4107-4108");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4097, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4097-4098");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4114, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4114-4115");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4114, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4116-4117");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4113, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4113");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4113, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4112, 14, ".riscv_soc.core.decode", "v_line/Decode", "if", "4112");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4112, 15, ".riscv_soc.core.decode", "v_line/Decode", "else", "4120-4121");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4110, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4110-4111");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4126, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4126-4127");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4126, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4125, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4125");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4125, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4123, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4123-4124");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4133, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4133-4134");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4133, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4132, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4132");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4132, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4130, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4130-4131");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4140, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4140-4141");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4140, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4139, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4139");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4139, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4137, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4137-4138");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4147, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4147-4148");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4147, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4146, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4146");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4146, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4144, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4144-4145");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4151, 5, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4151-4152");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4151, 6, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4153-4154");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4053, 3, ".riscv_soc.core.decode", "v_line/Decode", "block", "4053");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4229, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4230, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4231, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4231, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4231, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4231, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4231, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4232, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4233, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4234, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4234, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4234, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4234, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4234, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4234, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4235, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4235, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4235, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4235, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4235, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4236, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4237, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4238, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4239, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4240, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4241, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4242, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4243, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4244, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_r_bits_mem_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4245, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4245, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4245, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4245, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4245, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4246, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4247, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4248, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4249, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4250, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4251, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4252, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4253, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4253, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4253, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4253, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4253, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4253, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4253, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4253, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_bits_mem_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4254, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_commit_0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4277, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4279, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4279, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4279, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4279, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4279, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4279, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4279, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4279, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4283, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_mem_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4284, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4284, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4284, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4284, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4284, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4285, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4286, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4299, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4315, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4323, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4324, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_ls_state", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4331, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_commit", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4332, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4333, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4334, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4336, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4336, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4336, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4336, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4336, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4336, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4357-4358");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4356, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4356");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4356, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4354, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4354-4355");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4352, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4352-4353");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4365, 9, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4365-4366");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4365, 10, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "4367-4368");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4364, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4364");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4364, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4363, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4363");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4363, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4361-4362");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4376, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4376-4377");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4376, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4380, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4380-4381");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4380, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4379, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4379");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4379, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4375, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4375");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4373, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4373-4374");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4387, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4387-4388");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4387, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4386, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4386");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4386, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4384, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4384-4385");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4396, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4396-4397");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4396, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4395, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4395");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4395, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4393, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4393-4394");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4391, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4391-4392");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4404, 9, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4404-4405");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4404, 10, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "4406-4407");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4403, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4403");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4403, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4411, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4411-4412");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4411, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4410, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4410");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4410, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4402, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4402");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4400, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4400-4401");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4417, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4417-4418");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4417, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4415, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4415-4416");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4423, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4423-4424");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4423, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "4425-4426");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4429, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4429-4430");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4429, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4428, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4428");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4428, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4422, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4422");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4420, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4420-4421");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4436, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4436-4437");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4436, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "4438-4439");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4442, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4442-4443");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4442, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4441, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4441");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4441, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4435, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4435");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4433, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4433-4434");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4451, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4451-4452");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4451, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4450, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4450");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4450, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4448, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4448-4449");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4446, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4446-4447");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4457, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "if", "4457-4458");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4457, 15, ".riscv_soc.core.write_back", "v_line/WriteBack", "else", "4459-4460");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4455, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4455-4456");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4464, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4464-4465");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4464, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4462, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4462-4463");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4469, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4469-4470");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4469, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4467, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4467-4468");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4474, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4474-4475");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4474, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4472, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4472-4473");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4479, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4479-4480");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4479, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4477, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4477-4478");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4484, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4484-4485");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4484, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4482, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4482-4483");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4351, 3, ".riscv_soc.core.write_back", "v_line/WriteBack", "block", "4351,4372");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5232, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5233, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5234, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5235, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5236, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5237, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5238, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5239, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5240, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5240, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5240, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5240, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5240, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5240, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5240, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5240, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5241, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5242, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5243, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5244, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5245, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5245, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5245, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5245, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5245, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5245, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5245, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5245, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5246, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5247, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5248, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5249, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5264, 9, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5265, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5266, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5267, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5268, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5269, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5270, 9, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5271, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5272, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5273, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5274, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5287, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5288, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5288, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5288, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5288, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5288, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5288, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5288, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5288, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5289, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5290, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_r_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5291, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5292, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_start_read", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5304, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_r_state", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5316, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5317, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5344, 14, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5344-5345");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5344, 15, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5342, 14, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5342-5343");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5340, 5, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5340-5341");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5348, 5, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5348-5349");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5348, 6, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "5350-5351");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5353, 5, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5353-5354");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5353, 6, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "5355-5356");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5363, 7, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5363-5364");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5363, 8, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5362, 14, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5362");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5362, 15, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5360, 14, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5360-5361");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5358, 5, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5358-5359");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5372, 7, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5372-5373");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5372, 8, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5371, 14, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5371");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5371, 15, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5369, 14, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5369-5370");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5367, 5, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5367-5368");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5382, 7, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5382-5383");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5382, 8, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "5384-5385");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 14, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5381");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5379, 14, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5379-5380");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5377, 5, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5377-5378");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5393, 7, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5393-5394");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5393, 8, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5392, 14, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5392");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5392, 15, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5390, 14, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5390-5391");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5388, 5, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5388-5389");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5397, 5, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5397-5398");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5397, 6, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "5399-5400");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5407, 7, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5407-5408");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5407, 8, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5406, 14, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5406");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5406, 15, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5404, 14, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5404-5405");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5402, 5, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5402-5403");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5339, 3, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "block", "5339,5347,5376");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13959]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13960]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13961]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13962]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13963]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13964]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13965]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13966]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13967]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13968]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13969]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13970]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13971]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13972]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13973]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13974]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13975]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13976]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13977]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13978]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13979]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13980]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13981]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13982]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13983]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13984]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13985]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13986]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13987]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13988]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13989]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13990]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13991]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13992]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13993]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13994]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13995]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13996]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13997]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13998]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13999]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14000]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14001]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14002]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14003]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14004]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14005]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14006]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14007]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14008]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14009]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14010]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14011]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14012]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14013]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14014]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14015]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14016]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14017]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14018]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14019]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14020]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14021]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14022]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2363]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2364]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2365]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2366]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2367]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2368]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2369]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2370]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2371]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2372]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2373]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2374]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2375]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2376]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2377]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2378]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2379]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2380]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2381]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2382]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2383]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2384]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2385]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2386]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2387]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2388]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2389]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2390]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2391]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2392]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2393]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2394]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2395]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2396]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2397]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2398]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2399]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2400]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2401]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2402]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2403]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2404]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2405]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2406]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2407]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2408]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2409]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2410]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2411]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2412]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2413]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2414]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2415]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2416]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2417]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2418]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2419]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2420]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2421]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2422]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2423]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2424]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2425]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2426]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14023]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14024]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14025]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14026]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14027]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14028]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14029]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14030]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14031]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14032]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14033]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14034]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14035]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14036]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14037]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14038]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14039]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14040]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14041]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14042]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14043]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14044]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14045]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14046]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14047]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14048]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14049]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14050]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14051]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14052]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14053]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14054]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14055]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14056]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14057]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14058]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14059]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14060]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14061]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14062]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14063]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14064]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14065]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14066]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14067]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14068]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14069]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14070]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14071]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14072]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14073]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14074]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14075]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14076]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14077]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14078]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14079]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14080]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14081]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14082]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14083]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14084]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14085]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14086]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2215]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2216]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2217]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2218]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2219]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2220]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2221]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2222]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2223]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2224]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2225]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2226]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2227]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2228]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2229]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2230]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2231]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2232]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2233]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2234]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2235]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2236]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2237]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2238]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2239]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2240]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2241]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2242]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2243]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2244]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2245]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2246]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2247]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2248]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2249]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2250]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2251]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2252]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2253]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2254]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2255]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2256]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2257]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2258]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2259]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2260]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2261]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2262]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2263]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2264]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2265]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2266]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2267]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2268]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2269]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2270]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2271]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2272]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2273]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2274]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2275]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2276]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2277]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2278]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14087]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14088]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14089]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14090]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14091]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14092]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14093]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14094]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14095]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14096]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14097]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14098]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14099]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14100]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14101]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14102]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14103]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14104]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14105]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14106]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14107]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14108]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14109]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14110]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14111]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14112]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14113]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14114]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14115]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14116]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14117]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14118]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14119]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14120]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14121]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14122]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14123]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14124]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14125]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14126]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14127]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14128]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14129]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14130]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14131]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14132]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14133]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14134]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14135]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14136]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14137]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14138]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14139]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14140]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14141]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14142]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14143]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14144]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14145]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14146]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14147]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14148]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14149]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14150]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14151]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14267]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 21, 5, ".riscv_soc.axi_ram.mem", "v_line/RAMCtrl", "block", "21-22");
}

void Vriscv_soc___024root___configure_coverage_0(Vriscv_soc___024root* vlSelf, bool first) VL_ATTR_COLD;

void Vriscv_soc___024root___configure_coverage(Vriscv_soc___024root* vlSelf, bool first) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___configure_coverage\n"); );
    // Body
    if (false && first) {}  // Prevent unused
    Vriscv_soc___024root___configure_coverage_0(vlSelf, first);
    Vriscv_soc___024root___configure_coverage_1(vlSelf, first);
}
