// Seed: 1553133359
module module_0 (
    input wor id_0,
    input wand id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    output wand id_8,
    input uwire id_9,
    input tri1 id_10,
    output wire id_11
);
  assign id_8 = id_4;
  for (id_13 = -1; id_0; id_3 = id_1) wire id_14, id_15;
  assign module_1.type_46 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    input tri1 id_3,
    output wor id_4,
    input supply0 id_5,
    input wand id_6,
    input tri0 id_7,
    input uwire id_8,
    output uwire id_9,
    input wire id_10,
    output uwire id_11,
    input tri0 id_12,
    input tri1 id_13,
    output tri0 id_14,
    input uwire id_15,
    output wire id_16,
    input tri0 id_17,
    output wor id_18,
    output wor id_19,
    inout tri0 id_20,
    output uwire id_21,
    input tri id_22,
    input tri0 id_23,
    input wand id_24,
    output wire id_25,
    input uwire id_26,
    input tri1 id_27,
    input tri id_28,
    output supply0 id_29,
    input wire id_30,
    input tri0 id_31,
    input wor id_32,
    input wand id_33,
    output tri0 id_34
);
  wire id_36;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_25,
      id_20,
      id_32,
      id_12,
      id_33,
      id_11,
      id_32,
      id_7,
      id_14
  );
endmodule
