// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Description: csrng ctr_drbg generate module
//
// This module will process the second half of the generate function.
// It takes in the key, v, and reseed counter values processed by the
// ctr_drbg cmd module.

module csrng_ctr_drbg_gen #(
  parameter int unsigned Cmd = 3,
  parameter int unsigned StateId = 4,
  parameter int unsigned BlkLen = 128,
  parameter int unsigned KeyLen = 256,
  parameter int unsigned SeedLen = 384,
  parameter int unsigned CtrLen  = 32
) (
  input                  clk_i,
  input                  rst_ni,

   // command interface
  input logic                ctr_drbg_gen_enable_i,
  input logic                ctr_drbg_gen_req_i,
  output logic               ctr_drbg_gen_rdy_o, // ready to process the req above
  input logic [Cmd-1:0]      ctr_drbg_gen_ccmd_i,    // current command
  input logic [StateId-1:0]  ctr_drbg_gen_inst_id_i, // instantance id
  input logic [SeedLen-1:0]  ctr_drbg_gen_adata_i,   // additional data
  input logic [KeyLen-1:0]   ctr_drbg_gen_key_i,
  input logic [BlkLen-1:0]   ctr_drbg_gen_v_i,
  input logic [CtrLen-1:0]   ctr_drbg_gen_rc_i,
  input logic [15:0]         ctr_drbg_gen_gcnt_i,

  output logic               ctr_drbg_gen_ack_o, // final ack when update process has been completed
  output logic [1:0]         ctr_drbg_gen_sts_o, // final ack status
  input logic                ctr_drbg_gen_rdy_i, // ready to process the ack above
  output logic [Cmd-1:0]     ctr_drbg_gen_ccmd_o,
  output logic [StateId-1:0] ctr_drbg_gen_inst_id_o,
  output logic [KeyLen-1:0]  ctr_drbg_gen_key_o,
  output logic [BlkLen-1:0]  ctr_drbg_gen_v_o,
  output logic [CtrLen-1:0]  ctr_drbg_gen_rc_o,
  output logic [BlkLen-1:0]  ctr_drbg_gen_bits_o,
  // update interface
  output logic               gen_upd_req_o,
  input logic                upd_gen_rdy_i,
  output logic [Cmd-1:0]     gen_upd_ccmd_o,
  output logic [StateId-1:0] gen_upd_inst_id_o,
  output logic [SeedLen-1:0] gen_upd_pdata_o,
  output logic [KeyLen-1:0]  gen_upd_key_o,
  output logic [BlkLen-1:0]  gen_upd_v_o,

  input logic                upd_gen_ack_i,
  output logic               gen_upd_rdy_o,
  input logic [Cmd-1:0]      upd_gen_ccmd_i,
  input logic [StateId-1:0]  upd_gen_inst_id_i,
  input logic [KeyLen-1:0]   upd_gen_key_i,
  input logic [BlkLen-1:0]   upd_gen_v_i,
  // block encrypt interface
  output logic               block_encrypt_req_o,
  input logic                block_encrypt_rdy_i,
  output logic [Cmd-1:0]     block_encrypt_ccmd_o,
  output logic [StateId-1:0] block_encrypt_inst_id_o,
  output logic [KeyLen-1:0]  block_encrypt_key_o,
  output logic [BlkLen-1:0]  block_encrypt_v_o,
  input logic                block_encrypt_ack_i,
  output logic               block_encrypt_rdy_o,
  input logic [Cmd-1:0]      block_encrypt_ccmd_i,
  input logic [StateId-1:0]  block_encrypt_inst_id_i,
  input logic [BlkLen-1:0]   block_encrypt_v_i,
  // misc
  output logic               ctr_drbg_gen_fifo_err_o
);

  localparam CmdreqFifoDepth = 2;
  localparam CmdreqFifoWidth = KeyLen+BlkLen+CtrLen+SeedLen+16+StateId+Cmd;
  localparam RCStageFifoDepth = 16;
  localparam RCStageFifoWidth = CtrLen+Cmd;
  localparam KeyVRCFifoDepth = 2;
  localparam KeyVRCFifoWidth = KeyLen+BlkLen+CtrLen+StateId+Cmd;

  typedef enum logic [2:0] {
                            INS = 3'h0,
                            RES = 3'h1,
                            GEN = 3'h2,
                            UPD = 3'h3,
                            UNI = 3'h4
                            } acmd_e;

  // signals
  logic   lint_stub;
  logic [Cmd-1:0]     cmdreq_ccmd;
  logic [StateId-1:0] cmdreq_id;
  logic [SeedLen-1:0] cmdreq_entropy;
  logic [SeedLen-1:0] cmdreq_adata;
  logic [KeyLen-1:0]  cmdreq_key;
  logic [BlkLen-1:0]  cmdreq_v;
  logic [CtrLen-1:0]  cmdreq_rc;

  logic [SeedLen-1:0] prep_seed_material;
  logic [KeyLen-1:0]  prep_key;
  logic [BlkLen-1:0]  prep_v;
  logic [CtrLen-1:0]  prep_rc;
  logic [CtrLen-1:0]  rcstage_rc;
  logic [Cmd-1:0]     rcstage_ccmd;

  // cmdreq fifo
  // logic [$clog2(CmdreqFifoDepth):0] sfifo_cmdreq_depth;
  logic [CmdreqFifoWidth-1:0] sfifo_cmdreq_rdata;
  logic                       sfifo_cmdreq_push;
  logic [CmdreqFifoWidth-1:0]  sfifo_cmdreq_wdata;
  logic                       sfifo_cmdreq_pop;
  logic                       sfifo_cmdreq_err;
  logic                       sfifo_cmdreq_not_full;
  logic                       sfifo_cmdreq_not_empty;

  // rcstage fifo
  logic [RCStageFifoWidth-1:0] sfifo_rcstage_rdata;
  logic                        sfifo_rcstage_push;
  logic [RCStageFifoWidth-1:0] sfifo_rcstage_wdata;
  logic                        sfifo_rcstage_pop;
  logic                        sfifo_rcstage_err;
  logic                        sfifo_rcstage_not_full;
  logic                        sfifo_rcstage_not_empty;

  // keyvrc fifo
  logic [KeyVRCFifoWidth-1:0]  sfifo_keyvrc_rdata;
  logic                        sfifo_keyvrc_push;
  logic [KeyVRCFifoWidth-1:0]  sfifo_keyvrc_wdata;
  logic                        sfifo_keyvrc_pop;
  logic                        sfifo_keyvrc_err;
  logic                        sfifo_keyvrc_not_full;
  logic                        sfifo_keyvrc_not_empty;


//  // flops
//  logic [1:0]         ctr_drbg_cmd_sts_q, ctr_drbg_cmd_sts_d;
//
//  always_ff @(posedge clk_i or negedge rst_ni)
//    if (!rst_ni) begin
//      ctr_drbg_cmd_sts_q <= '0;
//    end else begin
//      ctr_drbg_cmd_sts_q <= ctr_drbg_cmd_sts_d;
//    end

  // error signal
  assign ctr_drbg_gen_fifo_err_o =
         lint_stub ||
         sfifo_cmdreq_err ||
         sfifo_rcstage_err ||
         sfifo_keyvrc_err;

  //--------------------------------------------
  // input request fifo for staging cmd request
  //--------------------------------------------

  prim_fifo_sync # (.Width(CmdreqFifoWidth),.Pass(0),.Depth(CmdreqFifoDepth))
    u_prim_fifo_sync_cmdreq
      (
       .clk_i          (clk_i),
       .rst_ni         (rst_ni),
       .clr_i          (!ctr_drbg_gen_enable_i),
       .wvalid_i       (sfifo_cmdreq_push),
       .wready_o       (sfifo_cmdreq_not_full),
       .wdata_i        (sfifo_cmdreq_wdata),
       .rvalid_o       (sfifo_cmdreq_not_empty),
       .rready_i       (sfifo_cmdreq_pop),
       .rdata_o        (sfifo_cmdreq_rdata),
       .depth_o        ()
       );

  assign sfifo_cmdreq_wdata = {ctr_drbg_gen_key_i,ctr_drbg_gen_v_i,ctr_drbg_gen_rc_i,
                               ctr_drbg_gen_adata_i,ctr_drbg_gen_gcnt_i,
                               ctr_drbg_gen_inst_id_i,ctr_drbg_gen_ccmd_i};

  assign sfifo_cmdreq_push = ctr_drbg_gen_enable_i && ctr_drbg_gen_req_i;

  assign sfifo_cmdreq_pop = ctr_drbg_gen_enable_i && upd_gen_rdy_i && sfifo_cmdreq_not_empty;

  assign {cmdreq_key,cmdreq_v,cmdreq_rc,
          cmdreq_adata,cmdreq_entropy[15:0], // TODO: fix
          cmdreq_id,cmdreq_ccmd} = sfifo_cmdreq_rdata;

  assign cmdreq_entropy[SeedLen-1:16] = '0; // TODO: remove

  assign ctr_drbg_gen_rdy_o = sfifo_cmdreq_not_full;

  assign sfifo_cmdreq_err =
         (sfifo_cmdreq_push && !sfifo_cmdreq_not_full) ||
         (sfifo_cmdreq_pop && !sfifo_cmdreq_not_empty);


  //--------------------------------------------
  // prepare values for update step
  //--------------------------------------------

  assign prep_seed_material =
         (cmdreq_ccmd == INS) ? (cmdreq_entropy ^ cmdreq_adata) :
         (cmdreq_ccmd == RES) ? (cmdreq_entropy ^ cmdreq_adata) :
         (cmdreq_ccmd == GEN) ? cmdreq_adata :
         (cmdreq_ccmd == UPD) ? cmdreq_adata :
         '0;

  assign prep_key =
         (cmdreq_ccmd == INS) ? {KeyLen{1'b0}} :
         (cmdreq_ccmd == RES) ? cmdreq_key :
         (cmdreq_ccmd == GEN) ? cmdreq_key :
         (cmdreq_ccmd == UPD) ? cmdreq_key :
         '0;

  assign prep_v =
         (cmdreq_ccmd == INS) ? {BlkLen{1'b0}} :
         (cmdreq_ccmd == RES) ? cmdreq_v :
         (cmdreq_ccmd == GEN) ? cmdreq_v :
         (cmdreq_ccmd == UPD) ? cmdreq_v :
         '0;

  assign prep_rc =
         (cmdreq_ccmd == INS) ? {{(CtrLen-1){1'b0}},1'b1} :
         (cmdreq_ccmd == RES) ? {{(CtrLen-1){1'b0}},1'b1} :
         (cmdreq_ccmd == GEN) ? cmdreq_rc :
         (cmdreq_ccmd == UPD) ? cmdreq_rc :
         '0;

  // send to the update block
  assign gen_upd_req_o = sfifo_cmdreq_not_empty;
  assign gen_upd_ccmd_o = cmdreq_ccmd;
  assign gen_upd_inst_id_o = cmdreq_id;
  assign gen_upd_pdata_o = prep_seed_material;
  assign gen_upd_key_o = prep_key;
  assign gen_upd_v_o = prep_v;



  //--------------------------------------------
  // fifo to stage rc and command, waiting for update block to ack
  //--------------------------------------------

  prim_fifo_sync # (.Width(RCStageFifoWidth),.Pass(0),.Depth(RCStageFifoDepth))
    u_prim_fifo_sync_rcstage
      (
       .clk_i          (clk_i),
       .rst_ni         (rst_ni),
       .clr_i          (!ctr_drbg_gen_enable_i),
       .wvalid_i       (sfifo_rcstage_push),
       .wready_o       (sfifo_rcstage_not_full),
       .wdata_i        (sfifo_rcstage_wdata),
       .rvalid_o       (sfifo_rcstage_not_empty),
       .rready_i       (sfifo_rcstage_pop),
       .rdata_o        (sfifo_rcstage_rdata),
       .depth_o        ()
       );

  assign sfifo_rcstage_push = sfifo_cmdreq_pop;
  assign sfifo_rcstage_wdata = {prep_rc,cmdreq_ccmd};
  assign sfifo_rcstage_pop = sfifo_rcstage_not_empty && upd_gen_ack_i;
  assign {rcstage_rc,rcstage_ccmd} = sfifo_rcstage_rdata;


  assign sfifo_rcstage_err =
         (sfifo_rcstage_push && !sfifo_rcstage_not_full) ||
         (sfifo_rcstage_pop && !sfifo_rcstage_not_empty);

  assign gen_upd_rdy_o = sfifo_rcstage_not_empty && sfifo_keyvrc_not_full;

  //--------------------------------------------
  // final cmd block processing
  //--------------------------------------------

  prim_fifo_sync # (.Width(KeyVRCFifoWidth),.Pass(0),.Depth(KeyVRCFifoDepth))
    u_prim_fifo_sync_keyvrc
      (
       .clk_i          (clk_i),
       .rst_ni         (rst_ni),
       .clr_i          (!ctr_drbg_gen_enable_i),
       .wvalid_i       (sfifo_keyvrc_push),
       .wready_o       (sfifo_keyvrc_not_full),
       .wdata_i        (sfifo_keyvrc_wdata),
       .rvalid_o       (sfifo_keyvrc_not_empty),
       .rready_i       (sfifo_keyvrc_pop),
       .rdata_o        (sfifo_keyvrc_rdata),
       .depth_o        ()
       );

  assign sfifo_keyvrc_push = sfifo_rcstage_pop;

  assign sfifo_keyvrc_wdata = (rcstage_ccmd == UNI) ?
         {{KeyLen{1'b0}},{BlkLen{1'b0}},{CtrLen{1'b0}},upd_gen_inst_id_i,upd_gen_ccmd_i} :
         {upd_gen_key_i,upd_gen_v_i,rcstage_rc,upd_gen_inst_id_i,upd_gen_ccmd_i};

  assign sfifo_keyvrc_pop = ctr_drbg_gen_rdy_i && sfifo_keyvrc_not_empty;
  assign {ctr_drbg_gen_key_o,ctr_drbg_gen_v_o,ctr_drbg_gen_rc_o,
          ctr_drbg_gen_inst_id_o,ctr_drbg_gen_ccmd_o} = sfifo_keyvrc_rdata;

  assign sfifo_keyvrc_err =
         (sfifo_keyvrc_push && !sfifo_keyvrc_not_full) ||
         (sfifo_keyvrc_pop && !sfifo_keyvrc_not_empty);

  // block ack
  assign ctr_drbg_gen_ack_o = sfifo_keyvrc_pop;
//  assign ctr_drbg_cmd_sts_d = 2'b0; // TODO: always zero?
//  assign ctr_drbg_cmd_sts_o = ctr_drbg_cmd_sts_q;
  assign ctr_drbg_gen_sts_o = 2'b0;



  //--------------------------------------------
  // generate stubs - TODO: make functional
  //--------------------------------------------

  assign ctr_drbg_gen_bits_o = cmdreq_v;


  assign block_encrypt_req_o = cmdreq_v[0] && gen_upd_req_o;
  assign block_encrypt_ccmd_o = cmdreq_ccmd;
  assign block_encrypt_inst_id_o = cmdreq_id;
  assign block_encrypt_key_o = cmdreq_key;
  assign block_encrypt_v_o = cmdreq_v;
  assign block_encrypt_rdy_o = cmdreq_v[0];

  assign lint_stub = block_encrypt_rdy_i ||
         block_encrypt_ack_i ||
         (|block_encrypt_ccmd_i) ||
         (|block_encrypt_inst_id_i) ||
         (|block_encrypt_v_i);

endmodule
