<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="riscv_v_verif_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="AXI4_agent_pkg" />
            <top_module name="bd_instr_if_agent_pkg" />
            <top_module name="bd_v_data_if_agent_pkg" />
            <top_module name="bd_v_instr_if_agent_pkg" />
            <top_module name="cache_pkg" />
            <top_module name="configurations_pkg" />
            <top_module name="glbl" />
            <top_module name="riscv_v_seq_pkg" />
            <top_module name="riscv_v_test_pkg" />
            <top_module name="riscv_v_verif_top" />
            <top_module name="std" />
            <top_module name="typedef_pkg" />
            <top_module name="util_pkg" />
            <top_module name="uvm_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="108400000fs"></ZoomStartTime>
      <ZoomEndTime time="152900001fs"></ZoomEndTime>
      <Cursor1Time time="128690000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="212"></NameColumnWidth>
      <ValueColumnWidth column_width="102"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="40" />
   <wave_markers>
      <marker label="" time="231240000" />
      <marker label="" time="128630000" />
   </wave_markers>
   <wvobject type="logic" fp_name="/riscv_v_verif_top/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_v_verif_top/clk2">
      <obj_property name="ElementShortName">clk2</obj_property>
      <obj_property name="ObjectShortName">clk2</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_v_verif_top/backdoor_instr_vif/instr_ready">
      <obj_property name="ElementShortName">instr_ready</obj_property>
      <obj_property name="ObjectShortName">instr_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/vector_stall_o">
      <obj_property name="ElementShortName">vector_stall_o</obj_property>
      <obj_property name="ObjectShortName">vector_stall_o</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group330">
      <obj_property name="label">scalar_axif_if</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_awvalid">
         <obj_property name="ElementShortName">m_axi_awvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_awvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_awready">
         <obj_property name="ElementShortName">m_axi_awready</obj_property>
         <obj_property name="ObjectShortName">m_axi_awready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_awaddr">
         <obj_property name="ElementShortName">m_axi_awaddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_awaddr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_awlen">
         <obj_property name="ElementShortName">m_axi_awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_awlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_wvalid">
         <obj_property name="ElementShortName">m_axi_wvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_wvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_wready">
         <obj_property name="ElementShortName">m_axi_wready</obj_property>
         <obj_property name="ObjectShortName">m_axi_wready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_wdata">
         <obj_property name="ElementShortName">m_axi_wdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_wdata[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_wstrb">
         <obj_property name="ElementShortName">m_axi_wstrb[3:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_wstrb[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_wlast">
         <obj_property name="ElementShortName">m_axi_wlast</obj_property>
         <obj_property name="ObjectShortName">m_axi_wlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_arvalid">
         <obj_property name="ElementShortName">m_axi_arvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_arvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_arready">
         <obj_property name="ElementShortName">m_axi_arready</obj_property>
         <obj_property name="ObjectShortName">m_axi_arready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_araddr">
         <obj_property name="ElementShortName">m_axi_araddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_araddr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_arlen">
         <obj_property name="ElementShortName">m_axi_arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_arlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_rvalid">
         <obj_property name="ElementShortName">m_axi_rvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_rvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_rready">
         <obj_property name="ElementShortName">m_axi_rready</obj_property>
         <obj_property name="ObjectShortName">m_axi_rready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_rdata">
         <obj_property name="ElementShortName">m_axi_rdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_rdata[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_rlast">
         <obj_property name="ElementShortName">m_axi_rlast</obj_property>
         <obj_property name="ObjectShortName">m_axi_rlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_bvalid">
         <obj_property name="ElementShortName">m_axi_bvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_bvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/s_axi4_vif/m_axi_bready">
         <obj_property name="ElementShortName">m_axi_bready</obj_property>
         <obj_property name="ObjectShortName">m_axi_bready</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group543">
      <obj_property name="label">V_data_axi_if</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/v_axi4_vif/clk">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/v_axi4_vif/rstn">
         <obj_property name="ElementShortName">rstn</obj_property>
         <obj_property name="ObjectShortName">rstn</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_awvalid">
         <obj_property name="ElementShortName">m_axi_awvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_awvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_awready">
         <obj_property name="ElementShortName">m_axi_awready</obj_property>
         <obj_property name="ObjectShortName">m_axi_awready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_awaddr">
         <obj_property name="ElementShortName">m_axi_awaddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_awaddr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_awlen">
         <obj_property name="ElementShortName">m_axi_awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_awlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_wvalid">
         <obj_property name="ElementShortName">m_axi_wvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_wvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_wready">
         <obj_property name="ElementShortName">m_axi_wready</obj_property>
         <obj_property name="ObjectShortName">m_axi_wready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_wdata">
         <obj_property name="ElementShortName">m_axi_wdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_wdata[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_wstrb">
         <obj_property name="ElementShortName">m_axi_wstrb[3:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_wstrb[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_wlast">
         <obj_property name="ElementShortName">m_axi_wlast</obj_property>
         <obj_property name="ObjectShortName">m_axi_wlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_arvalid">
         <obj_property name="ElementShortName">m_axi_arvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_arvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_arready">
         <obj_property name="ElementShortName">m_axi_arready</obj_property>
         <obj_property name="ObjectShortName">m_axi_arready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_araddr">
         <obj_property name="ElementShortName">m_axi_araddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_araddr[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_arlen">
         <obj_property name="ElementShortName">m_axi_arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_arlen[7:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_rvalid">
         <obj_property name="ElementShortName">m_axi_rvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_rvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_rready">
         <obj_property name="ElementShortName">m_axi_rready</obj_property>
         <obj_property name="ObjectShortName">m_axi_rready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_rdata">
         <obj_property name="ElementShortName">m_axi_rdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_rdata[31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_rlast">
         <obj_property name="ElementShortName">m_axi_rlast</obj_property>
         <obj_property name="ObjectShortName">m_axi_rlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_bvalid">
         <obj_property name="ElementShortName">m_axi_bvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_bvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/v_axi4_vif/m_axi_bready">
         <obj_property name="ElementShortName">m_axi_bready</obj_property>
         <obj_property name="ObjectShortName">m_axi_bready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/v_axi4_vif/C_M_AXI_ADDR_WIDTH">
         <obj_property name="ElementShortName">C_M_AXI_ADDR_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">C_M_AXI_ADDR_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/v_axi4_vif/C_M_AXI_DATA_WIDTH">
         <obj_property name="ElementShortName">C_M_AXI_DATA_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">C_M_AXI_DATA_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/v_axi4_vif/C_XFER_SIZE_WIDTH">
         <obj_property name="ElementShortName">C_XFER_SIZE_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">C_XFER_SIZE_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/v_axi4_vif/VLEN">
         <obj_property name="ElementShortName">VLEN[31:0]</obj_property>
         <obj_property name="ObjectShortName">VLEN[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/v_axi4_vif/V_LANES">
         <obj_property name="ElementShortName">V_LANES[31:0]</obj_property>
         <obj_property name="ObjectShortName">V_LANES[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/v_axi4_vif/CHAINING">
         <obj_property name="ElementShortName">CHAINING[31:0]</obj_property>
         <obj_property name="ObjectShortName">CHAINING[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group326">
      <obj_property name="label">MEM_subsystem</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/mem_subsys_inst/rd_tdata_i">
         <obj_property name="ElementShortName">rd_tdata_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">rd_tdata_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/mem_subsys_inst/rd_tvalid_i">
         <obj_property name="ElementShortName">rd_tvalid_i</obj_property>
         <obj_property name="ObjectShortName">rd_tvalid_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/mem_subsys_inst/rd_tready_o">
         <obj_property name="ElementShortName">rd_tready_o</obj_property>
         <obj_property name="ObjectShortName">rd_tready_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/mem_subsys_inst/rd_tlast_i">
         <obj_property name="ElementShortName">rd_tlast_i</obj_property>
         <obj_property name="ObjectShortName">rd_tlast_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/mem_subsys_inst/vlane_load_data_o">
         <obj_property name="ElementShortName">vlane_load_data_o[7:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">vlane_load_data_o[7:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/mem_subsys_inst/vlane_load_bwe_o">
         <obj_property name="ElementShortName">vlane_load_bwe_o[7:0][3:0]</obj_property>
         <obj_property name="ObjectShortName">vlane_load_bwe_o[7:0][3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/mem_subsys_inst/vlane_load_rdy_i">
         <obj_property name="ElementShortName">vlane_load_rdy_i</obj_property>
         <obj_property name="ObjectShortName">vlane_load_rdy_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/mem_subsys_inst/vlane_load_dvalid_o">
         <obj_property name="ElementShortName">vlane_load_dvalid_o</obj_property>
         <obj_property name="ObjectShortName">vlane_load_dvalid_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/mem_subsys_inst/vlane_load_last_o">
         <obj_property name="ElementShortName">vlane_load_last_o</obj_property>
         <obj_property name="ObjectShortName">vlane_load_last_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/mem_subsys_inst/vlane_store_data_i">
         <obj_property name="ElementShortName">vlane_store_data_i[7:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">vlane_store_data_i[7:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/mem_subsys_inst/vlane_store_dvalid_i">
         <obj_property name="ElementShortName">vlane_store_dvalid_i</obj_property>
         <obj_property name="ObjectShortName">vlane_store_dvalid_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/mem_subsys_inst/vlane_store_rdy_o">
         <obj_property name="ElementShortName">vlane_store_rdy_o</obj_property>
         <obj_property name="ObjectShortName">vlane_store_rdy_o</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group332">
      <obj_property name="label">VLANE_load_if</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group511">
      <obj_property name="label">SCALAR_CORE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/register_bank_1/reg_bank_s">
         <obj_property name="ElementShortName">reg_bank_s[0:31][31:0]</obj_property>
         <obj_property name="ObjectShortName">reg_bank_s[0:31][31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/vector_stall_i">
         <obj_property name="ElementShortName">vector_stall_i</obj_property>
         <obj_property name="ObjectShortName">vector_stall_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/rs1_data_id_s">
         <obj_property name="ElementShortName">rs1_data_id_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">rs1_data_id_s[31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/rs2_data_id_s">
         <obj_property name="ElementShortName">rs2_data_id_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">rs2_data_id_s[31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/rs1_data_ex_s">
         <obj_property name="ElementShortName">rs1_data_ex_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">rs1_data_ex_s[31:0]</obj_property>
         <obj_property name="CustomSignalColor">#FFD700</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/rs2_data_ex_s">
         <obj_property name="ElementShortName">rs2_data_ex_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">rs2_data_ex_s[31:0]</obj_property>
         <obj_property name="CustomSignalColor">#FFD700</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/if_id_flush_s">
         <obj_property name="ElementShortName">if_id_flush_s</obj_property>
         <obj_property name="ObjectShortName">if_id_flush_s</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/instr_mem_address_o">
         <obj_property name="ElementShortName">instr_mem_address_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">instr_mem_address_o[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/instr_mem_read_i">
         <obj_property name="ElementShortName">instr_mem_read_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">instr_mem_read_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/instr_mem_id_o">
         <obj_property name="ElementShortName">instr_mem_id_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">instr_mem_id_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/pc_en_i">
         <obj_property name="ElementShortName">pc_en_i</obj_property>
         <obj_property name="ObjectShortName">pc_en_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/instr_ready_i">
         <obj_property name="ElementShortName">instr_ready_i</obj_property>
         <obj_property name="ObjectShortName">instr_ready_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/data_ready_i">
         <obj_property name="ElementShortName">data_ready_i</obj_property>
         <obj_property name="ObjectShortName">data_ready_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/instr_mem_id_s">
         <obj_property name="ElementShortName">instr_mem_id_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">instr_mem_id_s[31:0]</obj_property>
         <obj_property name="CustomSignalColor">#FF00FF</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/instr_mem_ex_s">
         <obj_property name="ElementShortName">instr_mem_ex_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">instr_mem_ex_s[31:0]</obj_property>
         <obj_property name="CustomSignalColor">#FF00FF</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/rs1_data_ex_s">
         <obj_property name="ElementShortName">rs1_data_ex_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">rs1_data_ex_s[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/rs2_data_ex_s">
         <obj_property name="ElementShortName">rs2_data_ex_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">rs2_data_ex_s[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/v_instruction_o">
         <obj_property name="ElementShortName">v_instruction_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">v_instruction_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/scalar_core_inst/data_path_1/ce">
         <obj_property name="ElementShortName">ce</obj_property>
         <obj_property name="ObjectShortName">ce</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group483">
      <obj_property name="label">Scheduler</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/scheduler_inst/vector_stall_o">
         <obj_property name="ElementShortName">vector_stall_o</obj_property>
         <obj_property name="ObjectShortName">vector_stall_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/scheduler_inst/instr_rdy_i">
         <obj_property name="ElementShortName">instr_rdy_i[12:0]</obj_property>
         <obj_property name="ObjectShortName">instr_rdy_i[12:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/scheduler_inst/instr_vld_o">
         <obj_property name="ElementShortName">instr_vld_o[12:0]</obj_property>
         <obj_property name="ObjectShortName">instr_vld_o[12:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/scheduler_inst/vector_instr_o">
         <obj_property name="ElementShortName">vector_instr_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">vector_instr_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/scheduler_inst/next_instr_rdy">
         <obj_property name="ElementShortName">next_instr_rdy</obj_property>
         <obj_property name="ObjectShortName">next_instr_rdy</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/scheduler_inst/vector_stall_o">
         <obj_property name="ElementShortName">vector_stall_o</obj_property>
         <obj_property name="ObjectShortName">vector_stall_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/scheduler_inst/mcu_ld_rdy_i">
         <obj_property name="ElementShortName">mcu_ld_rdy_i</obj_property>
         <obj_property name="ObjectShortName">mcu_ld_rdy_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/scheduler_inst/mcu_ld_vld_o">
         <obj_property name="ElementShortName">mcu_ld_vld_o</obj_property>
         <obj_property name="ObjectShortName">mcu_ld_vld_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/scheduler_inst/mcu_ld_buffered_i">
         <obj_property name="ElementShortName">mcu_ld_buffered_i</obj_property>
         <obj_property name="ObjectShortName">mcu_ld_buffered_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/scheduler_inst/mcu_strided_ld_st_o">
         <obj_property name="ElementShortName">mcu_strided_ld_st_o</obj_property>
         <obj_property name="ObjectShortName">mcu_strided_ld_st_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/scheduler_inst/scalar_rs1_o">
         <obj_property name="ElementShortName">scalar_rs1_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">scalar_rs1_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/scheduler_inst/scalar_rs2_o">
         <obj_property name="ElementShortName">scalar_rs2_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">scalar_rs2_o[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group467">
      <obj_property name="label">v_cu</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/dependancy_issue">
         <obj_property name="ElementShortName">dependancy_issue[3:0]</obj_property>
         <obj_property name="ObjectShortName">dependancy_issue[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/dependancy_issue_cnt">
         <obj_property name="ElementShortName">dependancy_issue_cnt[3:0][4:0]</obj_property>
         <obj_property name="ObjectShortName">dependancy_issue_cnt[3:0][4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/v_instr_vd">
         <obj_property name="ElementShortName">v_instr_vd[4:0]</obj_property>
         <obj_property name="ObjectShortName">v_instr_vd[4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/vd_instr_in_progress">
         <obj_property name="ElementShortName">vd_instr_in_progress[3:0][5:0]</obj_property>
         <obj_property name="ObjectShortName">vd_instr_in_progress[3:0][5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/vector_instr_reg">
         <obj_property name="ElementShortName">vector_instr_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">vector_instr_reg[31:0]</obj_property>
         <obj_property name="CustomSignalColor">#00FFFF</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/vl_o">
         <obj_property name="ElementShortName">vl_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">vl_o[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <obj_property name="CustomSignalColor">#FFD700</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/sew_o">
         <obj_property name="ElementShortName">sew_o[2:0]</obj_property>
         <obj_property name="ObjectShortName">sew_o[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/lmul_o">
         <obj_property name="ElementShortName">lmul_o[2:0]</obj_property>
         <obj_property name="ObjectShortName">lmul_o[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/start_o">
         <obj_property name="ElementShortName">start_o[3:0]</obj_property>
         <obj_property name="ObjectShortName">start_o[3:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/port_group_ready_i">
         <obj_property name="ElementShortName">port_group_ready_i[3:0]</obj_property>
         <obj_property name="ObjectShortName">port_group_ready_i[3:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/instr_vld_i">
         <obj_property name="ElementShortName">instr_vld_i[12:0]</obj_property>
         <obj_property name="ObjectShortName">instr_vld_i[12:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/instr_rdy_o">
         <obj_property name="ElementShortName">instr_rdy_o[12:0]</obj_property>
         <obj_property name="ObjectShortName">instr_rdy_o[12:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/instr_vld_reg">
         <obj_property name="ElementShortName">instr_vld_reg[12:0]</obj_property>
         <obj_property name="ObjectShortName">instr_vld_reg[12:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/instr_rdy_reg">
         <obj_property name="ElementShortName">instr_rdy_reg[12:0]</obj_property>
         <obj_property name="ObjectShortName">instr_rdy_reg[12:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_cu_inst/slide_instr_check">
      <obj_property name="ElementShortName">slide_instr_check</obj_property>
      <obj_property name="ObjectShortName">slide_instr_check</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/load_valid_i">
      <obj_property name="ElementShortName">load_valid_i</obj_property>
      <obj_property name="ObjectShortName">load_valid_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/load_data_i">
      <obj_property name="ElementShortName">load_data_i[7:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">load_data_i[7:0][31:0]</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group2393">
      <obj_property name="label">Complete driver</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /current_state">
         <obj_property name="ElementShortName">current_state[2:0]</obj_property>
         <obj_property name="ObjectShortName">current_state[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /partial_results_valid">
         <obj_property name="ElementShortName">partial_results_valid</obj_property>
         <obj_property name="ObjectShortName">partial_results_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /shift_partial">
         <obj_property name="ElementShortName">shift_partial</obj_property>
         <obj_property name="ObjectShortName">shift_partial</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /data_validation_inst/partial_results_reg">
         <obj_property name="ElementShortName">partial_results_reg[6:0]</obj_property>
         <obj_property name="ObjectShortName">partial_results_reg[6:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /read_data_valid">
         <obj_property name="ElementShortName">read_data_valid[7:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_valid[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /main_cnt">
         <obj_property name="ElementShortName">main_cnt[10:0]</obj_property>
         <obj_property name="ObjectShortName">main_cnt[10:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /vrf_raddr_o">
         <obj_property name="ElementShortName">vrf_raddr_o[2:0][9:0]</obj_property>
         <obj_property name="ObjectShortName">vrf_raddr_o[2:0][9:0]</obj_property>
      </wvobject>
      <wvobject type="group" fp_name="group368">
         <obj_property name="label">waddress_cnt</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /waddr_cnt/up_down_i">
            <obj_property name="ElementShortName">up_down_i</obj_property>
            <obj_property name="ObjectShortName">up_down_i</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /waddr_cnt/start_addr_i">
            <obj_property name="ElementShortName">start_addr_i[79:0]</obj_property>
            <obj_property name="ObjectShortName">start_addr_i[79:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /waddr_cnt/slide_offset_i">
            <obj_property name="ElementShortName">slide_offset_i[9:0]</obj_property>
            <obj_property name="ObjectShortName">slide_offset_i[9:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /waddr_cnt/secondary_en_i">
            <obj_property name="ElementShortName">secondary_en_i</obj_property>
            <obj_property name="ObjectShortName">secondary_en_i</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /waddr_cnt/rst_i">
            <obj_property name="ElementShortName">rst_i</obj_property>
            <obj_property name="ObjectShortName">rst_i</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /waddr_cnt/rst_cnt_i">
            <obj_property name="ElementShortName">rst_cnt_i</obj_property>
            <obj_property name="ObjectShortName">rst_cnt_i</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /waddr_cnt/load_i">
            <obj_property name="ElementShortName">load_i</obj_property>
            <obj_property name="ObjectShortName">load_i</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /waddr_cnt/en_i">
            <obj_property name="ElementShortName">en_i</obj_property>
            <obj_property name="ObjectShortName">en_i</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /waddr_cnt/addr_o">
            <obj_property name="ElementShortName">addr_o[9:0]</obj_property>
            <obj_property name="ObjectShortName">addr_o[9:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group762">
         <obj_property name="label">raddress_cnt</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /\genblk2[0].raddr_cnt /counter_mux">
            <obj_property name="ElementShortName">counter_mux[6:0]</obj_property>
            <obj_property name="ObjectShortName">counter_mux[6:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /\genblk2[0].raddr_cnt /counter_limit">
            <obj_property name="ElementShortName">counter_limit[6:0]</obj_property>
            <obj_property name="ObjectShortName">counter_limit[6:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /\genblk2[0].raddr_cnt /counter">
            <obj_property name="ElementShortName">counter[6:0]</obj_property>
            <obj_property name="ObjectShortName">counter[6:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /\genblk2[0].raddr_cnt /addr_o">
            <obj_property name="ElementShortName">addr_o[9:0]</obj_property>
            <obj_property name="ObjectShortName">addr_o[9:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /waddr_cnt_en">
         <obj_property name="ElementShortName">waddr_cnt_en</obj_property>
         <obj_property name="ObjectShortName">waddr_cnt_en</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /ready_for_load_o">
         <obj_property name="ElementShortName">ready_for_load_o</obj_property>
         <obj_property name="ObjectShortName">ready_for_load_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /waddr">
         <obj_property name="ElementShortName">waddr[9:0]</obj_property>
         <obj_property name="ObjectShortName">waddr[9:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /vrf_read_byte_sel_o">
         <obj_property name="ElementShortName">vrf_read_byte_sel_o[1:0][1:0]</obj_property>
         <obj_property name="ObjectShortName">vrf_read_byte_sel_o[1:0][1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /slide_bwen">
         <obj_property name="ElementShortName">slide_bwen[7:0][3:0]</obj_property>
         <obj_property name="ObjectShortName">slide_bwen[7:0][3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /vrf_bwen_o">
         <obj_property name="ElementShortName">vrf_bwen_o[7:0][3:0]</obj_property>
         <obj_property name="ObjectShortName">vrf_bwen_o[7:0][3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /vrf_waddr_o">
         <obj_property name="ElementShortName">vrf_waddr_o[7:0][9:0]</obj_property>
         <obj_property name="ObjectShortName">vrf_waddr_o[7:0][9:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /vl_i">
         <obj_property name="ElementShortName">vl_i[12:0]</obj_property>
         <obj_property name="ObjectShortName">vl_i[12:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /dp0_reg.vl">
         <obj_property name="ElementShortName">.vl[31:0]</obj_property>
         <obj_property name="ObjectShortName">.vl[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /dp0_reg.lmul">
         <obj_property name="ElementShortName">.lmul[2:0]</obj_property>
         <obj_property name="ObjectShortName">.lmul[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /read_limit_add">
         <obj_property name="ElementShortName">read_limit_add[12:0]</obj_property>
         <obj_property name="ObjectShortName">read_limit_add[12:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /read_limit_comp">
         <obj_property name="ElementShortName">read_limit_comp</obj_property>
         <obj_property name="ObjectShortName">read_limit_comp</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /main_cnt">
         <obj_property name="ElementShortName">main_cnt[10:0]</obj_property>
         <obj_property name="ObjectShortName">main_cnt[10:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /start_i">
         <obj_property name="ElementShortName">start_i</obj_property>
         <obj_property name="ObjectShortName">start_i</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[0].genblk1.complete_sublane_driver_inst /waddr_cnt/element_width_i">
      <obj_property name="ElementShortName">element_width_i[1:0]</obj_property>
      <obj_property name="ObjectShortName">element_width_i[1:0]</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group314">
      <obj_property name="label">Partial_driver1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /main_cnt">
         <obj_property name="ElementShortName">main_cnt[10:0]</obj_property>
         <obj_property name="ObjectShortName">main_cnt[10:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /next_state">
         <obj_property name="ElementShortName">next_state[2:0]</obj_property>
         <obj_property name="ObjectShortName">next_state[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /dp0_reg.read_limit">
         <obj_property name="ElementShortName">.read_limit[9:0]</obj_property>
         <obj_property name="ObjectShortName">.read_limit[9:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /rst_main_cnt">
         <obj_property name="ElementShortName">rst_main_cnt</obj_property>
         <obj_property name="ObjectShortName">rst_main_cnt</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /dp0_reg.inst_delay">
         <obj_property name="ElementShortName">.inst_delay[9:0]</obj_property>
         <obj_property name="ObjectShortName">.inst_delay[9:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /main_cnt_en">
         <obj_property name="ElementShortName">main_cnt_en</obj_property>
         <obj_property name="ObjectShortName">main_cnt_en</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /waddr_cnt_en">
         <obj_property name="ElementShortName">waddr_cnt_en</obj_property>
         <obj_property name="ObjectShortName">waddr_cnt_en</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/rstn">
         <obj_property name="ElementShortName">rstn</obj_property>
         <obj_property name="ObjectShortName">rstn</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /current_state">
         <obj_property name="ElementShortName">current_state[2:0]</obj_property>
         <obj_property name="ObjectShortName">current_state[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /dp0_next.en_write">
         <obj_property name="ElementShortName">.en_write</obj_property>
         <obj_property name="ObjectShortName">.en_write</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /waddr_load">
         <obj_property name="ElementShortName">waddr_load</obj_property>
         <obj_property name="ObjectShortName">waddr_load</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /waddr_cnt_rst">
         <obj_property name="ElementShortName">waddr_cnt_rst</obj_property>
         <obj_property name="ObjectShortName">waddr_cnt_rst</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /waddr">
         <obj_property name="ElementShortName">waddr[9:0]</obj_property>
         <obj_property name="ObjectShortName">waddr[9:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /normal_waddr">
         <obj_property name="ElementShortName">normal_waddr[7:0][9:0]</obj_property>
         <obj_property name="ObjectShortName">normal_waddr[7:0][9:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /vrf_waddr_o">
         <obj_property name="ElementShortName">vrf_waddr_o[7:0][9:0]</obj_property>
         <obj_property name="ObjectShortName">vrf_waddr_o[7:0][9:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /vrf_bwen_o">
         <obj_property name="ElementShortName">vrf_bwen_o[7:0][3:0]</obj_property>
         <obj_property name="ObjectShortName">vrf_bwen_o[7:0][3:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /load_bwen_i">
         <obj_property name="ElementShortName">load_bwen_i[7:0][3:0]</obj_property>
         <obj_property name="ObjectShortName">load_bwen_i[7:0][3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /bwen_reg">
         <obj_property name="ElementShortName">bwen_reg[7:0][3:0]</obj_property>
         <obj_property name="ObjectShortName">bwen_reg[7:0][3:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[1].genblk1.complete_sublane_driver_inst /rst_main_cnt">
      <obj_property name="ElementShortName">rst_main_cnt</obj_property>
      <obj_property name="ObjectShortName">rst_main_cnt</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group315">
      <obj_property name="label">Partial_driver2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[2].genblk1.complete_sublane_driver_inst /current_state">
         <obj_property name="ElementShortName">current_state[2:0]</obj_property>
         <obj_property name="ObjectShortName">current_state[2:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group394">
      <obj_property name="label">Partial driver3</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /vl_i">
         <obj_property name="ElementShortName">vl_i[12:0]</obj_property>
         <obj_property name="ObjectShortName">vl_i[12:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /start_i">
         <obj_property name="ElementShortName">start_i</obj_property>
         <obj_property name="ObjectShortName">start_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /dp0_reg.vl">
         <obj_property name="ElementShortName">.vl[31:0]</obj_property>
         <obj_property name="ObjectShortName">.vl[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /dp0_reg.lmul">
         <obj_property name="ElementShortName">.lmul[2:0]</obj_property>
         <obj_property name="ObjectShortName">.lmul[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /vlmul_i">
         <obj_property name="ElementShortName">vlmul_i[2:0]</obj_property>
         <obj_property name="ObjectShortName">vlmul_i[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /read_limit_carry">
         <obj_property name="ElementShortName">read_limit_carry</obj_property>
         <obj_property name="ObjectShortName">read_limit_carry</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /read_limit_add">
         <obj_property name="ElementShortName">read_limit_add[12:0]</obj_property>
         <obj_property name="ObjectShortName">read_limit_add[12:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /main_cnt">
         <obj_property name="ElementShortName">main_cnt[10:0]</obj_property>
         <obj_property name="ObjectShortName">main_cnt[10:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /dp0_reg.read_limit">
         <obj_property name="ElementShortName">.read_limit[9:0]</obj_property>
         <obj_property name="ObjectShortName">.read_limit[9:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /read_data_valid_o">
         <obj_property name="ElementShortName">read_data_valid_o[7:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_valid_o[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /read_limit_comp">
         <obj_property name="ElementShortName">read_limit_comp</obj_property>
         <obj_property name="ObjectShortName">read_limit_comp</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /current_state">
         <obj_property name="ElementShortName">current_state[2:0]</obj_property>
         <obj_property name="ObjectShortName">current_state[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /waddr_cnt_en">
         <obj_property name="ElementShortName">waddr_cnt_en</obj_property>
         <obj_property name="ObjectShortName">waddr_cnt_en</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /vrf_waddr_o">
         <obj_property name="ElementShortName">vrf_waddr_o[7:0][9:0]</obj_property>
         <obj_property name="ObjectShortName">vrf_waddr_o[7:0][9:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /waddr">
         <obj_property name="ElementShortName">waddr[9:0]</obj_property>
         <obj_property name="ObjectShortName">waddr[9:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /vrf_bwen_o">
         <obj_property name="ElementShortName">vrf_bwen_o[7:0][3:0]</obj_property>
         <obj_property name="ObjectShortName">vrf_bwen_o[7:0][3:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\genblk1[3].genblk1.complete_sublane_driver_inst /start_i">
      <obj_property name="ElementShortName">start_i</obj_property>
      <obj_property name="ObjectShortName">start_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/riscv_v_verif_top/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group81">
      <obj_property name="label">ALU0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[0].ALU_inst /alu_opmode_i">
         <obj_property name="ElementShortName">alu_opmode_i[3:0][8:0]</obj_property>
         <obj_property name="ObjectShortName">alu_opmode_i[3:0][8:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[0].ALU_inst /alu_vld_i">
         <obj_property name="ElementShortName">alu_vld_i[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_vld_i[3:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[0].ALU_inst /alu_a_i">
         <obj_property name="ElementShortName">alu_a_i[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_a_i[3:0][31:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[0].ALU_inst /alu_b_i">
         <obj_property name="ElementShortName">alu_b_i[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_b_i[3:0][31:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[0].ALU_inst /alu_reduction_i">
         <obj_property name="ElementShortName">alu_reduction_i[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_reduction_i[3:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[0].ALU_inst /alu_o">
         <obj_property name="ElementShortName">alu_o[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_o[3:0][31:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[0].ALU_inst /alu_vld_o">
         <obj_property name="ElementShortName">alu_vld_o[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_vld_o[3:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group186">
      <obj_property name="label">ALU1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[1].ALU_inst /alu_opmode_i">
         <obj_property name="ElementShortName">alu_opmode_i[3:0][8:0]</obj_property>
         <obj_property name="ObjectShortName">alu_opmode_i[3:0][8:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[1].ALU_inst /alu_reduction_i">
         <obj_property name="ElementShortName">alu_reduction_i[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_reduction_i[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[1].ALU_inst /alu_vld_i">
         <obj_property name="ElementShortName">alu_vld_i[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_vld_i[3:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[1].ALU_inst /alu_a_i">
         <obj_property name="ElementShortName">alu_a_i[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_a_i[3:0][31:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[1].ALU_inst /alu_b_i">
         <obj_property name="ElementShortName">alu_b_i[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_b_i[3:0][31:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[1].ALU_inst /alu_o">
         <obj_property name="ElementShortName">alu_o[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_o[3:0][31:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[1].ALU_inst /alu_vld_o">
         <obj_property name="ElementShortName">alu_vld_o[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_vld_o[3:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group994">
      <obj_property name="label">ALU2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[2].ALU_inst /alu_opmode_i">
         <obj_property name="ElementShortName">alu_opmode_i[3:0][8:0]</obj_property>
         <obj_property name="ObjectShortName">alu_opmode_i[3:0][8:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[2].ALU_inst /alu_reduction_i">
         <obj_property name="ElementShortName">alu_reduction_i[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_reduction_i[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[2].ALU_inst /alu_vld_i">
         <obj_property name="ElementShortName">alu_vld_i[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_vld_i[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[2].ALU_inst /alu_a_i">
         <obj_property name="ElementShortName">alu_a_i[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_a_i[3:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[2].ALU_inst /alu_b_i">
         <obj_property name="ElementShortName">alu_b_i[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_b_i[3:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[2].ALU_inst /alu_vld_o">
         <obj_property name="ElementShortName">alu_vld_o[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_vld_o[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[2].ALU_inst /alu_o">
         <obj_property name="ElementShortName">alu_o[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_o[3:0][31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group1001">
      <obj_property name="label">ALU3</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[3].ALU_inst /alu_opmode_i">
         <obj_property name="ElementShortName">alu_opmode_i[3:0][8:0]</obj_property>
         <obj_property name="ObjectShortName">alu_opmode_i[3:0][8:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[3].ALU_inst /alu_reduction_i">
         <obj_property name="ElementShortName">alu_reduction_i[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_reduction_i[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[3].ALU_inst /alu_vld_i">
         <obj_property name="ElementShortName">alu_vld_i[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_vld_i[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[3].ALU_inst /alu_a_i">
         <obj_property name="ElementShortName">alu_a_i[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_a_i[3:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[3].ALU_inst /alu_b_i">
         <obj_property name="ElementShortName">alu_b_i[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_b_i[3:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[3].ALU_inst /alu_vld_o">
         <obj_property name="ElementShortName">alu_vld_o[3:0]</obj_property>
         <obj_property name="ObjectShortName">alu_vld_o[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\gen_ALU[3].ALU_inst /alu_o">
         <obj_property name="ElementShortName">alu_o[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_o[3:0][31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group1334">
      <obj_property name="label">VRF0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /vrf_read_byte_sel_i">
         <obj_property name="ElementShortName">vrf_read_byte_sel_i[7:0][1:0]</obj_property>
         <obj_property name="ObjectShortName">vrf_read_byte_sel_i[7:0][1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /read_data_valid_i">
         <obj_property name="ElementShortName">read_data_valid_i[3:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_valid_i[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /vrf_read_byte_sel_reg">
         <obj_property name="ElementShortName">vrf_read_byte_sel_reg[7:0][1:0][1:0]</obj_property>
         <obj_property name="ObjectShortName">vrf_read_byte_sel_reg[7:0][1:0][1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /read_data_mux_reg">
         <obj_property name="ElementShortName">read_data_mux_reg[7:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_mux_reg[7:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /VRF_inst/dout_o">
         <obj_property name="ElementShortName">dout_o[7:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">dout_o[7:0][31:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /VRF_inst/raddr_i">
         <obj_property name="ElementShortName">raddr_i[7:0][9:0]</obj_property>
         <obj_property name="ObjectShortName">raddr_i[7:0][9:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /VRF_inst/ren_i">
         <obj_property name="ElementShortName">ren_i[7:0]</obj_property>
         <obj_property name="ObjectShortName">ren_i[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /VRF_inst/oreg_en_i">
         <obj_property name="ElementShortName">oreg_en_i[7:0]</obj_property>
         <obj_property name="ObjectShortName">oreg_en_i[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /VRF_inst/waddr_i">
         <obj_property name="ElementShortName">waddr_i[3:0][9:0]</obj_property>
         <obj_property name="ObjectShortName">waddr_i[3:0][9:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /VRF_inst/waddr_i[3]">
            <obj_property name="ElementShortName">[3][9:0]</obj_property>
            <obj_property name="ObjectShortName">[3][9:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /VRF_inst/waddr_i[2]">
            <obj_property name="ElementShortName">[2][9:0]</obj_property>
            <obj_property name="ObjectShortName">[2][9:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /VRF_inst/waddr_i[1]">
            <obj_property name="ElementShortName">[1][9:0]</obj_property>
            <obj_property name="ObjectShortName">[1][9:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /VRF_inst/waddr_i[0]">
            <obj_property name="ElementShortName">[0][9:0]</obj_property>
            <obj_property name="ObjectShortName">[0][9:0]</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /VRF_inst/bwe_i">
         <obj_property name="ElementShortName">bwe_i[3:0][3:0]</obj_property>
         <obj_property name="ObjectShortName">bwe_i[3:0][3:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /VRF_inst/din_i">
         <obj_property name="ElementShortName">din_i[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">din_i[3:0][31:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[0].vector_lane_inst /alu_output_valid_reg">
      <obj_property name="ElementShortName">alu_output_valid_reg[1:0][3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_output_valid_reg[1:0][3:0]</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group335">
      <obj_property name="label">VRF1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[1].vector_lane_inst /VRF_inst/ren_i">
         <obj_property name="ElementShortName">ren_i[7:0]</obj_property>
         <obj_property name="ObjectShortName">ren_i[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[1].vector_lane_inst /VRF_inst/dout_o">
         <obj_property name="ElementShortName">dout_o[7:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">dout_o[7:0][31:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[1].vector_lane_inst /VRF_inst/raddr_i">
         <obj_property name="ElementShortName">raddr_i[7:0][9:0]</obj_property>
         <obj_property name="ObjectShortName">raddr_i[7:0][9:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[1].vector_lane_inst /VRF_inst/oreg_en_i">
         <obj_property name="ElementShortName">oreg_en_i[7:0]</obj_property>
         <obj_property name="ObjectShortName">oreg_en_i[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[1].vector_lane_inst /VRF_inst/waddr_i">
         <obj_property name="ElementShortName">waddr_i[3:0][9:0]</obj_property>
         <obj_property name="ObjectShortName">waddr_i[3:0][9:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[1].vector_lane_inst /VRF_inst/din_i">
         <obj_property name="ElementShortName">din_i[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">din_i[3:0][31:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/riscv_v_verif_top/DUT/riscv_v_inst/vector_core_inst/v_dpu_inst/\VL_instances[1].vector_lane_inst /VRF_inst/bwe_i">
         <obj_property name="ElementShortName">bwe_i[3:0][3:0]</obj_property>
         <obj_property name="ObjectShortName">bwe_i[3:0][3:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group570">
      <obj_property name="label">VRF7</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group513">
      <obj_property name="label">VRF3</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group171">
      <obj_property name="label">ALU4</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group196">
      <obj_property name="label">VRF2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group539">
      <obj_property name="label">LVT0_lane0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group500">
      <obj_property name="label">LVT1_lane0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_v_verif_top/LVT0_xor_LVT1">
      <obj_property name="ElementShortName">LVT0_xor_LVT1[31:0]</obj_property>
      <obj_property name="ObjectShortName">LVT0_xor_LVT1[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_v_verif_top/LVT1_in">
      <obj_property name="ElementShortName">LVT1_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">LVT1_in[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/riscv_v_verif_top/LVT0_out">
      <obj_property name="ElementShortName">LVT0_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">LVT0_out[31:0]</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group1610">
      <obj_property name="label">READ_RAM00</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group1611">
      <obj_property name="label">READ_RAM10</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
</wave_config>
