<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="es">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Proyecto Final – Medición de Inclinación: Referencia del archivo C:/Users/Matias D/Documents/Proyecto_Final/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_i2c.h</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<script type="text/javascript" src="../../clipboard.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript" src="../../cookie.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Proyecto Final – Medición de Inclinación<span id="projectnumber">&#160;0.0.1</span>
   </div>
   <div id="projectbrief">Este proyecto utiliza la placa **NUCLEO-STM32F446RE** y permite detectar y visualizar en tiempo real la inclinación mediante el sensor MPU-6050.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generado por Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Buscar',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('d3/d1a/stm32f4xx__ll__i2c_8h.html','../../',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Cargando...</div>
<div class="SRStatus" id="Searching">Buscando...</div>
<div class="SRStatus" id="NoMatches">Nada coincide</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">Referencia del archivo stm32f4xx_ll_i2c.h</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of I2C LL module.  
<a href="#details">Más...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="../../dc/dfd/stm32f4xx_8h_source.html">stm32f4xx.h</a>&quot;</code><br />
</div>
<p><a href="../../d3/d1a/stm32f4xx__ll__i2c_8h_source.html">Ir al código fuente de este archivo.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-define-members" class="groupheader"><a id="define-members" name="define-members"></a>
defines</h2></td></tr>
<tr class="memitem:ga7d17f559e4a014de10d94fdb2685711e" id="r_ga7d17f559e4a014de10d94fdb2685711e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_I2C_MAX_SPEED_STANDARD</b>&#160;&#160;&#160;100000U</td></tr>
<tr class="memitem:gabadb3c489b47939f61e50dceada322a1" id="r_gabadb3c489b47939f61e50dceada322a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_I2C_MAX_SPEED_FAST</b>&#160;&#160;&#160;400000U</td></tr>
<tr class="memitem:ga15670aba03d440f956a76b14c30878ac" id="r_ga15670aba03d440f956a76b14c30878ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga15670aba03d440f956a76b14c30878ac">LL_I2C_SR1_SB</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a></td></tr>
<tr class="memitem:gab55c477d2bcd7b57f15313ed2354bb3b" id="r_gab55c477d2bcd7b57f15313ed2354bb3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#gab55c477d2bcd7b57f15313ed2354bb3b">LL_I2C_SR1_ADDR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a></td></tr>
<tr class="memitem:ga3672ccca3651e09c796e7c0630c053f9" id="r_ga3672ccca3651e09c796e7c0630c053f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga3672ccca3651e09c796e7c0630c053f9">LL_I2C_SR1_BTF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a></td></tr>
<tr class="memitem:ga9229e38cf74aa381e67618b751fe8770" id="r_ga9229e38cf74aa381e67618b751fe8770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga9229e38cf74aa381e67618b751fe8770">LL_I2C_SR1_ADD10</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a></td></tr>
<tr class="memitem:gae3e95ac5baad1a3fa2fb0936da5d1c78" id="r_gae3e95ac5baad1a3fa2fb0936da5d1c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#gae3e95ac5baad1a3fa2fb0936da5d1c78">LL_I2C_SR1_STOPF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a></td></tr>
<tr class="memitem:ga4795b1e533368b207eb9f7ca152519e3" id="r_ga4795b1e533368b207eb9f7ca152519e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga4795b1e533368b207eb9f7ca152519e3">LL_I2C_SR1_RXNE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a></td></tr>
<tr class="memitem:ga750705feb3537fe34590595294ba4e59" id="r_ga750705feb3537fe34590595294ba4e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga750705feb3537fe34590595294ba4e59">LL_I2C_SR1_TXE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a></td></tr>
<tr class="memitem:ga20e0e4a62ce9338c7b7656a9c9034b90" id="r_ga20e0e4a62ce9338c7b7656a9c9034b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga20e0e4a62ce9338c7b7656a9c9034b90">LL_I2C_SR1_BERR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a></td></tr>
<tr class="memitem:ga0a048cbab065839d4786ad9b52cbbc28" id="r_ga0a048cbab065839d4786ad9b52cbbc28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga0a048cbab065839d4786ad9b52cbbc28">LL_I2C_SR1_ARLO</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a></td></tr>
<tr class="memitem:gafde27aadf8e9f7238aa3f6e949b60c73" id="r_gafde27aadf8e9f7238aa3f6e949b60c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#gafde27aadf8e9f7238aa3f6e949b60c73">LL_I2C_SR1_AF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a></td></tr>
<tr class="memitem:ga292ffa7213ae551a1eb308b893e2a936" id="r_ga292ffa7213ae551a1eb308b893e2a936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga292ffa7213ae551a1eb308b893e2a936">LL_I2C_SR1_OVR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a></td></tr>
<tr class="memitem:ga692826e74684b2d990c7304a526d328f" id="r_ga692826e74684b2d990c7304a526d328f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga692826e74684b2d990c7304a526d328f">LL_I2C_SR1_PECERR</a>&#160;&#160;&#160;I2C_ISR_PECERR</td></tr>
<tr class="memitem:gab42677c88c2f53b6896964ff668a15dd" id="r_gab42677c88c2f53b6896964ff668a15dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#gab42677c88c2f53b6896964ff668a15dd">LL_I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;I2C_ISR_TIMEOUT</td></tr>
<tr class="memitem:ga97d45a759c16bfd18d2fba128fcce127" id="r_ga97d45a759c16bfd18d2fba128fcce127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga97d45a759c16bfd18d2fba128fcce127">LL_I2C_SR1_SMALERT</a>&#160;&#160;&#160;I2C_ISR_SMALERT</td></tr>
<tr class="memitem:ga439ca63f2656e83071ed3b7c07fa87ed" id="r_ga439ca63f2656e83071ed3b7c07fa87ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga439ca63f2656e83071ed3b7c07fa87ed">LL_I2C_SR2_MSL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</a></td></tr>
<tr class="memitem:ga65bd94b35a8a6b31ffe4c2e626ed705e" id="r_ga65bd94b35a8a6b31ffe4c2e626ed705e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga65bd94b35a8a6b31ffe4c2e626ed705e">LL_I2C_SR2_BUSY</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</a></td></tr>
<tr class="memitem:ga718e2228a0a234c7f7f261905e31dcc7" id="r_ga718e2228a0a234c7f7f261905e31dcc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga718e2228a0a234c7f7f261905e31dcc7">LL_I2C_SR2_TRA</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a></td></tr>
<tr class="memitem:ga0971bd7b923586c17fe68bcc2d7a3998" id="r_ga0971bd7b923586c17fe68bcc2d7a3998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga0971bd7b923586c17fe68bcc2d7a3998">LL_I2C_SR2_GENCALL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</a></td></tr>
<tr class="memitem:gafe75bc69974334f841d1e2ce36c4150d" id="r_gafe75bc69974334f841d1e2ce36c4150d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#gafe75bc69974334f841d1e2ce36c4150d">LL_I2C_SR2_SMBDEFAULT</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</a></td></tr>
<tr class="memitem:ga74d360b44a1024e84afa6f83bede5a64" id="r_ga74d360b44a1024e84afa6f83bede5a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga74d360b44a1024e84afa6f83bede5a64">LL_I2C_SR2_SMBHOST</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</a></td></tr>
<tr class="memitem:ga026d698d4af8c35f9c2458e3e9c1e794" id="r_ga026d698d4af8c35f9c2458e3e9c1e794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6e/group___i2_c___l_l___e_c___g_e_t___f_l_a_g.html#ga026d698d4af8c35f9c2458e3e9c1e794">LL_I2C_SR2_DUALF</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</a></td></tr>
<tr class="memitem:ga02d3ff3c3c1ffb45b87f6dbb11b2bb1f" id="r_ga02d3ff3c3c1ffb45b87f6dbb11b2bb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/group___i2_c___l_l___e_c___i_t.html#ga02d3ff3c3c1ffb45b87f6dbb11b2bb1f">LL_I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a></td></tr>
<tr class="memitem:ga6d3c432670f0525684dcaefd80b13848" id="r_ga6d3c432670f0525684dcaefd80b13848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/group___i2_c___l_l___e_c___i_t.html#ga6d3c432670f0525684dcaefd80b13848">LL_I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a></td></tr>
<tr class="memitem:ga44f7a913225cb08fe27d0085387550c0" id="r_ga44f7a913225cb08fe27d0085387550c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/group___i2_c___l_l___e_c___i_t.html#ga44f7a913225cb08fe27d0085387550c0">LL_I2C_CR2_ITERREN</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a></td></tr>
<tr class="memitem:gaaf1d5f9748c13b795aa3615bbe2bb1f2" id="r_gaaf1d5f9748c13b795aa3615bbe2bb1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dc6/group___i2_c___l_l___e_c___o_w_n_a_d_d_r_e_s_s1.html#gaaf1d5f9748c13b795aa3615bbe2bb1f2">LL_I2C_OWNADDRESS1_7BIT</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="memitem:ga088aa5bd3c077ebdbfb2008d08ba7a40" id="r_ga088aa5bd3c077ebdbfb2008d08ba7a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dc6/group___i2_c___l_l___e_c___o_w_n_a_d_d_r_e_s_s1.html#ga088aa5bd3c077ebdbfb2008d08ba7a40">LL_I2C_OWNADDRESS1_10BIT</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</a> | 0x00004000U)</td></tr>
<tr class="memitem:ga13e2ca4d6bb9a065cb1ebd9c5ddb78eb" id="r_ga13e2ca4d6bb9a065cb1ebd9c5ddb78eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d4f/group___i2_c___l_l___e_c___d_u_t_y_c_y_c_l_e.html#ga13e2ca4d6bb9a065cb1ebd9c5ddb78eb">LL_I2C_DUTYCYCLE_2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:gaef023a2e538e7f3608dd387b7099997a" id="r_gaef023a2e538e7f3608dd387b7099997a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d4f/group___i2_c___l_l___e_c___d_u_t_y_c_y_c_l_e.html#gaef023a2e538e7f3608dd387b7099997a">LL_I2C_DUTYCYCLE_16_9</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a></td></tr>
<tr class="memitem:gaf644831b3458137d43174cb06b8caef9" id="r_gaf644831b3458137d43174cb06b8caef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d83/group___i2_c___l_l___e_c___c_l_o_c_k___s_p_e_e_d___m_o_d_e.html#gaf644831b3458137d43174cb06b8caef9">LL_I2C_CLOCK_SPEED_STANDARD_MODE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga3579cc6a5e4e40256a16fb14409b2f7b" id="r_ga3579cc6a5e4e40256a16fb14409b2f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d83/group___i2_c___l_l___e_c___c_l_o_c_k___s_p_e_e_d___m_o_d_e.html#ga3579cc6a5e4e40256a16fb14409b2f7b">LL_I2C_CLOCK_SPEED_FAST_MODE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</a></td></tr>
<tr class="memitem:ga6799d1407dc379d9db4086188d52ecec" id="r_ga6799d1407dc379d9db4086188d52ecec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db0/group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e.html#ga6799d1407dc379d9db4086188d52ecec">LL_I2C_MODE_I2C</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:gac942c06816d9d9c18e46bd567fad9bb8" id="r_gac942c06816d9d9c18e46bd567fad9bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db0/group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e.html#gac942c06816d9d9c18e46bd567fad9bb8">LL_I2C_MODE_SMBUS_HOST</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a> | <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a> | <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>)</td></tr>
<tr class="memitem:gade62f3b77d4c0e2999bc3a7ddc48b21f" id="r_gade62f3b77d4c0e2999bc3a7ddc48b21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db0/group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e.html#gade62f3b77d4c0e2999bc3a7ddc48b21f">LL_I2C_MODE_SMBUS_DEVICE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a></td></tr>
<tr class="memitem:gace4dc7d9d88f1afc1b88637e3b71fc57" id="r_gace4dc7d9d88f1afc1b88637e3b71fc57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db0/group___i2_c___l_l___e_c___p_e_r_i_p_h_e_r_a_l___m_o_d_e.html#gace4dc7d9d88f1afc1b88637e3b71fc57">LL_I2C_MODE_SMBUS_DEVICE_ARP</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a> | <a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>)</td></tr>
<tr class="memitem:ga25c958493ed8a59d94a2d1c551e327b3" id="r_ga25c958493ed8a59d94a2d1c551e327b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dd5/group___i2_c___l_l___e_c___i2_c___a_c_k_n_o_w_l_e_d_g_e.html#ga25c958493ed8a59d94a2d1c551e327b3">LL_I2C_ACK</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a></td></tr>
<tr class="memitem:ga3143a9ba21c4dfda59ee6033bdd4f0e9" id="r_ga3143a9ba21c4dfda59ee6033bdd4f0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dd5/group___i2_c___l_l___e_c___i2_c___a_c_k_n_o_w_l_e_d_g_e.html#ga3143a9ba21c4dfda59ee6033bdd4f0e9">LL_I2C_NACK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga13b8b7e7c63899dfee28093f783ef7ea" id="r_ga13b8b7e7c63899dfee28093f783ef7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d93/group___i2_c___l_l___e_c___d_i_r_e_c_t_i_o_n.html#ga13b8b7e7c63899dfee28093f783ef7ea">LL_I2C_DIRECTION_WRITE</a>&#160;&#160;&#160;<a class="el" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a></td></tr>
<tr class="memitem:gabcce2b86c66c3af0c3aaf41bd01c709b" id="r_gabcce2b86c66c3af0c3aaf41bd01c709b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d93/group___i2_c___l_l___e_c___d_i_r_e_c_t_i_o_n.html#gabcce2b86c66c3af0c3aaf41bd01c709b">LL_I2C_DIRECTION_READ</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga580a3c4961ea2ed6b777ada5b6f549b3" id="r_ga580a3c4961ea2ed6b777ada5b6f549b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dae/group___i2_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga580a3c4961ea2ed6b777ada5b6f549b3">LL_I2C_WriteReg</a>(__INSTANCE__,  __REG__,  __VALUE__)</td></tr>
<tr class="memdesc:ga580a3c4961ea2ed6b777ada5b6f549b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in I2C register.  <br /></td></tr>
<tr class="memitem:gac688bfa1e8a7e1ea22e380fa7a219373" id="r_gac688bfa1e8a7e1ea22e380fa7a219373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dae/group___i2_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gac688bfa1e8a7e1ea22e380fa7a219373">LL_I2C_ReadReg</a>(__INSTANCE__,  __REG__)</td></tr>
<tr class="memdesc:gac688bfa1e8a7e1ea22e380fa7a219373"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in I2C register.  <br /></td></tr>
<tr class="memitem:gad071134e1b8c2d8f4a3c7a0e22119e01" id="r_gad071134e1b8c2d8f4a3c7a0e22119e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d88/group___i2_c___l_l___e_m___exported___macros___helper.html#gad071134e1b8c2d8f4a3c7a0e22119e01">__LL_I2C_FREQ_HZ_TO_MHZ</a>(__PCLK__)</td></tr>
<tr class="memdesc:gad071134e1b8c2d8f4a3c7a0e22119e01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert Peripheral Clock Frequency in Mhz.  <br /></td></tr>
<tr class="memitem:ga9dcac320f2c5915813d8cc25bab90b4c" id="r_ga9dcac320f2c5915813d8cc25bab90b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d88/group___i2_c___l_l___e_m___exported___macros___helper.html#ga9dcac320f2c5915813d8cc25bab90b4c">__LL_I2C_FREQ_MHZ_TO_HZ</a>(__PCLK__)</td></tr>
<tr class="memdesc:ga9dcac320f2c5915813d8cc25bab90b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert Peripheral Clock Frequency in Hz.  <br /></td></tr>
<tr class="memitem:gaf27c31a58fe8d160b31df4bc204c3dff" id="r_gaf27c31a58fe8d160b31df4bc204c3dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d88/group___i2_c___l_l___e_m___exported___macros___helper.html#gaf27c31a58fe8d160b31df4bc204c3dff">__LL_I2C_RISE_TIME</a>(__FREQRANGE__,  __SPEED__)</td></tr>
<tr class="memdesc:gaf27c31a58fe8d160b31df4bc204c3dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute I2C Clock rising time.  <br /></td></tr>
<tr class="memitem:ga883a8e21fd9bba9f57a546359f2061bd" id="r_ga883a8e21fd9bba9f57a546359f2061bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d88/group___i2_c___l_l___e_m___exported___macros___helper.html#ga883a8e21fd9bba9f57a546359f2061bd">__LL_I2C_SPEED_TO_CCR</a>(__PCLK__,  __SPEED__,  __DUTYCYCLE__)</td></tr>
<tr class="memdesc:ga883a8e21fd9bba9f57a546359f2061bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute Speed clock range to a Clock Control Register (I2C_CCR_CCR) value.  <br /></td></tr>
<tr class="memitem:ga5665e4f2a57a0373abb1007fcbfd85cb" id="r_ga5665e4f2a57a0373abb1007fcbfd85cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d88/group___i2_c___l_l___e_m___exported___macros___helper.html#ga5665e4f2a57a0373abb1007fcbfd85cb">__LL_I2C_SPEED_STANDARD_TO_CCR</a>(__PCLK__,  __SPEED__)</td></tr>
<tr class="memdesc:ga5665e4f2a57a0373abb1007fcbfd85cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute Speed Standard clock range to a Clock Control Register (I2C_CCR_CCR) value.  <br /></td></tr>
<tr class="memitem:gac63dad5d7c229ec43eb5c8e1cf2821af" id="r_gac63dad5d7c229ec43eb5c8e1cf2821af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d88/group___i2_c___l_l___e_m___exported___macros___helper.html#gac63dad5d7c229ec43eb5c8e1cf2821af">__LL_I2C_SPEED_FAST_TO_CCR</a>(__PCLK__,  __SPEED__,  __DUTYCYCLE__)</td></tr>
<tr class="memdesc:gac63dad5d7c229ec43eb5c8e1cf2821af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute Speed Fast clock range to a Clock Control Register (I2C_CCR_CCR) value.  <br /></td></tr>
<tr class="memitem:ga630da736ba7165e3f8ce00058d67465b" id="r_ga630da736ba7165e3f8ce00058d67465b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d88/group___i2_c___l_l___e_m___exported___macros___helper.html#ga630da736ba7165e3f8ce00058d67465b">__LL_I2C_10BIT_ADDRESS</a>(__ADDRESS__)</td></tr>
<tr class="memdesc:ga630da736ba7165e3f8ce00058d67465b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Least significant bits of a 10-Bits address.  <br /></td></tr>
<tr class="memitem:ga6d2d4407a1affe4b4536d993d6316921" id="r_ga6d2d4407a1affe4b4536d993d6316921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d88/group___i2_c___l_l___e_m___exported___macros___helper.html#ga6d2d4407a1affe4b4536d993d6316921">__LL_I2C_10BIT_HEADER_WRITE</a>(__ADDRESS__)</td></tr>
<tr class="memdesc:ga6d2d4407a1affe4b4536d993d6316921"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a 10-Bits address to a 10-Bits header with Write direction.  <br /></td></tr>
<tr class="memitem:ga39c1bfe2ae81b8beff9179fb3dda9dcd" id="r_ga39c1bfe2ae81b8beff9179fb3dda9dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d88/group___i2_c___l_l___e_m___exported___macros___helper.html#ga39c1bfe2ae81b8beff9179fb3dda9dcd">__LL_I2C_10BIT_HEADER_READ</a>(__ADDRESS__)</td></tr>
<tr class="memdesc:ga39c1bfe2ae81b8beff9179fb3dda9dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a 10-Bits address to a 10-Bits header with Read direction.  <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-func-members" class="groupheader"><a id="func-members" name="func-members"></a>
Funciones</h2></td></tr>
<tr class="memitem:ga78ac1dda0c0e04eb30a13cc832a6ded7" id="r_ga78ac1dda0c0e04eb30a13cc832a6ded7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga78ac1dda0c0e04eb30a13cc832a6ded7">LL_I2C_Enable</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga78ac1dda0c0e04eb30a13cc832a6ded7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2C peripheral (PE = 1). @rmtoll CR1 PE LL_I2C_Enable.  <br /></td></tr>
<tr class="memitem:ga218b512af0f025d16ab71d74d63749ad" id="r_ga218b512af0f025d16ab71d74d63749ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga218b512af0f025d16ab71d74d63749ad">LL_I2C_Disable</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga218b512af0f025d16ab71d74d63749ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2C peripheral (PE = 0). @rmtoll CR1 PE LL_I2C_Disable.  <br /></td></tr>
<tr class="memitem:ga7fe069180fb3a9333d4d5c1fc259e953" id="r_ga7fe069180fb3a9333d4d5c1fc259e953"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga7fe069180fb3a9333d4d5c1fc259e953">LL_I2C_IsEnabled</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga7fe069180fb3a9333d4d5c1fc259e953"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the I2C peripheral is enabled or disabled. @rmtoll CR1 PE LL_I2C_IsEnabled.  <br /></td></tr>
<tr class="memitem:gaa4963e2181de0b265180802dd421b7d3" id="r_gaa4963e2181de0b265180802dd421b7d3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gaa4963e2181de0b265180802dd421b7d3">LL_I2C_EnableDMAReq_TX</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gaa4963e2181de0b265180802dd421b7d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA transmission requests. @rmtoll CR2 DMAEN LL_I2C_EnableDMAReq_TX.  <br /></td></tr>
<tr class="memitem:ga00d10291881eb457ed4ad07d17a5da4f" id="r_ga00d10291881eb457ed4ad07d17a5da4f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga00d10291881eb457ed4ad07d17a5da4f">LL_I2C_DisableDMAReq_TX</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga00d10291881eb457ed4ad07d17a5da4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA transmission requests. @rmtoll CR2 DMAEN LL_I2C_DisableDMAReq_TX.  <br /></td></tr>
<tr class="memitem:gad2f3f7c8e61623d46faae20c43d3ccf8" id="r_gad2f3f7c8e61623d46faae20c43d3ccf8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gad2f3f7c8e61623d46faae20c43d3ccf8">LL_I2C_IsEnabledDMAReq_TX</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gad2f3f7c8e61623d46faae20c43d3ccf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA transmission requests are enabled or disabled. @rmtoll CR2 DMAEN LL_I2C_IsEnabledDMAReq_TX.  <br /></td></tr>
<tr class="memitem:ga079521afe06718f5f8589efa12883c42" id="r_ga079521afe06718f5f8589efa12883c42"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga079521afe06718f5f8589efa12883c42">LL_I2C_EnableDMAReq_RX</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga079521afe06718f5f8589efa12883c42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA reception requests. @rmtoll CR2 DMAEN LL_I2C_EnableDMAReq_RX.  <br /></td></tr>
<tr class="memitem:ga8fe3d1cb8bacd9999454ee34cb6572ee" id="r_ga8fe3d1cb8bacd9999454ee34cb6572ee"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga8fe3d1cb8bacd9999454ee34cb6572ee">LL_I2C_DisableDMAReq_RX</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga8fe3d1cb8bacd9999454ee34cb6572ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA reception requests. @rmtoll CR2 DMAEN LL_I2C_DisableDMAReq_RX.  <br /></td></tr>
<tr class="memitem:ga0182f0b25fc8f4dead000ea1f30452f6" id="r_ga0182f0b25fc8f4dead000ea1f30452f6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga0182f0b25fc8f4dead000ea1f30452f6">LL_I2C_IsEnabledDMAReq_RX</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga0182f0b25fc8f4dead000ea1f30452f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA reception requests are enabled or disabled. @rmtoll CR2 DMAEN LL_I2C_IsEnabledDMAReq_RX.  <br /></td></tr>
<tr class="memitem:gad5aec452205398076d8f3ffb8a7d9ccf" id="r_gad5aec452205398076d8f3ffb8a7d9ccf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gad5aec452205398076d8f3ffb8a7d9ccf">LL_I2C_DMA_GetRegAddr</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gad5aec452205398076d8f3ffb8a7d9ccf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the data register address used for DMA transfer. @rmtoll DR DR LL_I2C_DMA_GetRegAddr.  <br /></td></tr>
<tr class="memitem:gab00e40dce5a5936e225e371e9a9fd6c1" id="r_gab00e40dce5a5936e225e371e9a9fd6c1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gab00e40dce5a5936e225e371e9a9fd6c1">LL_I2C_EnableClockStretching</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gab00e40dce5a5936e225e371e9a9fd6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Clock stretching.  <br /></td></tr>
<tr class="memitem:ga7f2f3932ba083a2fd110e820bb102b6e" id="r_ga7f2f3932ba083a2fd110e820bb102b6e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga7f2f3932ba083a2fd110e820bb102b6e">LL_I2C_DisableClockStretching</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga7f2f3932ba083a2fd110e820bb102b6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Clock stretching.  <br /></td></tr>
<tr class="memitem:gaec37df2e4e2e9dccf6909c0102eefbb0" id="r_gaec37df2e4e2e9dccf6909c0102eefbb0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gaec37df2e4e2e9dccf6909c0102eefbb0">LL_I2C_IsEnabledClockStretching</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gaec37df2e4e2e9dccf6909c0102eefbb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Clock stretching is enabled or disabled. @rmtoll CR1 NOSTRETCH LL_I2C_IsEnabledClockStretching.  <br /></td></tr>
<tr class="memitem:ga41300183f289e062fc1c0a24d02d990b" id="r_ga41300183f289e062fc1c0a24d02d990b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga41300183f289e062fc1c0a24d02d990b">LL_I2C_EnableGeneralCall</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga41300183f289e062fc1c0a24d02d990b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable General Call.  <br /></td></tr>
<tr class="memitem:ga6c9c49ed087b4ab9279d11aa44d1e3b1" id="r_ga6c9c49ed087b4ab9279d11aa44d1e3b1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga6c9c49ed087b4ab9279d11aa44d1e3b1">LL_I2C_DisableGeneralCall</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga6c9c49ed087b4ab9279d11aa44d1e3b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable General Call.  <br /></td></tr>
<tr class="memitem:ga16e684c29d7ee5f5aa96282e000a42ce" id="r_ga16e684c29d7ee5f5aa96282e000a42ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga16e684c29d7ee5f5aa96282e000a42ce">LL_I2C_IsEnabledGeneralCall</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga16e684c29d7ee5f5aa96282e000a42ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if General Call is enabled or disabled. @rmtoll CR1 ENGC LL_I2C_IsEnabledGeneralCall.  <br /></td></tr>
<tr class="memitem:gad7675e676d88ea828eb6faf86199db63" id="r_gad7675e676d88ea828eb6faf86199db63"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gad7675e676d88ea828eb6faf86199db63">LL_I2C_SetOwnAddress1</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)</td></tr>
<tr class="memdesc:gad7675e676d88ea828eb6faf86199db63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Own Address1. @rmtoll OAR1 ADD0 LL_I2C_SetOwnAddress1<br  />
 OAR1 ADD1_7 LL_I2C_SetOwnAddress1<br  />
 OAR1 ADD8_9 LL_I2C_SetOwnAddress1<br  />
 OAR1 ADDMODE LL_I2C_SetOwnAddress1.  <br /></td></tr>
<tr class="memitem:ga1c77670f8a11d3a55a5e4a70906f12e7" id="r_ga1c77670f8a11d3a55a5e4a70906f12e7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga1c77670f8a11d3a55a5e4a70906f12e7">LL_I2C_SetOwnAddress2</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx, uint32_t OwnAddress2)</td></tr>
<tr class="memdesc:ga1c77670f8a11d3a55a5e4a70906f12e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the 7bits Own Address2.  <br /></td></tr>
<tr class="memitem:ga1291cc39c3fce749c747dd96302708fb" id="r_ga1291cc39c3fce749c747dd96302708fb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga1291cc39c3fce749c747dd96302708fb">LL_I2C_EnableOwnAddress2</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga1291cc39c3fce749c747dd96302708fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable acknowledge on Own Address2 match address. @rmtoll OAR2 ENDUAL LL_I2C_EnableOwnAddress2.  <br /></td></tr>
<tr class="memitem:ga38d7e673dcb6df39a42e48aa0abf62c0" id="r_ga38d7e673dcb6df39a42e48aa0abf62c0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga38d7e673dcb6df39a42e48aa0abf62c0">LL_I2C_DisableOwnAddress2</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga38d7e673dcb6df39a42e48aa0abf62c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable acknowledge on Own Address2 match address. @rmtoll OAR2 ENDUAL LL_I2C_DisableOwnAddress2.  <br /></td></tr>
<tr class="memitem:ga795d291e6d0c29935a113b67be2771d1" id="r_ga795d291e6d0c29935a113b67be2771d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga795d291e6d0c29935a113b67be2771d1">LL_I2C_IsEnabledOwnAddress2</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga795d291e6d0c29935a113b67be2771d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Own Address1 acknowledge is enabled or disabled. @rmtoll OAR2 ENDUAL LL_I2C_IsEnabledOwnAddress2.  <br /></td></tr>
<tr class="memitem:gadd325fd30a11b658825d870900526e79" id="r_gadd325fd30a11b658825d870900526e79"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gadd325fd30a11b658825d870900526e79">LL_I2C_SetPeriphClock</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx, uint32_t PeriphClock)</td></tr>
<tr class="memdesc:gadd325fd30a11b658825d870900526e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the Peripheral clock frequency. @rmtoll CR2 FREQ LL_I2C_SetPeriphClock.  <br /></td></tr>
<tr class="memitem:gac34c95d18d5ea7bec4a27c17084ca882" id="r_gac34c95d18d5ea7bec4a27c17084ca882"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gac34c95d18d5ea7bec4a27c17084ca882">LL_I2C_GetPeriphClock</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gac34c95d18d5ea7bec4a27c17084ca882"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Peripheral clock frequency. @rmtoll CR2 FREQ LL_I2C_GetPeriphClock.  <br /></td></tr>
<tr class="memitem:ga726f040841e017e3a3931744e61b3027" id="r_ga726f040841e017e3a3931744e61b3027"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga726f040841e017e3a3931744e61b3027">LL_I2C_SetDutyCycle</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx, uint32_t DutyCycle)</td></tr>
<tr class="memdesc:ga726f040841e017e3a3931744e61b3027"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the Duty cycle (Fast mode only). @rmtoll CCR DUTY LL_I2C_SetDutyCycle.  <br /></td></tr>
<tr class="memitem:ga0a960c21e8a67da30f6b1dafa78e412d" id="r_ga0a960c21e8a67da30f6b1dafa78e412d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga0a960c21e8a67da30f6b1dafa78e412d">LL_I2C_GetDutyCycle</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga0a960c21e8a67da30f6b1dafa78e412d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Duty cycle (Fast mode only). @rmtoll CCR DUTY LL_I2C_GetDutyCycle.  <br /></td></tr>
<tr class="memitem:gab3eeaa856cbb3989751a80e307ca830f" id="r_gab3eeaa856cbb3989751a80e307ca830f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gab3eeaa856cbb3989751a80e307ca830f">LL_I2C_SetClockSpeedMode</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx, uint32_t ClockSpeedMode)</td></tr>
<tr class="memdesc:gab3eeaa856cbb3989751a80e307ca830f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the I2C master clock speed mode. @rmtoll CCR FS LL_I2C_SetClockSpeedMode.  <br /></td></tr>
<tr class="memitem:gaec42a61b59c5e22037dacfd5e8e79b15" id="r_gaec42a61b59c5e22037dacfd5e8e79b15"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gaec42a61b59c5e22037dacfd5e8e79b15">LL_I2C_GetClockSpeedMode</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gaec42a61b59c5e22037dacfd5e8e79b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the I2C master speed mode. @rmtoll CCR FS LL_I2C_GetClockSpeedMode.  <br /></td></tr>
<tr class="memitem:gac7ca4cbd0d731c453e42902f62cb28ea" id="r_gac7ca4cbd0d731c453e42902f62cb28ea"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gac7ca4cbd0d731c453e42902f62cb28ea">LL_I2C_SetRiseTime</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx, uint32_t RiseTime)</td></tr>
<tr class="memdesc:gac7ca4cbd0d731c453e42902f62cb28ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the SCL, SDA rising time.  <br /></td></tr>
<tr class="memitem:ga988d16c7d0de038193b4f1e6d2daf21b" id="r_ga988d16c7d0de038193b4f1e6d2daf21b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga988d16c7d0de038193b4f1e6d2daf21b">LL_I2C_GetRiseTime</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga988d16c7d0de038193b4f1e6d2daf21b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SCL, SDA rising time. @rmtoll TRISE TRISE LL_I2C_GetRiseTime.  <br /></td></tr>
<tr class="memitem:gadfea5081cf9719dfd21575e6550d313c" id="r_gadfea5081cf9719dfd21575e6550d313c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gadfea5081cf9719dfd21575e6550d313c">LL_I2C_SetClockPeriod</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx, uint32_t ClockPeriod)</td></tr>
<tr class="memdesc:gadfea5081cf9719dfd21575e6550d313c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the SCL high and low period.  <br /></td></tr>
<tr class="memitem:gac6f0e2bd17a7995dfd6c136e9d0946aa" id="r_gac6f0e2bd17a7995dfd6c136e9d0946aa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gac6f0e2bd17a7995dfd6c136e9d0946aa">LL_I2C_GetClockPeriod</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gac6f0e2bd17a7995dfd6c136e9d0946aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SCL high and low period. @rmtoll CCR CCR LL_I2C_GetClockPeriod.  <br /></td></tr>
<tr class="memitem:ga4f09e760554902e8595287ce8e988bc3" id="r_ga4f09e760554902e8595287ce8e988bc3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga4f09e760554902e8595287ce8e988bc3">LL_I2C_ConfigSpeed</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx, uint32_t PeriphClock, uint32_t ClockSpeed, uint32_t DutyCycle)</td></tr>
<tr class="memdesc:ga4f09e760554902e8595287ce8e988bc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the SCL speed.  <br /></td></tr>
<tr class="memitem:gaa74f457cd020fb8846058015ddd62d2a" id="r_gaa74f457cd020fb8846058015ddd62d2a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gaa74f457cd020fb8846058015ddd62d2a">LL_I2C_SetMode</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx, uint32_t PeripheralMode)</td></tr>
<tr class="memdesc:gaa74f457cd020fb8846058015ddd62d2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure peripheral mode.  <br /></td></tr>
<tr class="memitem:ga0c93341c5c5a6f863e4b6134e575b7f8" id="r_ga0c93341c5c5a6f863e4b6134e575b7f8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga0c93341c5c5a6f863e4b6134e575b7f8">LL_I2C_GetMode</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga0c93341c5c5a6f863e4b6134e575b7f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get peripheral mode.  <br /></td></tr>
<tr class="memitem:gada5922d5cc32a3f452d5e22c854aeeb0" id="r_gada5922d5cc32a3f452d5e22c854aeeb0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gada5922d5cc32a3f452d5e22c854aeeb0">LL_I2C_EnableSMBusAlert</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gada5922d5cc32a3f452d5e22c854aeeb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SMBus alert (Host or Device mode)  <br /></td></tr>
<tr class="memitem:ga5850fcb9e1cd5e97fa4bd1ba877cb52c" id="r_ga5850fcb9e1cd5e97fa4bd1ba877cb52c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga5850fcb9e1cd5e97fa4bd1ba877cb52c">LL_I2C_DisableSMBusAlert</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga5850fcb9e1cd5e97fa4bd1ba877cb52c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SMBus alert (Host or Device mode)  <br /></td></tr>
<tr class="memitem:gaa2a66a419d62276a78e78933a8e4ed92" id="r_gaa2a66a419d62276a78e78933a8e4ed92"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gaa2a66a419d62276a78e78933a8e4ed92">LL_I2C_IsEnabledSMBusAlert</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gaa2a66a419d62276a78e78933a8e4ed92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if SMBus alert (Host or Device mode) is enabled or disabled.  <br /></td></tr>
<tr class="memitem:ga60b909567774c40b3885b0b121539d40" id="r_ga60b909567774c40b3885b0b121539d40"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga60b909567774c40b3885b0b121539d40">LL_I2C_EnableSMBusPEC</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga60b909567774c40b3885b0b121539d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SMBus Packet Error Calculation (PEC).  <br /></td></tr>
<tr class="memitem:ga5e753a0bd39c99c3748a66026ad0121e" id="r_ga5e753a0bd39c99c3748a66026ad0121e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#ga5e753a0bd39c99c3748a66026ad0121e">LL_I2C_DisableSMBusPEC</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga5e753a0bd39c99c3748a66026ad0121e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SMBus Packet Error Calculation (PEC).  <br /></td></tr>
<tr class="memitem:gad877683772655c4c57b16a326f27eaa2" id="r_gad877683772655c4c57b16a326f27eaa2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d25/group___i2_c___l_l___e_f___configuration.html#gad877683772655c4c57b16a326f27eaa2">LL_I2C_IsEnabledSMBusPEC</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gad877683772655c4c57b16a326f27eaa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if SMBus Packet Error Calculation (PEC) is enabled or disabled.  <br /></td></tr>
<tr class="memitem:ga6c5c75bb1803fff51847355d5b4d7410" id="r_ga6c5c75bb1803fff51847355d5b4d7410"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#ga6c5c75bb1803fff51847355d5b4d7410">LL_I2C_EnableIT_TX</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga6c5c75bb1803fff51847355d5b4d7410"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable TXE interrupt. @rmtoll CR2 ITEVTEN LL_I2C_EnableIT_TX<br  />
 CR2 ITBUFEN LL_I2C_EnableIT_TX.  <br /></td></tr>
<tr class="memitem:ga875ad02a029b17ba1ff49e7608cc5828" id="r_ga875ad02a029b17ba1ff49e7608cc5828"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#ga875ad02a029b17ba1ff49e7608cc5828">LL_I2C_DisableIT_TX</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga875ad02a029b17ba1ff49e7608cc5828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TXE interrupt. @rmtoll CR2 ITEVTEN LL_I2C_DisableIT_TX<br  />
 CR2 ITBUFEN LL_I2C_DisableIT_TX.  <br /></td></tr>
<tr class="memitem:ga1f71e9ed0f7a15437e7a330c3b6f01e9" id="r_ga1f71e9ed0f7a15437e7a330c3b6f01e9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#ga1f71e9ed0f7a15437e7a330c3b6f01e9">LL_I2C_IsEnabledIT_TX</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga1f71e9ed0f7a15437e7a330c3b6f01e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the TXE Interrupt is enabled or disabled. @rmtoll CR2 ITEVTEN LL_I2C_IsEnabledIT_TX<br  />
 CR2 ITBUFEN LL_I2C_IsEnabledIT_TX.  <br /></td></tr>
<tr class="memitem:ga81fd12085a6737c811d569c0cfdff5ed" id="r_ga81fd12085a6737c811d569c0cfdff5ed"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#ga81fd12085a6737c811d569c0cfdff5ed">LL_I2C_EnableIT_RX</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga81fd12085a6737c811d569c0cfdff5ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RXNE interrupt. @rmtoll CR2 ITEVTEN LL_I2C_EnableIT_RX<br  />
 CR2 ITBUFEN LL_I2C_EnableIT_RX.  <br /></td></tr>
<tr class="memitem:gadbeba4be7327c073d88bea731f354502" id="r_gadbeba4be7327c073d88bea731f354502"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#gadbeba4be7327c073d88bea731f354502">LL_I2C_DisableIT_RX</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gadbeba4be7327c073d88bea731f354502"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RXNE interrupt. @rmtoll CR2 ITEVTEN LL_I2C_DisableIT_RX<br  />
 CR2 ITBUFEN LL_I2C_DisableIT_RX.  <br /></td></tr>
<tr class="memitem:ga435d4da8be726e641cfa294b4830a7a3" id="r_ga435d4da8be726e641cfa294b4830a7a3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#ga435d4da8be726e641cfa294b4830a7a3">LL_I2C_IsEnabledIT_RX</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga435d4da8be726e641cfa294b4830a7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the RXNE Interrupt is enabled or disabled. @rmtoll CR2 ITEVTEN LL_I2C_IsEnabledIT_RX<br  />
 CR2 ITBUFEN LL_I2C_IsEnabledIT_RX.  <br /></td></tr>
<tr class="memitem:gafdd48bb2e407753ca58d45daf4727a6c" id="r_gafdd48bb2e407753ca58d45daf4727a6c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#gafdd48bb2e407753ca58d45daf4727a6c">LL_I2C_EnableIT_EVT</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gafdd48bb2e407753ca58d45daf4727a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Events interrupts.  <br /></td></tr>
<tr class="memitem:ga85ebba78f1f78f3bbb0e166a93f02342" id="r_ga85ebba78f1f78f3bbb0e166a93f02342"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#ga85ebba78f1f78f3bbb0e166a93f02342">LL_I2C_DisableIT_EVT</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga85ebba78f1f78f3bbb0e166a93f02342"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Events interrupts.  <br /></td></tr>
<tr class="memitem:gacf9dd9556809d120c8d10d8f68f691c1" id="r_gacf9dd9556809d120c8d10d8f68f691c1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#gacf9dd9556809d120c8d10d8f68f691c1">LL_I2C_IsEnabledIT_EVT</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gacf9dd9556809d120c8d10d8f68f691c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Events interrupts are enabled or disabled. @rmtoll CR2 ITEVTEN LL_I2C_IsEnabledIT_EVT.  <br /></td></tr>
<tr class="memitem:ga2ccbc408ba76c95742e132f21f35acfc" id="r_ga2ccbc408ba76c95742e132f21f35acfc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#ga2ccbc408ba76c95742e132f21f35acfc">LL_I2C_EnableIT_BUF</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga2ccbc408ba76c95742e132f21f35acfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Buffer interrupts.  <br /></td></tr>
<tr class="memitem:ga33401bf22e601e2e8d40fd7485ff80e6" id="r_ga33401bf22e601e2e8d40fd7485ff80e6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#ga33401bf22e601e2e8d40fd7485ff80e6">LL_I2C_DisableIT_BUF</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga33401bf22e601e2e8d40fd7485ff80e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Buffer interrupts.  <br /></td></tr>
<tr class="memitem:ga937c2754654e5539c0fdd473038ed2da" id="r_ga937c2754654e5539c0fdd473038ed2da"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#ga937c2754654e5539c0fdd473038ed2da">LL_I2C_IsEnabledIT_BUF</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga937c2754654e5539c0fdd473038ed2da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Buffer interrupts are enabled or disabled. @rmtoll CR2 ITBUFEN LL_I2C_IsEnabledIT_BUF.  <br /></td></tr>
<tr class="memitem:gae33dcf5992582783f15357c3d1056f45" id="r_gae33dcf5992582783f15357c3d1056f45"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#gae33dcf5992582783f15357c3d1056f45">LL_I2C_EnableIT_ERR</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gae33dcf5992582783f15357c3d1056f45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Error interrupts.  <br /></td></tr>
<tr class="memitem:ga022a0d8037d138a2ccd0ba31a2b87e0b" id="r_ga022a0d8037d138a2ccd0ba31a2b87e0b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#ga022a0d8037d138a2ccd0ba31a2b87e0b">LL_I2C_DisableIT_ERR</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga022a0d8037d138a2ccd0ba31a2b87e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Error interrupts.  <br /></td></tr>
<tr class="memitem:gaa6cc078a8606ed4231e62e3a929fd944" id="r_gaa6cc078a8606ed4231e62e3a929fd944"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4d/group___i2_c___l_l___e_f___i_t___management.html#gaa6cc078a8606ed4231e62e3a929fd944">LL_I2C_IsEnabledIT_ERR</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gaa6cc078a8606ed4231e62e3a929fd944"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Error interrupts are enabled or disabled. @rmtoll CR2 ITERREN LL_I2C_IsEnabledIT_ERR.  <br /></td></tr>
<tr class="memitem:ga229d40dc4298602dc77c399c534166a3" id="r_ga229d40dc4298602dc77c399c534166a3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga229d40dc4298602dc77c399c534166a3">LL_I2C_IsActiveFlag_TXE</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga229d40dc4298602dc77c399c534166a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of Transmit data register empty flag.  <br /></td></tr>
<tr class="memitem:gaad55daf96ad698c71d206aced0d94bf7" id="r_gaad55daf96ad698c71d206aced0d94bf7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#gaad55daf96ad698c71d206aced0d94bf7">LL_I2C_IsActiveFlag_BTF</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gaad55daf96ad698c71d206aced0d94bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of Byte Transfer Finished flag. RESET: When Data byte transfer not done. SET: When Data byte transfer succeeded. @rmtoll SR1 BTF LL_I2C_IsActiveFlag_BTF.  <br /></td></tr>
<tr class="memitem:ga9e3fbc162f05362e645ef9065c90156f" id="r_ga9e3fbc162f05362e645ef9065c90156f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga9e3fbc162f05362e645ef9065c90156f">LL_I2C_IsActiveFlag_RXNE</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga9e3fbc162f05362e645ef9065c90156f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of Receive data register not empty flag.  <br /></td></tr>
<tr class="memitem:ga02bdbfdc9a68caf636621ed4902ef62c" id="r_ga02bdbfdc9a68caf636621ed4902ef62c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga02bdbfdc9a68caf636621ed4902ef62c">LL_I2C_IsActiveFlag_SB</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga02bdbfdc9a68caf636621ed4902ef62c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of Start Bit (master mode).  <br /></td></tr>
<tr class="memitem:ga393015c1af4c7ac7b6c7070b44d78218" id="r_ga393015c1af4c7ac7b6c7070b44d78218"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga393015c1af4c7ac7b6c7070b44d78218">LL_I2C_IsActiveFlag_ADDR</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga393015c1af4c7ac7b6c7070b44d78218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of Address sent (master mode) or Address matched flag (slave mode).  <br /></td></tr>
<tr class="memitem:ga5f4ee8c018d3d361ed3abca2b7ca0371" id="r_ga5f4ee8c018d3d361ed3abca2b7ca0371"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga5f4ee8c018d3d361ed3abca2b7ca0371">LL_I2C_IsActiveFlag_ADD10</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga5f4ee8c018d3d361ed3abca2b7ca0371"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of 10-bit header sent (master mode).  <br /></td></tr>
<tr class="memitem:ga779a0c1055fc1cfdb940f7badf8561b9" id="r_ga779a0c1055fc1cfdb940f7badf8561b9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga779a0c1055fc1cfdb940f7badf8561b9">LL_I2C_IsActiveFlag_AF</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga779a0c1055fc1cfdb940f7badf8561b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of Acknowledge failure flag.  <br /></td></tr>
<tr class="memitem:ga0b61b6b4136802c2fe8fef4941c4eb31" id="r_ga0b61b6b4136802c2fe8fef4941c4eb31"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga0b61b6b4136802c2fe8fef4941c4eb31">LL_I2C_IsActiveFlag_STOP</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga0b61b6b4136802c2fe8fef4941c4eb31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of Stop detection flag (slave mode).  <br /></td></tr>
<tr class="memitem:ga31ef73ed230923d26a320c39d8093c9c" id="r_ga31ef73ed230923d26a320c39d8093c9c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga31ef73ed230923d26a320c39d8093c9c">LL_I2C_IsActiveFlag_BERR</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga31ef73ed230923d26a320c39d8093c9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of Bus error flag.  <br /></td></tr>
<tr class="memitem:ga22c4c91757b465891f86bf88fcf9bf24" id="r_ga22c4c91757b465891f86bf88fcf9bf24"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga22c4c91757b465891f86bf88fcf9bf24">LL_I2C_IsActiveFlag_ARLO</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga22c4c91757b465891f86bf88fcf9bf24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of Arbitration lost flag.  <br /></td></tr>
<tr class="memitem:gaa365c84a762d6d89c9bc7bffa7c9cdb3" id="r_gaa365c84a762d6d89c9bc7bffa7c9cdb3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#gaa365c84a762d6d89c9bc7bffa7c9cdb3">LL_I2C_IsActiveFlag_OVR</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gaa365c84a762d6d89c9bc7bffa7c9cdb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of Overrun/Underrun flag.  <br /></td></tr>
<tr class="memitem:ga866ba447c3e3637afbdf33905952b842" id="r_ga866ba447c3e3637afbdf33905952b842"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga866ba447c3e3637afbdf33905952b842">LL_I2C_IsActiveSMBusFlag_PECERR</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga866ba447c3e3637afbdf33905952b842"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of SMBus PEC error flag in reception.  <br /></td></tr>
<tr class="memitem:gaead82b8eee90fa68a81090820da7c027" id="r_gaead82b8eee90fa68a81090820da7c027"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#gaead82b8eee90fa68a81090820da7c027">LL_I2C_IsActiveSMBusFlag_TIMEOUT</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gaead82b8eee90fa68a81090820da7c027"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of SMBus Timeout detection flag.  <br /></td></tr>
<tr class="memitem:ga01d9faa9cce55af47016ac2fb845359c" id="r_ga01d9faa9cce55af47016ac2fb845359c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga01d9faa9cce55af47016ac2fb845359c">LL_I2C_IsActiveSMBusFlag_ALERT</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga01d9faa9cce55af47016ac2fb845359c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of SMBus alert flag.  <br /></td></tr>
<tr class="memitem:ga4f3d5dd696245946287d72e2f7e753a8" id="r_ga4f3d5dd696245946287d72e2f7e753a8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga4f3d5dd696245946287d72e2f7e753a8">LL_I2C_IsActiveFlag_BUSY</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga4f3d5dd696245946287d72e2f7e753a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of Bus Busy flag.  <br /></td></tr>
<tr class="memitem:ga2f119259a2c634087585dc0e2c34ea72" id="r_ga2f119259a2c634087585dc0e2c34ea72"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga2f119259a2c634087585dc0e2c34ea72">LL_I2C_IsActiveFlag_DUAL</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga2f119259a2c634087585dc0e2c34ea72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of Dual flag.  <br /></td></tr>
<tr class="memitem:gaa665a3127711ff705d8fc0fdc3271b74" id="r_gaa665a3127711ff705d8fc0fdc3271b74"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#gaa665a3127711ff705d8fc0fdc3271b74">LL_I2C_IsActiveSMBusFlag_SMBHOST</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gaa665a3127711ff705d8fc0fdc3271b74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of SMBus Host address reception (Slave mode).  <br /></td></tr>
<tr class="memitem:ga5dafabf25cad492bd9297ffeef00931c" id="r_ga5dafabf25cad492bd9297ffeef00931c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga5dafabf25cad492bd9297ffeef00931c">LL_I2C_IsActiveSMBusFlag_SMBDEFAULT</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga5dafabf25cad492bd9297ffeef00931c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of SMBus Device default address reception (Slave mode).  <br /></td></tr>
<tr class="memitem:ga8f3df03ce443d209798f798d24b483c4" id="r_ga8f3df03ce443d209798f798d24b483c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga8f3df03ce443d209798f798d24b483c4">LL_I2C_IsActiveFlag_GENCALL</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga8f3df03ce443d209798f798d24b483c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of General call address reception (Slave mode).  <br /></td></tr>
<tr class="memitem:ga2bd9a19aed8897b8a35fb37979b3a0d6" id="r_ga2bd9a19aed8897b8a35fb37979b3a0d6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga2bd9a19aed8897b8a35fb37979b3a0d6">LL_I2C_IsActiveFlag_MSL</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga2bd9a19aed8897b8a35fb37979b3a0d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the status of Master/Slave flag.  <br /></td></tr>
<tr class="memitem:gad93a2562784d95546c48e726d5f75f2f" id="r_gad93a2562784d95546c48e726d5f75f2f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#gad93a2562784d95546c48e726d5f75f2f">LL_I2C_ClearFlag_ADDR</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gad93a2562784d95546c48e726d5f75f2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Address Matched flag.  <br /></td></tr>
<tr class="memitem:ga9fafb6c17a6a4d97d7b2415fd7d76553" id="r_ga9fafb6c17a6a4d97d7b2415fd7d76553"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga9fafb6c17a6a4d97d7b2415fd7d76553">LL_I2C_ClearFlag_AF</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga9fafb6c17a6a4d97d7b2415fd7d76553"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Acknowledge failure flag. @rmtoll SR1 AF LL_I2C_ClearFlag_AF.  <br /></td></tr>
<tr class="memitem:gacdc9fd799331e8e63695bdfe1fd6e767" id="r_gacdc9fd799331e8e63695bdfe1fd6e767"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#gacdc9fd799331e8e63695bdfe1fd6e767">LL_I2C_ClearFlag_STOP</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gacdc9fd799331e8e63695bdfe1fd6e767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stop detection flag.  <br /></td></tr>
<tr class="memitem:ga54de8e54e194267ef65c7634f517a819" id="r_ga54de8e54e194267ef65c7634f517a819"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga54de8e54e194267ef65c7634f517a819">LL_I2C_ClearFlag_BERR</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga54de8e54e194267ef65c7634f517a819"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Bus error flag. @rmtoll SR1 BERR LL_I2C_ClearFlag_BERR.  <br /></td></tr>
<tr class="memitem:gaaac1db2bcdf8562c00c341fc2ba5d120" id="r_gaaac1db2bcdf8562c00c341fc2ba5d120"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#gaaac1db2bcdf8562c00c341fc2ba5d120">LL_I2C_ClearFlag_ARLO</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gaaac1db2bcdf8562c00c341fc2ba5d120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Arbitration lost flag. @rmtoll SR1 ARLO LL_I2C_ClearFlag_ARLO.  <br /></td></tr>
<tr class="memitem:gae72f96cc80e3ec2183473f5539d26957" id="r_gae72f96cc80e3ec2183473f5539d26957"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#gae72f96cc80e3ec2183473f5539d26957">LL_I2C_ClearFlag_OVR</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gae72f96cc80e3ec2183473f5539d26957"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Overrun/Underrun flag. @rmtoll SR1 OVR LL_I2C_ClearFlag_OVR.  <br /></td></tr>
<tr class="memitem:ga67062fbeb8882e6a801ab9d79f60ea04" id="r_ga67062fbeb8882e6a801ab9d79f60ea04"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga67062fbeb8882e6a801ab9d79f60ea04">LL_I2C_ClearSMBusFlag_PECERR</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga67062fbeb8882e6a801ab9d79f60ea04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear SMBus PEC error flag. @rmtoll SR1 PECERR LL_I2C_ClearSMBusFlag_PECERR.  <br /></td></tr>
<tr class="memitem:ga2d9d675cecff0e07798d5448213e8c1a" id="r_ga2d9d675cecff0e07798d5448213e8c1a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga2d9d675cecff0e07798d5448213e8c1a">LL_I2C_ClearSMBusFlag_TIMEOUT</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga2d9d675cecff0e07798d5448213e8c1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear SMBus Timeout detection flag.  <br /></td></tr>
<tr class="memitem:ga3baa8f6e47c248b3b999351540598aad" id="r_ga3baa8f6e47c248b3b999351540598aad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9f/group___i2_c___l_l___e_f___f_l_a_g__management.html#ga3baa8f6e47c248b3b999351540598aad">LL_I2C_ClearSMBusFlag_ALERT</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga3baa8f6e47c248b3b999351540598aad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear SMBus Alert flag.  <br /></td></tr>
<tr class="memitem:gac24fb1275328978d493b98451a81fe1e" id="r_gac24fb1275328978d493b98451a81fe1e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#gac24fb1275328978d493b98451a81fe1e">LL_I2C_EnableReset</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gac24fb1275328978d493b98451a81fe1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Reset of I2C peripheral. @rmtoll CR1 SWRST LL_I2C_EnableReset.  <br /></td></tr>
<tr class="memitem:gaec804e0ba925e4da924e35633bcdd14f" id="r_gaec804e0ba925e4da924e35633bcdd14f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#gaec804e0ba925e4da924e35633bcdd14f">LL_I2C_DisableReset</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gaec804e0ba925e4da924e35633bcdd14f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Reset of I2C peripheral. @rmtoll CR1 SWRST LL_I2C_DisableReset.  <br /></td></tr>
<tr class="memitem:ga58bb8e732f716bf449b0b95a49e7421c" id="r_ga58bb8e732f716bf449b0b95a49e7421c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#ga58bb8e732f716bf449b0b95a49e7421c">LL_I2C_IsResetEnabled</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga58bb8e732f716bf449b0b95a49e7421c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the I2C peripheral is under reset state or not. @rmtoll CR1 SWRST LL_I2C_IsResetEnabled.  <br /></td></tr>
<tr class="memitem:ga1e0e578274422f439207bf8640db7699" id="r_ga1e0e578274422f439207bf8640db7699"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#ga1e0e578274422f439207bf8640db7699">LL_I2C_AcknowledgeNextData</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx, uint32_t TypeAcknowledge)</td></tr>
<tr class="memdesc:ga1e0e578274422f439207bf8640db7699"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepare the generation of a ACKnowledge or Non ACKnowledge condition after the address receive match code or next received byte.  <br /></td></tr>
<tr class="memitem:ga83e6d7fbef52a87ef221fba3487afe2b" id="r_ga83e6d7fbef52a87ef221fba3487afe2b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#ga83e6d7fbef52a87ef221fba3487afe2b">LL_I2C_GenerateStartCondition</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga83e6d7fbef52a87ef221fba3487afe2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a START or RESTART condition.  <br /></td></tr>
<tr class="memitem:gadf3921856d465ac13d1b89f4127b6a7c" id="r_gadf3921856d465ac13d1b89f4127b6a7c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#gadf3921856d465ac13d1b89f4127b6a7c">LL_I2C_GenerateStopCondition</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gadf3921856d465ac13d1b89f4127b6a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a STOP condition after the current byte transfer (master mode). @rmtoll CR1 STOP LL_I2C_GenerateStopCondition.  <br /></td></tr>
<tr class="memitem:ga4707ac0f5cc6322c3fe561bef44659a4" id="r_ga4707ac0f5cc6322c3fe561bef44659a4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#ga4707ac0f5cc6322c3fe561bef44659a4">LL_I2C_EnableBitPOS</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga4707ac0f5cc6322c3fe561bef44659a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable bit POS (master/host mode).  <br /></td></tr>
<tr class="memitem:ga87e12dc4d102c910e89c58e856ca6871" id="r_ga87e12dc4d102c910e89c58e856ca6871"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#ga87e12dc4d102c910e89c58e856ca6871">LL_I2C_DisableBitPOS</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga87e12dc4d102c910e89c58e856ca6871"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable bit POS (master/host mode).  <br /></td></tr>
<tr class="memitem:ga3e6d7910b4e753a37a10d41dd079fd15" id="r_ga3e6d7910b4e753a37a10d41dd079fd15"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#ga3e6d7910b4e753a37a10d41dd079fd15">LL_I2C_IsEnabledBitPOS</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga3e6d7910b4e753a37a10d41dd079fd15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if bit POS is enabled or disabled. @rmtoll CR1 POS LL_I2C_IsEnabledBitPOS.  <br /></td></tr>
<tr class="memitem:gafaebe16879cc748a5f5d6b282061666d" id="r_gafaebe16879cc748a5f5d6b282061666d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#gafaebe16879cc748a5f5d6b282061666d">LL_I2C_GetTransferDirection</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gafaebe16879cc748a5f5d6b282061666d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the value of transfer direction.  <br /></td></tr>
<tr class="memitem:gab31d5756a0878cee1e2d940a50852b72" id="r_gab31d5756a0878cee1e2d940a50852b72"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#gab31d5756a0878cee1e2d940a50852b72">LL_I2C_EnableLastDMA</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gab31d5756a0878cee1e2d940a50852b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA last transfer.  <br /></td></tr>
<tr class="memitem:gac152eff240d4ab092aed07c56a8df810" id="r_gac152eff240d4ab092aed07c56a8df810"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#gac152eff240d4ab092aed07c56a8df810">LL_I2C_DisableLastDMA</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gac152eff240d4ab092aed07c56a8df810"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA last transfer.  <br /></td></tr>
<tr class="memitem:ga05a0e7cd9c8cba838d4ccef3fc0fbdac" id="r_ga05a0e7cd9c8cba838d4ccef3fc0fbdac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#ga05a0e7cd9c8cba838d4ccef3fc0fbdac">LL_I2C_IsEnabledLastDMA</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga05a0e7cd9c8cba838d4ccef3fc0fbdac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA last transfer is enabled or disabled. @rmtoll CR2 LAST LL_I2C_IsEnabledLastDMA.  <br /></td></tr>
<tr class="memitem:ga01b5301e2f0173a24195d6b2607e2ae8" id="r_ga01b5301e2f0173a24195d6b2607e2ae8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#ga01b5301e2f0173a24195d6b2607e2ae8">LL_I2C_EnableSMBusPECCompare</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga01b5301e2f0173a24195d6b2607e2ae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable transfer or internal comparison of the SMBus Packet Error byte (transmission or reception mode).  <br /></td></tr>
<tr class="memitem:ga83ddebb34169ed30d933aa4610ef062f" id="r_ga83ddebb34169ed30d933aa4610ef062f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#ga83ddebb34169ed30d933aa4610ef062f">LL_I2C_DisableSMBusPECCompare</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga83ddebb34169ed30d933aa4610ef062f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable transfer or internal comparison of the SMBus Packet Error byte (transmission or reception mode).  <br /></td></tr>
<tr class="memitem:ga3c6dbb65435d452a9eae61bd246943c5" id="r_ga3c6dbb65435d452a9eae61bd246943c5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#ga3c6dbb65435d452a9eae61bd246943c5">LL_I2C_IsEnabledSMBusPECCompare</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga3c6dbb65435d452a9eae61bd246943c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the SMBus Packet Error byte transfer or internal comparison is requested or not.  <br /></td></tr>
<tr class="memitem:gaf96bd7242fab2057cc1cfd658a6f7615" id="r_gaf96bd7242fab2057cc1cfd658a6f7615"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#gaf96bd7242fab2057cc1cfd658a6f7615">LL_I2C_GetSMBusPEC</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:gaf96bd7242fab2057cc1cfd658a6f7615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SMBus Packet Error byte calculated.  <br /></td></tr>
<tr class="memitem:ga003d01a59192ddd9765bfc5fd624f50d" id="r_ga003d01a59192ddd9765bfc5fd624f50d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#ga003d01a59192ddd9765bfc5fd624f50d">LL_I2C_ReceiveData8</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx)</td></tr>
<tr class="memdesc:ga003d01a59192ddd9765bfc5fd624f50d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Receive Data register. @rmtoll DR DR LL_I2C_ReceiveData8.  <br /></td></tr>
<tr class="memitem:ga0a834cd3b6d8208ad98d96775c920209" id="r_ga0a834cd3b6d8208ad98d96775c920209"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d2b/group___i2_c___l_l___e_f___data___management.html#ga0a834cd3b6d8208ad98d96775c920209">LL_I2C_TransmitData8</a> (<a class="el" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a> *I2Cx, uint8_t Data)</td></tr>
<tr class="memdesc:ga0a834cd3b6d8208ad98d96775c920209"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write in Transmit Data Register . @rmtoll DR DR LL_I2C_TransmitData8.  <br /></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Descripción detallada</h2>
<div class="textblock"><p>Header file of I2C LL module. </p>
<dl class="section author"><dt>Autor</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Atención</dt><dd></dd></dl>
<p>Copyright (c) 2016 STMicroelectronics. All rights reserved.</p>
<p>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<div id="page-nav" class="page-nav-panel">
<div id="page-nav-resize-handle"></div>
<div id="page-nav-tree">
<div id="page-nav-contents">
</div><!-- page-nav-contents -->
</div><!-- page-nav-tree -->
</div><!-- page-nav -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="../../dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a href="../../dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a href="../../dir_fe70c8ad9f7ab4724b63ce89acbfa189.html">Inc</a></li><li class="navelem"><a href="../../d3/d1a/stm32f4xx__ll__i2c_8h.html">stm32f4xx_ll_i2c.h</a></li>
    <li class="footer">Generado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
