// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Fri Nov 30 12:15:26 2018
// Host        : L3712-13 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sobel_filter_0_0_sim_netlist.v
// Design      : design_1_sobel_filter_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_sobel_filter_0_0,sobel_filter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "sobel_filter,Vivado 2018.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_gmem0:m_axi_gmem1, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [31:0]m_axi_gmem0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [31:0]m_axi_gmem0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [3:0]m_axi_gmem0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) output m_axi_gmem0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) output [31:0]m_axi_gmem0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [31:0]m_axi_gmem0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_gmem0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [31:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [31:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_gmem1_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_gmem0_ARADDR;
  wire [1:0]m_axi_gmem0_ARBURST;
  wire [3:0]m_axi_gmem0_ARCACHE;
  wire [7:0]m_axi_gmem0_ARLEN;
  wire [1:0]m_axi_gmem0_ARLOCK;
  wire [2:0]m_axi_gmem0_ARPROT;
  wire [3:0]m_axi_gmem0_ARQOS;
  wire m_axi_gmem0_ARREADY;
  wire [3:0]m_axi_gmem0_ARREGION;
  wire [2:0]m_axi_gmem0_ARSIZE;
  wire m_axi_gmem0_ARVALID;
  wire [31:0]m_axi_gmem0_AWADDR;
  wire [1:0]m_axi_gmem0_AWBURST;
  wire [3:0]m_axi_gmem0_AWCACHE;
  wire [7:0]m_axi_gmem0_AWLEN;
  wire [1:0]m_axi_gmem0_AWLOCK;
  wire [2:0]m_axi_gmem0_AWPROT;
  wire [3:0]m_axi_gmem0_AWQOS;
  wire m_axi_gmem0_AWREADY;
  wire [3:0]m_axi_gmem0_AWREGION;
  wire [2:0]m_axi_gmem0_AWSIZE;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire [1:0]m_axi_gmem0_BRESP;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [31:0]m_axi_gmem1_ARADDR;
  wire [1:0]m_axi_gmem1_ARBURST;
  wire [3:0]m_axi_gmem1_ARCACHE;
  wire [7:0]m_axi_gmem1_ARLEN;
  wire [1:0]m_axi_gmem1_ARLOCK;
  wire [2:0]m_axi_gmem1_ARPROT;
  wire [3:0]m_axi_gmem1_ARQOS;
  wire m_axi_gmem1_ARREADY;
  wire [3:0]m_axi_gmem1_ARREGION;
  wire [2:0]m_axi_gmem1_ARSIZE;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_AWADDR;
  wire [1:0]m_axi_gmem1_AWBURST;
  wire [3:0]m_axi_gmem1_AWCACHE;
  wire [7:0]m_axi_gmem1_AWLEN;
  wire [1:0]m_axi_gmem1_AWLOCK;
  wire [2:0]m_axi_gmem1_AWPROT;
  wire [3:0]m_axi_gmem1_AWQOS;
  wire m_axi_gmem1_AWREADY;
  wire [3:0]m_axi_gmem1_AWREGION;
  wire [2:0]m_axi_gmem1_AWSIZE;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire [1:0]m_axi_gmem1_BRESP;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_gmem0_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "55'b0000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_pp0_stage1 = "55'b0000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_pp0_stage10 = "55'b0000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_pp0_stage11 = "55'b0000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_pp0_stage12 = "55'b0000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_pp0_stage13 = "55'b0000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_pp0_stage14 = "55'b0000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_pp0_stage15 = "55'b0000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_pp0_stage16 = "55'b0000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_pp0_stage17 = "55'b0000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage18 = "55'b0000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage19 = "55'b0000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "55'b0000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_pp0_stage20 = "55'b0000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage21 = "55'b0000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage22 = "55'b0000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage23 = "55'b0000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage24 = "55'b0000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage3 = "55'b0000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_pp0_stage4 = "55'b0000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_pp0_stage5 = "55'b0000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_pp0_stage6 = "55'b0000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "55'b0000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_pp0_stage8 = "55'b0000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_pp0_stage9 = "55'b0000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_pp1_stage0 = "55'b0000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_pp2_stage0 = "55'b0000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp3_stage0 = "55'b0000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp4_stage0 = "55'b0000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp5_stage0 = "55'b0000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state1 = "55'b0000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state44 = "55'b0000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "55'b0000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "55'b0000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "55'b0000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state50 = "55'b0000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "55'b0000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "55'b0000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "55'b0000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "55'b0000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "55'b0000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "55'b0000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "55'b0000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "55'b0000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "55'b0000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "55'b0000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "55'b0000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state80 = "55'b0000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "55'b0000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "55'b0000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state86 = "55'b0000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state87 = "55'b0001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state88 = "55'b0010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state89 = "55'b0100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state90 = "55'b1000000000000000000000000000000000000000000000000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARBURST(m_axi_gmem0_ARBURST),
        .m_axi_gmem0_ARCACHE(m_axi_gmem0_ARCACHE),
        .m_axi_gmem0_ARID(NLW_inst_m_axi_gmem0_ARID_UNCONNECTED[0]),
        .m_axi_gmem0_ARLEN(m_axi_gmem0_ARLEN),
        .m_axi_gmem0_ARLOCK(m_axi_gmem0_ARLOCK),
        .m_axi_gmem0_ARPROT(m_axi_gmem0_ARPROT),
        .m_axi_gmem0_ARQOS(m_axi_gmem0_ARQOS),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARREGION(m_axi_gmem0_ARREGION),
        .m_axi_gmem0_ARSIZE(m_axi_gmem0_ARSIZE),
        .m_axi_gmem0_ARUSER(NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_AWADDR(m_axi_gmem0_AWADDR),
        .m_axi_gmem0_AWBURST(m_axi_gmem0_AWBURST),
        .m_axi_gmem0_AWCACHE(m_axi_gmem0_AWCACHE),
        .m_axi_gmem0_AWID(NLW_inst_m_axi_gmem0_AWID_UNCONNECTED[0]),
        .m_axi_gmem0_AWLEN(m_axi_gmem0_AWLEN),
        .m_axi_gmem0_AWLOCK(m_axi_gmem0_AWLOCK),
        .m_axi_gmem0_AWPROT(m_axi_gmem0_AWPROT),
        .m_axi_gmem0_AWQOS(m_axi_gmem0_AWQOS),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWREGION(m_axi_gmem0_AWREGION),
        .m_axi_gmem0_AWSIZE(m_axi_gmem0_AWSIZE),
        .m_axi_gmem0_AWUSER(NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BID(1'b0),
        .m_axi_gmem0_BREADY(m_axi_gmem0_BREADY),
        .m_axi_gmem0_BRESP(m_axi_gmem0_BRESP),
        .m_axi_gmem0_BUSER(1'b0),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
        .m_axi_gmem0_RID(1'b0),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RUSER(1'b0),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WDATA(m_axi_gmem0_WDATA),
        .m_axi_gmem0_WID(NLW_inst_m_axi_gmem0_WID_UNCONNECTED[0]),
        .m_axi_gmem0_WLAST(m_axi_gmem0_WLAST),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WSTRB(m_axi_gmem0_WSTRB),
        .m_axi_gmem0_WUSER(NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED[0]),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARBURST(m_axi_gmem1_ARBURST),
        .m_axi_gmem1_ARCACHE(m_axi_gmem1_ARCACHE),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN(m_axi_gmem1_ARLEN),
        .m_axi_gmem1_ARLOCK(m_axi_gmem1_ARLOCK),
        .m_axi_gmem1_ARPROT(m_axi_gmem1_ARPROT),
        .m_axi_gmem1_ARQOS(m_axi_gmem1_ARQOS),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(m_axi_gmem1_ARREGION),
        .m_axi_gmem1_ARSIZE(m_axi_gmem1_ARSIZE),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(m_axi_gmem1_AWADDR),
        .m_axi_gmem1_AWBURST(m_axi_gmem1_AWBURST),
        .m_axi_gmem1_AWCACHE(m_axi_gmem1_AWCACHE),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(m_axi_gmem1_AWLEN),
        .m_axi_gmem1_AWLOCK(m_axi_gmem1_AWLOCK),
        .m_axi_gmem1_AWPROT(m_axi_gmem1_AWPROT),
        .m_axi_gmem1_AWQOS(m_axi_gmem1_AWQOS),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWREGION(m_axi_gmem1_AWREGION),
        .m_axi_gmem1_AWSIZE(m_axi_gmem1_AWSIZE),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BRESP(m_axi_gmem1_BRESP),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_getVal
   (ap_enable_reg_pp0_iter1,
    ap_reg_ioackin_gmem1_WREADY_reg,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[4] ,
    addr0,
    \fullIndex_1_reg_168_reg[12]_0 ,
    \fullIndex_1_reg_168_reg[12]_1 ,
    ap_rst_n_inv,
    grp_getVal_fu_444_ap_start_reg_reg,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter1_reg_0,
    \tmp_1_mid2_reg_1603_reg[0] ,
    \or_cond_mid2_reg_1613_reg[0] ,
    ap_enable_reg_pp0_iter0,
    \exitcond_flatten_reg_1587_reg[0] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ,
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ,
    \tmp_13_cast_reg_1650_reg[12] ,
    \exitcond_flatten_reg_1587_reg[0]_0 ,
    \ap_CS_fsm_reg[11] ,
    \tmp_15_reg_1666_reg[12] ,
    \reg_470_reg[13] ,
    grp_getVal_fu_444_ap_ce);
  output ap_enable_reg_pp0_iter1;
  output ap_reg_ioackin_gmem1_WREADY_reg;
  output \ap_CS_fsm_reg[10] ;
  output \ap_CS_fsm_reg[4] ;
  output [12:0]addr0;
  output \fullIndex_1_reg_168_reg[12]_0 ;
  output \fullIndex_1_reg_168_reg[12]_1 ;
  input ap_rst_n_inv;
  input grp_getVal_fu_444_ap_start_reg_reg;
  input ap_clk;
  input [20:0]Q;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \tmp_1_mid2_reg_1603_reg[0] ;
  input \or_cond_mid2_reg_1613_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input \exitcond_flatten_reg_1587_reg[0] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  input \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  input [12:0]\tmp_13_cast_reg_1650_reg[12] ;
  input \exitcond_flatten_reg_1587_reg[0]_0 ;
  input \ap_CS_fsm_reg[11] ;
  input [12:0]\tmp_15_reg_1666_reg[12] ;
  input [13:0]\reg_470_reg[13] ;
  input grp_getVal_fu_444_ap_ce;

  wire [20:0]Q;
  wire [12:0]addr0;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire ap_rst_n_inv;
  wire \exitcond_flatten_reg_1587_reg[0] ;
  wire \exitcond_flatten_reg_1587_reg[0]_0 ;
  wire [12:8]fullIndex_1_fu_152_p3;
  wire \fullIndex_1_reg_168[11]_i_10_n_6 ;
  wire \fullIndex_1_reg_168[11]_i_11_n_6 ;
  wire \fullIndex_1_reg_168[11]_i_12_n_6 ;
  wire \fullIndex_1_reg_168[11]_i_13_n_6 ;
  wire \fullIndex_1_reg_168[11]_i_14_n_6 ;
  wire \fullIndex_1_reg_168[11]_i_15_n_6 ;
  wire \fullIndex_1_reg_168[11]_i_16_n_6 ;
  wire \fullIndex_1_reg_168[11]_i_17_n_6 ;
  wire \fullIndex_1_reg_168[11]_i_5_n_6 ;
  wire \fullIndex_1_reg_168[11]_i_6_n_6 ;
  wire \fullIndex_1_reg_168[11]_i_7_n_6 ;
  wire \fullIndex_1_reg_168[11]_i_8_n_6 ;
  wire \fullIndex_1_reg_168[11]_i_9_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_12_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_13_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_14_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_15_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_17_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_18_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_19_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_20_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_21_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_22_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_23_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_24_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_25_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_26_n_6 ;
  wire \fullIndex_1_reg_168[12]_i_27_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_10_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_11_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_12_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_13_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_14_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_15_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_16_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_17_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_2_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_3_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_4_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_5_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_6_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_7_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_8_n_6 ;
  wire \fullIndex_1_reg_168[3]_i_9_n_6 ;
  wire \fullIndex_1_reg_168[7]_i_10_n_6 ;
  wire \fullIndex_1_reg_168[7]_i_2_n_6 ;
  wire \fullIndex_1_reg_168[7]_i_3_n_6 ;
  wire \fullIndex_1_reg_168[7]_i_4_n_6 ;
  wire \fullIndex_1_reg_168[7]_i_5_n_6 ;
  wire \fullIndex_1_reg_168[7]_i_6_n_6 ;
  wire \fullIndex_1_reg_168[7]_i_7_n_6 ;
  wire \fullIndex_1_reg_168[7]_i_8_n_6 ;
  wire \fullIndex_1_reg_168[7]_i_9_n_6 ;
  wire \fullIndex_1_reg_168_reg[11]_i_2_n_6 ;
  wire \fullIndex_1_reg_168_reg[11]_i_2_n_7 ;
  wire \fullIndex_1_reg_168_reg[11]_i_2_n_8 ;
  wire \fullIndex_1_reg_168_reg[11]_i_2_n_9 ;
  wire \fullIndex_1_reg_168_reg[11]_i_3_n_6 ;
  wire \fullIndex_1_reg_168_reg[11]_i_3_n_7 ;
  wire \fullIndex_1_reg_168_reg[11]_i_3_n_8 ;
  wire \fullIndex_1_reg_168_reg[11]_i_3_n_9 ;
  wire \fullIndex_1_reg_168_reg[11]_i_4_n_6 ;
  wire \fullIndex_1_reg_168_reg[11]_i_4_n_7 ;
  wire \fullIndex_1_reg_168_reg[11]_i_4_n_8 ;
  wire \fullIndex_1_reg_168_reg[11]_i_4_n_9 ;
  wire \fullIndex_1_reg_168_reg[12]_0 ;
  wire \fullIndex_1_reg_168_reg[12]_1 ;
  wire \fullIndex_1_reg_168_reg[12]_i_6_n_7 ;
  wire \fullIndex_1_reg_168_reg[12]_i_6_n_9 ;
  wire \fullIndex_1_reg_168_reg[12]_i_7_n_6 ;
  wire \fullIndex_1_reg_168_reg[12]_i_7_n_7 ;
  wire \fullIndex_1_reg_168_reg[12]_i_7_n_8 ;
  wire \fullIndex_1_reg_168_reg[12]_i_7_n_9 ;
  wire \fullIndex_1_reg_168_reg[3]_i_1_n_6 ;
  wire \fullIndex_1_reg_168_reg[3]_i_1_n_7 ;
  wire \fullIndex_1_reg_168_reg[3]_i_1_n_8 ;
  wire \fullIndex_1_reg_168_reg[3]_i_1_n_9 ;
  wire \fullIndex_1_reg_168_reg[7]_i_1_n_6 ;
  wire \fullIndex_1_reg_168_reg[7]_i_1_n_7 ;
  wire \fullIndex_1_reg_168_reg[7]_i_1_n_8 ;
  wire \fullIndex_1_reg_168_reg[7]_i_1_n_9 ;
  wire [12:8]fullIndex_2_cast_fu_124_p1;
  wire [12:8]fullIndex_3_fu_134_p2;
  wire [14:9]fullIndex_fu_104_p2;
  wire [7:0]fullIndex_fu_104_p2__0;
  wire [12:0]grp_getVal_fu_444_Y_address0;
  wire grp_getVal_fu_444_ap_ce;
  wire grp_getVal_fu_444_ap_start_reg_reg;
  wire \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  wire \or_cond_mid2_reg_1613_reg[0] ;
  wire [13:0]\reg_470_reg[13] ;
  wire [12:0]\tmp_13_cast_reg_1650_reg[12] ;
  wire [12:0]\tmp_15_reg_1666_reg[12] ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  wire \tmp_1_mid2_reg_1603_reg[0] ;
  wire [0:0]\NLW_fullIndex_1_reg_168_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_fullIndex_1_reg_168_reg[12]_i_6_CO_UNCONNECTED ;
  wire [3:2]\NLW_fullIndex_1_reg_168_reg[12]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_fullIndex_1_reg_168_reg[12]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_fullIndex_1_reg_168_reg[12]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_fullIndex_1_reg_168_reg[12]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_fullIndex_1_reg_168_reg[12]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_fullIndex_1_reg_168_reg[12]_i_9_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\tmp_1_mid2_reg_1603_reg[0] ),
        .I1(\or_cond_mid2_reg_1613_reg[0] ),
        .O(\ap_CS_fsm_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_getVal_fu_444_ap_start_reg_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \fullIndex_1_reg_168[10]_i_1 
       (.I0(fullIndex_fu_104_p2[10]),
        .I1(\fullIndex_1_reg_168_reg[12]_i_7_n_6 ),
        .I2(fullIndex_3_fu_134_p2[10]),
        .I3(\fullIndex_1_reg_168_reg[12]_i_6_n_7 ),
        .I4(fullIndex_2_cast_fu_124_p1[10]),
        .O(fullIndex_1_fu_152_p3[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \fullIndex_1_reg_168[11]_i_1 
       (.I0(fullIndex_fu_104_p2[11]),
        .I1(\fullIndex_1_reg_168_reg[12]_i_7_n_6 ),
        .I2(fullIndex_3_fu_134_p2[11]),
        .I3(\fullIndex_1_reg_168_reg[12]_i_6_n_7 ),
        .I4(fullIndex_2_cast_fu_124_p1[11]),
        .O(fullIndex_1_fu_152_p3[11]));
  LUT6 #(
    .INIT(64'hCCCCCCCC939393C9)) 
    \fullIndex_1_reg_168[11]_i_10 
       (.I0(\reg_470_reg[13] [8]),
        .I1(\reg_470_reg[13] [10]),
        .I2(\fullIndex_1_reg_168[12]_i_26_n_6 ),
        .I3(\fullIndex_1_reg_168[7]_i_7_n_6 ),
        .I4(\fullIndex_1_reg_168[3]_i_8_n_6 ),
        .I5(\reg_470_reg[13] [9]),
        .O(\fullIndex_1_reg_168[11]_i_10_n_6 ));
  LUT6 #(
    .INIT(64'hC9C9C96C939393C9)) 
    \fullIndex_1_reg_168[11]_i_11 
       (.I0(\fullIndex_1_reg_168[11]_i_17_n_6 ),
        .I1(\reg_470_reg[13] [9]),
        .I2(\fullIndex_1_reg_168[12]_i_26_n_6 ),
        .I3(\fullIndex_1_reg_168[7]_i_7_n_6 ),
        .I4(\fullIndex_1_reg_168[3]_i_8_n_6 ),
        .I5(\reg_470_reg[13] [8]),
        .O(\fullIndex_1_reg_168[11]_i_11_n_6 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \fullIndex_1_reg_168[11]_i_12 
       (.I0(\reg_470_reg[13] [8]),
        .I1(\fullIndex_1_reg_168[12]_i_26_n_6 ),
        .I2(\reg_470_reg[13] [7]),
        .I3(\reg_470_reg[13] [6]),
        .O(\fullIndex_1_reg_168[11]_i_12_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fullIndex_1_reg_168[11]_i_13 
       (.I0(fullIndex_fu_104_p2[9]),
        .O(\fullIndex_1_reg_168[11]_i_13_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fullIndex_1_reg_168[11]_i_14 
       (.I0(fullIndex_fu_104_p2[11]),
        .O(\fullIndex_1_reg_168[11]_i_14_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fullIndex_1_reg_168[11]_i_15 
       (.I0(fullIndex_fu_104_p2[10]),
        .O(\fullIndex_1_reg_168[11]_i_15_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fullIndex_1_reg_168[11]_i_16 
       (.I0(fullIndex_fu_104_p2[9]),
        .O(\fullIndex_1_reg_168[11]_i_16_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fullIndex_1_reg_168[11]_i_17 
       (.I0(\reg_470_reg[13] [7]),
        .I1(\reg_470_reg[13] [6]),
        .O(\fullIndex_1_reg_168[11]_i_17_n_6 ));
  LUT3 #(
    .INIT(8'h38)) 
    \fullIndex_1_reg_168[11]_i_5 
       (.I0(\reg_470_reg[13] [9]),
        .I1(\fullIndex_1_reg_168[12]_i_27_n_6 ),
        .I2(\reg_470_reg[13] [10]),
        .O(\fullIndex_1_reg_168[11]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'h00FCAB02)) 
    \fullIndex_1_reg_168[11]_i_6 
       (.I0(\reg_470_reg[13] [8]),
        .I1(\fullIndex_1_reg_168[3]_i_8_n_6 ),
        .I2(\fullIndex_1_reg_168[7]_i_7_n_6 ),
        .I3(\fullIndex_1_reg_168[12]_i_26_n_6 ),
        .I4(\reg_470_reg[13] [9]),
        .O(\fullIndex_1_reg_168[11]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'h0008888088800008)) 
    \fullIndex_1_reg_168[11]_i_7 
       (.I0(\reg_470_reg[13] [6]),
        .I1(\reg_470_reg[13] [7]),
        .I2(\fullIndex_1_reg_168[3]_i_8_n_6 ),
        .I3(\fullIndex_1_reg_168[7]_i_7_n_6 ),
        .I4(\fullIndex_1_reg_168[12]_i_26_n_6 ),
        .I5(\reg_470_reg[13] [8]),
        .O(\fullIndex_1_reg_168[11]_i_7_n_6 ));
  LUT6 #(
    .INIT(64'h8887777877788887)) 
    \fullIndex_1_reg_168[11]_i_8 
       (.I0(\reg_470_reg[13] [6]),
        .I1(\reg_470_reg[13] [7]),
        .I2(\fullIndex_1_reg_168[3]_i_8_n_6 ),
        .I3(\fullIndex_1_reg_168[7]_i_7_n_6 ),
        .I4(\fullIndex_1_reg_168[12]_i_26_n_6 ),
        .I5(\reg_470_reg[13] [8]),
        .O(\fullIndex_1_reg_168[11]_i_8_n_6 ));
  LUT5 #(
    .INIT(32'h3C3C69C3)) 
    \fullIndex_1_reg_168[11]_i_9 
       (.I0(\reg_470_reg[13] [9]),
        .I1(\reg_470_reg[13] [11]),
        .I2(\fullIndex_1_reg_168[7]_i_7_n_6 ),
        .I3(\fullIndex_1_reg_168[12]_i_27_n_6 ),
        .I4(\reg_470_reg[13] [10]),
        .O(\fullIndex_1_reg_168[11]_i_9_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fullIndex_1_reg_168[12]_i_10 
       (.I0(Q[18]),
        .I1(Q[15]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\fullIndex_1_reg_168_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fullIndex_1_reg_168[12]_i_11 
       (.I0(\fullIndex_1_reg_168[12]_i_24_n_6 ),
        .I1(\fullIndex_1_reg_168[12]_i_25_n_6 ),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[16]),
        .I5(Q[0]),
        .O(\fullIndex_1_reg_168_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hFF51F500)) 
    \fullIndex_1_reg_168[12]_i_12 
       (.I0(\fullIndex_1_reg_168[12]_i_26_n_6 ),
        .I1(\fullIndex_1_reg_168[3]_i_8_n_6 ),
        .I2(\fullIndex_1_reg_168[7]_i_7_n_6 ),
        .I3(\reg_470_reg[13] [12]),
        .I4(\reg_470_reg[13] [11]),
        .O(\fullIndex_1_reg_168[12]_i_12_n_6 ));
  LUT4 #(
    .INIT(16'h8338)) 
    \fullIndex_1_reg_168[12]_i_13 
       (.I0(\reg_470_reg[13] [10]),
        .I1(\fullIndex_1_reg_168[12]_i_27_n_6 ),
        .I2(\fullIndex_1_reg_168[7]_i_7_n_6 ),
        .I3(\reg_470_reg[13] [11]),
        .O(\fullIndex_1_reg_168[12]_i_13_n_6 ));
  LUT6 #(
    .INIT(64'hC8C8ECEE37371311)) 
    \fullIndex_1_reg_168[12]_i_14 
       (.I0(\reg_470_reg[13] [11]),
        .I1(\reg_470_reg[13] [12]),
        .I2(\fullIndex_1_reg_168[7]_i_7_n_6 ),
        .I3(\fullIndex_1_reg_168[3]_i_8_n_6 ),
        .I4(\fullIndex_1_reg_168[12]_i_26_n_6 ),
        .I5(\reg_470_reg[13] [13]),
        .O(\fullIndex_1_reg_168[12]_i_14_n_6 ));
  LUT6 #(
    .INIT(64'h9C9C3C3C3C3C6369)) 
    \fullIndex_1_reg_168[12]_i_15 
       (.I0(\reg_470_reg[13] [10]),
        .I1(\reg_470_reg[13] [12]),
        .I2(\fullIndex_1_reg_168[12]_i_26_n_6 ),
        .I3(\fullIndex_1_reg_168[3]_i_8_n_6 ),
        .I4(\fullIndex_1_reg_168[7]_i_7_n_6 ),
        .I5(\reg_470_reg[13] [11]),
        .O(\fullIndex_1_reg_168[12]_i_15_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fullIndex_1_reg_168[12]_i_16 
       (.I0(\fullIndex_1_reg_168_reg[12]_i_6_n_7 ),
        .O(fullIndex_fu_104_p2[14]));
  LUT2 #(
    .INIT(4'h1)) 
    \fullIndex_1_reg_168[12]_i_17 
       (.I0(fullIndex_fu_104_p2[12]),
        .I1(fullIndex_fu_104_p2[13]),
        .O(\fullIndex_1_reg_168[12]_i_17_n_6 ));
  LUT2 #(
    .INIT(4'h7)) 
    \fullIndex_1_reg_168[12]_i_18 
       (.I0(fullIndex_fu_104_p2[10]),
        .I1(fullIndex_fu_104_p2[11]),
        .O(\fullIndex_1_reg_168[12]_i_18_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fullIndex_1_reg_168[12]_i_19 
       (.I0(fullIndex_fu_104_p2[9]),
        .O(\fullIndex_1_reg_168[12]_i_19_n_6 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \fullIndex_1_reg_168[12]_i_2 
       (.I0(fullIndex_fu_104_p2[12]),
        .I1(\fullIndex_1_reg_168_reg[12]_i_7_n_6 ),
        .I2(fullIndex_3_fu_134_p2[12]),
        .I3(\fullIndex_1_reg_168_reg[12]_i_6_n_7 ),
        .I4(fullIndex_2_cast_fu_124_p1[12]),
        .O(fullIndex_1_fu_152_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \fullIndex_1_reg_168[12]_i_20 
       (.I0(fullIndex_fu_104_p2[12]),
        .I1(fullIndex_fu_104_p2[13]),
        .O(\fullIndex_1_reg_168[12]_i_20_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fullIndex_1_reg_168[12]_i_21 
       (.I0(fullIndex_fu_104_p2[10]),
        .I1(fullIndex_fu_104_p2[11]),
        .O(\fullIndex_1_reg_168[12]_i_21_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \fullIndex_1_reg_168[12]_i_22 
       (.I0(fullIndex_fu_104_p2[9]),
        .I1(fullIndex_2_cast_fu_124_p1[8]),
        .O(\fullIndex_1_reg_168[12]_i_22_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fullIndex_1_reg_168[12]_i_23 
       (.I0(fullIndex_fu_104_p2[12]),
        .O(\fullIndex_1_reg_168[12]_i_23_n_6 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fullIndex_1_reg_168[12]_i_24 
       (.I0(Q[14]),
        .I1(Q[12]),
        .I2(Q[20]),
        .I3(Q[17]),
        .O(\fullIndex_1_reg_168[12]_i_24_n_6 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fullIndex_1_reg_168[12]_i_25 
       (.I0(Q[19]),
        .I1(Q[11]),
        .I2(Q[4]),
        .I3(Q[10]),
        .O(\fullIndex_1_reg_168[12]_i_25_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fullIndex_1_reg_168[12]_i_26 
       (.I0(\fullIndex_1_reg_168[7]_i_8_n_6 ),
        .I1(\fullIndex_1_reg_168[7]_i_9_n_6 ),
        .O(\fullIndex_1_reg_168[12]_i_26_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF070)) 
    \fullIndex_1_reg_168[12]_i_27 
       (.I0(\fullIndex_1_reg_168[3]_i_9_n_6 ),
        .I1(\fullIndex_1_reg_168[3]_i_10_n_6 ),
        .I2(\fullIndex_1_reg_168[7]_i_9_n_6 ),
        .I3(\fullIndex_1_reg_168[7]_i_8_n_6 ),
        .O(\fullIndex_1_reg_168[12]_i_27_n_6 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \fullIndex_1_reg_168[3]_i_10 
       (.I0(\fullIndex_1_reg_168[3]_i_16_n_6 ),
        .I1(\fullIndex_1_reg_168[3]_i_17_n_6 ),
        .I2(ap_reg_ioackin_gmem1_WREADY_reg),
        .I3(Q[3]),
        .I4(\ap_CS_fsm_reg[10] ),
        .I5(Q[2]),
        .O(\fullIndex_1_reg_168[3]_i_10_n_6 ));
  LUT6 #(
    .INIT(64'h00000000008800C0)) 
    \fullIndex_1_reg_168[3]_i_11 
       (.I0(Q[9]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[8]),
        .I3(\exitcond_flatten_reg_1587_reg[0] ),
        .I4(\or_cond_mid2_reg_1613_reg[0] ),
        .I5(\tmp_1_mid2_reg_1603_reg[0] ),
        .O(\fullIndex_1_reg_168[3]_i_11_n_6 ));
  LUT6 #(
    .INIT(64'h0000080C00000800)) 
    \fullIndex_1_reg_168[3]_i_12 
       (.I0(Q[14]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\tmp_1_mid2_reg_1603_reg[0] ),
        .I3(\or_cond_mid2_reg_1613_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(Q[13]),
        .O(\fullIndex_1_reg_168[3]_i_12_n_6 ));
  LUT6 #(
    .INIT(64'h0000080C00000800)) 
    \fullIndex_1_reg_168[3]_i_13 
       (.I0(Q[12]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\tmp_1_mid2_reg_1603_reg[0] ),
        .I3(\or_cond_mid2_reg_1613_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(Q[11]),
        .O(\fullIndex_1_reg_168[3]_i_13_n_6 ));
  LUT6 #(
    .INIT(64'h0000080C00000800)) 
    \fullIndex_1_reg_168[3]_i_14 
       (.I0(Q[20]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\tmp_1_mid2_reg_1603_reg[0] ),
        .I3(\or_cond_mid2_reg_1613_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(Q[19]),
        .O(\fullIndex_1_reg_168[3]_i_14_n_6 ));
  LUT6 #(
    .INIT(64'h0000080C00000800)) 
    \fullIndex_1_reg_168[3]_i_15 
       (.I0(Q[17]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\tmp_1_mid2_reg_1603_reg[0] ),
        .I3(\or_cond_mid2_reg_1613_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(Q[16]),
        .O(\fullIndex_1_reg_168[3]_i_15_n_6 ));
  LUT6 #(
    .INIT(64'h7777777777770777)) 
    \fullIndex_1_reg_168[3]_i_16 
       (.I0(ap_reg_ioackin_gmem1_WREADY_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\tmp_1_mid2_reg_1603_reg[0] ),
        .I5(\or_cond_mid2_reg_1613_reg[0] ),
        .O(\fullIndex_1_reg_168[3]_i_16_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h32000200)) 
    \fullIndex_1_reg_168[3]_i_17 
       (.I0(Q[5]),
        .I1(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(Q[6]),
        .O(\fullIndex_1_reg_168[3]_i_17_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fullIndex_1_reg_168[3]_i_2 
       (.I0(\fullIndex_1_reg_168[3]_i_8_n_6 ),
        .O(\fullIndex_1_reg_168[3]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fullIndex_1_reg_168[3]_i_3 
       (.I0(\fullIndex_1_reg_168[3]_i_9_n_6 ),
        .I1(\fullIndex_1_reg_168[3]_i_10_n_6 ),
        .O(\fullIndex_1_reg_168[3]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \fullIndex_1_reg_168[3]_i_4 
       (.I0(\reg_470_reg[13] [2]),
        .I1(\reg_470_reg[13] [3]),
        .O(\fullIndex_1_reg_168[3]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fullIndex_1_reg_168[3]_i_5 
       (.I0(\fullIndex_1_reg_168[3]_i_8_n_6 ),
        .I1(\reg_470_reg[13] [2]),
        .O(\fullIndex_1_reg_168[3]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fullIndex_1_reg_168[3]_i_6 
       (.I0(\fullIndex_1_reg_168[3]_i_8_n_6 ),
        .I1(\reg_470_reg[13] [1]),
        .O(\fullIndex_1_reg_168[3]_i_6_n_6 ));
  LUT3 #(
    .INIT(8'h59)) 
    \fullIndex_1_reg_168[3]_i_7 
       (.I0(\reg_470_reg[13] [0]),
        .I1(\fullIndex_1_reg_168[3]_i_10_n_6 ),
        .I2(\fullIndex_1_reg_168[3]_i_9_n_6 ),
        .O(\fullIndex_1_reg_168[3]_i_7_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fullIndex_1_reg_168[3]_i_8 
       (.I0(\fullIndex_1_reg_168[3]_i_9_n_6 ),
        .I1(\fullIndex_1_reg_168[3]_i_10_n_6 ),
        .O(\fullIndex_1_reg_168[3]_i_8_n_6 ));
  LUT5 #(
    .INIT(32'h000000FE)) 
    \fullIndex_1_reg_168[3]_i_9 
       (.I0(\fullIndex_1_reg_168[3]_i_11_n_6 ),
        .I1(\fullIndex_1_reg_168[3]_i_12_n_6 ),
        .I2(\fullIndex_1_reg_168[3]_i_13_n_6 ),
        .I3(\fullIndex_1_reg_168[3]_i_14_n_6 ),
        .I4(\fullIndex_1_reg_168[3]_i_15_n_6 ),
        .O(\fullIndex_1_reg_168[3]_i_9_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h23002000)) 
    \fullIndex_1_reg_168[7]_i_10 
       (.I0(Q[3]),
        .I1(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(Q[2]),
        .O(\fullIndex_1_reg_168[7]_i_10_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fullIndex_1_reg_168[7]_i_2 
       (.I0(\fullIndex_1_reg_168[7]_i_7_n_6 ),
        .O(\fullIndex_1_reg_168[7]_i_2_n_6 ));
  LUT3 #(
    .INIT(8'h69)) 
    \fullIndex_1_reg_168[7]_i_3 
       (.I0(\fullIndex_1_reg_168[7]_i_7_n_6 ),
        .I1(\reg_470_reg[13] [7]),
        .I2(\reg_470_reg[13] [6]),
        .O(\fullIndex_1_reg_168[7]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \fullIndex_1_reg_168[7]_i_4 
       (.I0(\reg_470_reg[13] [5]),
        .I1(\reg_470_reg[13] [6]),
        .O(\fullIndex_1_reg_168[7]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \fullIndex_1_reg_168[7]_i_5 
       (.I0(\reg_470_reg[13] [4]),
        .I1(\reg_470_reg[13] [5]),
        .O(\fullIndex_1_reg_168[7]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \fullIndex_1_reg_168[7]_i_6 
       (.I0(\reg_470_reg[13] [3]),
        .I1(\reg_470_reg[13] [4]),
        .O(\fullIndex_1_reg_168[7]_i_6_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fullIndex_1_reg_168[7]_i_7 
       (.I0(\fullIndex_1_reg_168[7]_i_8_n_6 ),
        .I1(\fullIndex_1_reg_168[7]_i_9_n_6 ),
        .O(\fullIndex_1_reg_168[7]_i_7_n_6 ));
  LUT5 #(
    .INIT(32'h000000FB)) 
    \fullIndex_1_reg_168[7]_i_8 
       (.I0(\fullIndex_1_reg_168[3]_i_15_n_6 ),
        .I1(\fullIndex_1_reg_168[3]_i_16_n_6 ),
        .I2(\fullIndex_1_reg_168[3]_i_11_n_6 ),
        .I3(\fullIndex_1_reg_168[3]_i_13_n_6 ),
        .I4(\fullIndex_1_reg_168[7]_i_10_n_6 ),
        .O(\fullIndex_1_reg_168[7]_i_8_n_6 ));
  LUT6 #(
    .INIT(64'h0000011101110111)) 
    \fullIndex_1_reg_168[7]_i_9 
       (.I0(\fullIndex_1_reg_168[3]_i_14_n_6 ),
        .I1(\fullIndex_1_reg_168[3]_i_12_n_6 ),
        .I2(\ap_CS_fsm_reg[10] ),
        .I3(Q[5]),
        .I4(ap_reg_ioackin_gmem1_WREADY_reg),
        .I5(Q[6]),
        .O(\fullIndex_1_reg_168[7]_i_9_n_6 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \fullIndex_1_reg_168[8]_i_1 
       (.I0(\fullIndex_1_reg_168_reg[12]_i_7_n_6 ),
        .I1(fullIndex_3_fu_134_p2[8]),
        .I2(\fullIndex_1_reg_168_reg[12]_i_6_n_7 ),
        .I3(fullIndex_2_cast_fu_124_p1[8]),
        .O(fullIndex_1_fu_152_p3[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \fullIndex_1_reg_168[9]_i_1 
       (.I0(fullIndex_fu_104_p2[9]),
        .I1(\fullIndex_1_reg_168_reg[12]_i_7_n_6 ),
        .I2(fullIndex_3_fu_134_p2[9]),
        .I3(\fullIndex_1_reg_168_reg[12]_i_6_n_7 ),
        .I4(fullIndex_2_cast_fu_124_p1[9]),
        .O(fullIndex_1_fu_152_p3[9]));
  FDRE \fullIndex_1_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_ce),
        .D(fullIndex_fu_104_p2__0[0]),
        .Q(grp_getVal_fu_444_Y_address0[0]),
        .R(1'b0));
  FDRE \fullIndex_1_reg_168_reg[10] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_ce),
        .D(fullIndex_1_fu_152_p3[10]),
        .Q(grp_getVal_fu_444_Y_address0[10]),
        .R(1'b0));
  FDRE \fullIndex_1_reg_168_reg[11] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_ce),
        .D(fullIndex_1_fu_152_p3[11]),
        .Q(grp_getVal_fu_444_Y_address0[11]),
        .R(1'b0));
  CARRY4 \fullIndex_1_reg_168_reg[11]_i_2 
       (.CI(\fullIndex_1_reg_168_reg[7]_i_1_n_6 ),
        .CO({\fullIndex_1_reg_168_reg[11]_i_2_n_6 ,\fullIndex_1_reg_168_reg[11]_i_2_n_7 ,\fullIndex_1_reg_168_reg[11]_i_2_n_8 ,\fullIndex_1_reg_168_reg[11]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({\fullIndex_1_reg_168[11]_i_5_n_6 ,\fullIndex_1_reg_168[11]_i_6_n_6 ,\fullIndex_1_reg_168[11]_i_7_n_6 ,\fullIndex_1_reg_168[11]_i_8_n_6 }),
        .O({fullIndex_fu_104_p2[11:9],fullIndex_2_cast_fu_124_p1[8]}),
        .S({\fullIndex_1_reg_168[11]_i_9_n_6 ,\fullIndex_1_reg_168[11]_i_10_n_6 ,\fullIndex_1_reg_168[11]_i_11_n_6 ,\fullIndex_1_reg_168[11]_i_12_n_6 }));
  CARRY4 \fullIndex_1_reg_168_reg[11]_i_3 
       (.CI(1'b0),
        .CO({\fullIndex_1_reg_168_reg[11]_i_3_n_6 ,\fullIndex_1_reg_168_reg[11]_i_3_n_7 ,\fullIndex_1_reg_168_reg[11]_i_3_n_8 ,\fullIndex_1_reg_168_reg[11]_i_3_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fullIndex_fu_104_p2[9],1'b0}),
        .O(fullIndex_3_fu_134_p2[11:8]),
        .S({fullIndex_fu_104_p2[11:10],\fullIndex_1_reg_168[11]_i_13_n_6 ,fullIndex_2_cast_fu_124_p1[8]}));
  CARRY4 \fullIndex_1_reg_168_reg[11]_i_4 
       (.CI(1'b0),
        .CO({\fullIndex_1_reg_168_reg[11]_i_4_n_6 ,\fullIndex_1_reg_168_reg[11]_i_4_n_7 ,\fullIndex_1_reg_168_reg[11]_i_4_n_8 ,\fullIndex_1_reg_168_reg[11]_i_4_n_9 }),
        .CYINIT(1'b0),
        .DI({fullIndex_fu_104_p2[11:9],1'b0}),
        .O({fullIndex_2_cast_fu_124_p1[11:9],\NLW_fullIndex_1_reg_168_reg[11]_i_4_O_UNCONNECTED [0]}),
        .S({\fullIndex_1_reg_168[11]_i_14_n_6 ,\fullIndex_1_reg_168[11]_i_15_n_6 ,\fullIndex_1_reg_168[11]_i_16_n_6 ,fullIndex_2_cast_fu_124_p1[8]}));
  FDRE \fullIndex_1_reg_168_reg[12] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_ce),
        .D(fullIndex_1_fu_152_p3[12]),
        .Q(grp_getVal_fu_444_Y_address0[12]),
        .R(1'b0));
  CARRY4 \fullIndex_1_reg_168_reg[12]_i_6 
       (.CI(\fullIndex_1_reg_168_reg[11]_i_2_n_6 ),
        .CO({\NLW_fullIndex_1_reg_168_reg[12]_i_6_CO_UNCONNECTED [3],\fullIndex_1_reg_168_reg[12]_i_6_n_7 ,\NLW_fullIndex_1_reg_168_reg[12]_i_6_CO_UNCONNECTED [1],\fullIndex_1_reg_168_reg[12]_i_6_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\fullIndex_1_reg_168[12]_i_12_n_6 ,\fullIndex_1_reg_168[12]_i_13_n_6 }),
        .O({\NLW_fullIndex_1_reg_168_reg[12]_i_6_O_UNCONNECTED [3:2],fullIndex_fu_104_p2[13:12]}),
        .S({1'b0,1'b1,\fullIndex_1_reg_168[12]_i_14_n_6 ,\fullIndex_1_reg_168[12]_i_15_n_6 }));
  CARRY4 \fullIndex_1_reg_168_reg[12]_i_7 
       (.CI(1'b0),
        .CO({\fullIndex_1_reg_168_reg[12]_i_7_n_6 ,\fullIndex_1_reg_168_reg[12]_i_7_n_7 ,\fullIndex_1_reg_168_reg[12]_i_7_n_8 ,\fullIndex_1_reg_168_reg[12]_i_7_n_9 }),
        .CYINIT(1'b0),
        .DI({fullIndex_fu_104_p2[14],\fullIndex_1_reg_168[12]_i_17_n_6 ,\fullIndex_1_reg_168[12]_i_18_n_6 ,\fullIndex_1_reg_168[12]_i_19_n_6 }),
        .O(\NLW_fullIndex_1_reg_168_reg[12]_i_7_O_UNCONNECTED [3:0]),
        .S({\fullIndex_1_reg_168_reg[12]_i_6_n_7 ,\fullIndex_1_reg_168[12]_i_20_n_6 ,\fullIndex_1_reg_168[12]_i_21_n_6 ,\fullIndex_1_reg_168[12]_i_22_n_6 }));
  CARRY4 \fullIndex_1_reg_168_reg[12]_i_8 
       (.CI(\fullIndex_1_reg_168_reg[11]_i_3_n_6 ),
        .CO(\NLW_fullIndex_1_reg_168_reg[12]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fullIndex_1_reg_168_reg[12]_i_8_O_UNCONNECTED [3:1],fullIndex_3_fu_134_p2[12]}),
        .S({1'b0,1'b0,1'b0,fullIndex_fu_104_p2[12]}));
  CARRY4 \fullIndex_1_reg_168_reg[12]_i_9 
       (.CI(\fullIndex_1_reg_168_reg[11]_i_4_n_6 ),
        .CO(\NLW_fullIndex_1_reg_168_reg[12]_i_9_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fullIndex_1_reg_168_reg[12]_i_9_O_UNCONNECTED [3:1],fullIndex_2_cast_fu_124_p1[12]}),
        .S({1'b0,1'b0,1'b0,\fullIndex_1_reg_168[12]_i_23_n_6 }));
  FDRE \fullIndex_1_reg_168_reg[1] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_ce),
        .D(fullIndex_fu_104_p2__0[1]),
        .Q(grp_getVal_fu_444_Y_address0[1]),
        .R(1'b0));
  FDRE \fullIndex_1_reg_168_reg[2] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_ce),
        .D(fullIndex_fu_104_p2__0[2]),
        .Q(grp_getVal_fu_444_Y_address0[2]),
        .R(1'b0));
  FDRE \fullIndex_1_reg_168_reg[3] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_ce),
        .D(fullIndex_fu_104_p2__0[3]),
        .Q(grp_getVal_fu_444_Y_address0[3]),
        .R(1'b0));
  CARRY4 \fullIndex_1_reg_168_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\fullIndex_1_reg_168_reg[3]_i_1_n_6 ,\fullIndex_1_reg_168_reg[3]_i_1_n_7 ,\fullIndex_1_reg_168_reg[3]_i_1_n_8 ,\fullIndex_1_reg_168_reg[3]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({\reg_470_reg[13] [2],\fullIndex_1_reg_168[3]_i_2_n_6 ,\fullIndex_1_reg_168[3]_i_3_n_6 ,\reg_470_reg[13] [0]}),
        .O(fullIndex_fu_104_p2__0[3:0]),
        .S({\fullIndex_1_reg_168[3]_i_4_n_6 ,\fullIndex_1_reg_168[3]_i_5_n_6 ,\fullIndex_1_reg_168[3]_i_6_n_6 ,\fullIndex_1_reg_168[3]_i_7_n_6 }));
  FDRE \fullIndex_1_reg_168_reg[4] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_ce),
        .D(fullIndex_fu_104_p2__0[4]),
        .Q(grp_getVal_fu_444_Y_address0[4]),
        .R(1'b0));
  FDRE \fullIndex_1_reg_168_reg[5] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_ce),
        .D(fullIndex_fu_104_p2__0[5]),
        .Q(grp_getVal_fu_444_Y_address0[5]),
        .R(1'b0));
  FDRE \fullIndex_1_reg_168_reg[6] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_ce),
        .D(fullIndex_fu_104_p2__0[6]),
        .Q(grp_getVal_fu_444_Y_address0[6]),
        .R(1'b0));
  FDRE \fullIndex_1_reg_168_reg[7] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_ce),
        .D(fullIndex_fu_104_p2__0[7]),
        .Q(grp_getVal_fu_444_Y_address0[7]),
        .R(1'b0));
  CARRY4 \fullIndex_1_reg_168_reg[7]_i_1 
       (.CI(\fullIndex_1_reg_168_reg[3]_i_1_n_6 ),
        .CO({\fullIndex_1_reg_168_reg[7]_i_1_n_6 ,\fullIndex_1_reg_168_reg[7]_i_1_n_7 ,\fullIndex_1_reg_168_reg[7]_i_1_n_8 ,\fullIndex_1_reg_168_reg[7]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({\fullIndex_1_reg_168[7]_i_2_n_6 ,\reg_470_reg[13] [5:3]}),
        .O(fullIndex_fu_104_p2__0[7:4]),
        .S({\fullIndex_1_reg_168[7]_i_3_n_6 ,\fullIndex_1_reg_168[7]_i_4_n_6 ,\fullIndex_1_reg_168[7]_i_5_n_6 ,\fullIndex_1_reg_168[7]_i_6_n_6 }));
  FDRE \fullIndex_1_reg_168_reg[8] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_ce),
        .D(fullIndex_1_fu_152_p3[8]),
        .Q(grp_getVal_fu_444_Y_address0[8]),
        .R(1'b0));
  FDRE \fullIndex_1_reg_168_reg[9] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_ce),
        .D(fullIndex_1_fu_152_p3[9]),
        .Q(grp_getVal_fu_444_Y_address0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_i_33
       (.I0(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .I1(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_reg_ioackin_gmem1_WREADY_reg));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h10)) 
    mem_reg_i_34
       (.I0(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .I1(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(\ap_CS_fsm_reg[10] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_10
       (.I0(\tmp_13_cast_reg_1650_reg[12] [4]),
        .I1(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I2(grp_getVal_fu_444_Y_address0[4]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_15_reg_1666_reg[12] [4]),
        .O(addr0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_11
       (.I0(\tmp_13_cast_reg_1650_reg[12] [3]),
        .I1(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I2(grp_getVal_fu_444_Y_address0[3]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_15_reg_1666_reg[12] [3]),
        .O(addr0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_12
       (.I0(\tmp_13_cast_reg_1650_reg[12] [2]),
        .I1(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I2(grp_getVal_fu_444_Y_address0[2]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_15_reg_1666_reg[12] [2]),
        .O(addr0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_13
       (.I0(\tmp_13_cast_reg_1650_reg[12] [1]),
        .I1(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I2(grp_getVal_fu_444_Y_address0[1]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_15_reg_1666_reg[12] [1]),
        .O(addr0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_14
       (.I0(\tmp_13_cast_reg_1650_reg[12] [0]),
        .I1(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I2(grp_getVal_fu_444_Y_address0[0]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_15_reg_1666_reg[12] [0]),
        .O(addr0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_2
       (.I0(\tmp_13_cast_reg_1650_reg[12] [12]),
        .I1(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I2(grp_getVal_fu_444_Y_address0[12]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_15_reg_1666_reg[12] [12]),
        .O(addr0[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_3
       (.I0(\tmp_13_cast_reg_1650_reg[12] [11]),
        .I1(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I2(grp_getVal_fu_444_Y_address0[11]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_15_reg_1666_reg[12] [11]),
        .O(addr0[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_4
       (.I0(\tmp_13_cast_reg_1650_reg[12] [10]),
        .I1(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I2(grp_getVal_fu_444_Y_address0[10]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_15_reg_1666_reg[12] [10]),
        .O(addr0[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_5
       (.I0(\tmp_13_cast_reg_1650_reg[12] [9]),
        .I1(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I2(grp_getVal_fu_444_Y_address0[9]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_15_reg_1666_reg[12] [9]),
        .O(addr0[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_6
       (.I0(\tmp_13_cast_reg_1650_reg[12] [8]),
        .I1(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I2(grp_getVal_fu_444_Y_address0[8]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_15_reg_1666_reg[12] [8]),
        .O(addr0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_7
       (.I0(\tmp_13_cast_reg_1650_reg[12] [7]),
        .I1(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I2(grp_getVal_fu_444_Y_address0[7]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_15_reg_1666_reg[12] [7]),
        .O(addr0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_8
       (.I0(\tmp_13_cast_reg_1650_reg[12] [6]),
        .I1(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I2(grp_getVal_fu_444_Y_address0[6]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_15_reg_1666_reg[12] [6]),
        .O(addr0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_9
       (.I0(\tmp_13_cast_reg_1650_reg[12] [5]),
        .I1(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I2(grp_getVal_fu_444_Y_address0[5]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\tmp_15_reg_1666_reg[12] [5]),
        .O(addr0[5]));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_USER_VALUE = "0" *) (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
(* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "55'b0000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_pp0_stage1 = "55'b0000000000000000000000000000000000000000000000000000100" *) 
(* ap_ST_fsm_pp0_stage10 = "55'b0000000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_pp0_stage11 = "55'b0000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_pp0_stage12 = "55'b0000000000000000000000000000000000000000010000000000000" *) 
(* ap_ST_fsm_pp0_stage13 = "55'b0000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_pp0_stage14 = "55'b0000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_pp0_stage15 = "55'b0000000000000000000000000000000000000010000000000000000" *) 
(* ap_ST_fsm_pp0_stage16 = "55'b0000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_pp0_stage17 = "55'b0000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_pp0_stage18 = "55'b0000000000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_pp0_stage19 = "55'b0000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_pp0_stage2 = "55'b0000000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_pp0_stage20 = "55'b0000000000000000000000000000000001000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage21 = "55'b0000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_pp0_stage22 = "55'b0000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_pp0_stage23 = "55'b0000000000000000000000000000001000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage24 = "55'b0000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_pp0_stage3 = "55'b0000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_pp0_stage4 = "55'b0000000000000000000000000000000000000000000000000100000" *) 
(* ap_ST_fsm_pp0_stage5 = "55'b0000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_pp0_stage6 = "55'b0000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_pp0_stage7 = "55'b0000000000000000000000000000000000000000000000100000000" *) 
(* ap_ST_fsm_pp0_stage8 = "55'b0000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_pp0_stage9 = "55'b0000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_pp1_stage0 = "55'b0000000000000000000000000001000000000000000000000000000" *) 
(* ap_ST_fsm_pp2_stage0 = "55'b0000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_pp3_stage0 = "55'b0000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp4_stage0 = "55'b0000000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp5_stage0 = "55'b0000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state1 = "55'b0000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state44 = "55'b0000000000000000000000000000100000000000000000000000000" *) 
(* ap_ST_fsm_state47 = "55'b0000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state48 = "55'b0000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state49 = "55'b0000000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state50 = "55'b0000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "55'b0000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state54 = "55'b0000000000000000000010000000000000000000000000000000000" *) 
(* ap_ST_fsm_state55 = "55'b0000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "55'b0000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state57 = "55'b0000000000000000010000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state58 = "55'b0000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state67 = "55'b0000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state76 = "55'b0000000000001000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state77 = "55'b0000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state78 = "55'b0000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state79 = "55'b0000000001000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state80 = "55'b0000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state81 = "55'b0000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "55'b0000001000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state86 = "55'b0000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state87 = "55'b0001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state88 = "55'b0010000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state89 = "55'b0100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state90 = "55'b1000000000000000000000000000000000000000000000000000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter
   (ap_clk,
    ap_rst_n,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWUSER,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WID,
    m_axi_gmem0_WUSER,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARUSER,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RID,
    m_axi_gmem0_RUSER,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BID,
    m_axi_gmem0_BUSER,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem0_AWVALID;
  input m_axi_gmem0_AWREADY;
  output [31:0]m_axi_gmem0_AWADDR;
  output [0:0]m_axi_gmem0_AWID;
  output [7:0]m_axi_gmem0_AWLEN;
  output [2:0]m_axi_gmem0_AWSIZE;
  output [1:0]m_axi_gmem0_AWBURST;
  output [1:0]m_axi_gmem0_AWLOCK;
  output [3:0]m_axi_gmem0_AWCACHE;
  output [2:0]m_axi_gmem0_AWPROT;
  output [3:0]m_axi_gmem0_AWQOS;
  output [3:0]m_axi_gmem0_AWREGION;
  output [0:0]m_axi_gmem0_AWUSER;
  output m_axi_gmem0_WVALID;
  input m_axi_gmem0_WREADY;
  output [31:0]m_axi_gmem0_WDATA;
  output [3:0]m_axi_gmem0_WSTRB;
  output m_axi_gmem0_WLAST;
  output [0:0]m_axi_gmem0_WID;
  output [0:0]m_axi_gmem0_WUSER;
  output m_axi_gmem0_ARVALID;
  input m_axi_gmem0_ARREADY;
  output [31:0]m_axi_gmem0_ARADDR;
  output [0:0]m_axi_gmem0_ARID;
  output [7:0]m_axi_gmem0_ARLEN;
  output [2:0]m_axi_gmem0_ARSIZE;
  output [1:0]m_axi_gmem0_ARBURST;
  output [1:0]m_axi_gmem0_ARLOCK;
  output [3:0]m_axi_gmem0_ARCACHE;
  output [2:0]m_axi_gmem0_ARPROT;
  output [3:0]m_axi_gmem0_ARQOS;
  output [3:0]m_axi_gmem0_ARREGION;
  output [0:0]m_axi_gmem0_ARUSER;
  input m_axi_gmem0_RVALID;
  output m_axi_gmem0_RREADY;
  input [31:0]m_axi_gmem0_RDATA;
  input m_axi_gmem0_RLAST;
  input [0:0]m_axi_gmem0_RID;
  input [0:0]m_axi_gmem0_RUSER;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_BVALID;
  output m_axi_gmem0_BREADY;
  input [1:0]m_axi_gmem0_BRESP;
  input [0:0]m_axi_gmem0_BID;
  input [0:0]m_axi_gmem0_BUSER;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [31:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [31:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire I_BREADY1;
  wire I_BREADY4;
  wire \ap_CS_fsm[26]_i_2_n_6 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage16;
  wire ap_CS_fsm_pp0_stage17;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage21;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire ap_CS_fsm_pp4_stage0;
  wire ap_CS_fsm_pp5_stage0;
  wire \ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0_n_6 ;
  wire \ap_CS_fsm_reg[30]_ap_CS_fsm_reg_r_1_n_6 ;
  wire \ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0_n_6 ;
  wire \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1_n_6 ;
  wire \ap_CS_fsm_reg[45]_srl3___ap_CS_fsm_reg_r_1_n_6 ;
  wire \ap_CS_fsm_reg[46]_ap_CS_fsm_reg_r_2_n_6 ;
  wire \ap_CS_fsm_reg[51]_srl2___ap_CS_fsm_reg_r_0_n_6 ;
  wire \ap_CS_fsm_reg[52]_ap_CS_fsm_reg_r_1_n_6 ;
  wire ap_CS_fsm_reg_gate__0_n_6;
  wire ap_CS_fsm_reg_gate__1_n_6;
  wire ap_CS_fsm_reg_gate__2_n_6;
  wire ap_CS_fsm_reg_gate_n_6;
  wire \ap_CS_fsm_reg_n_6_[0] ;
  wire \ap_CS_fsm_reg_n_6_[37] ;
  wire \ap_CS_fsm_reg_n_6_[47] ;
  wire \ap_CS_fsm_reg_n_6_[53] ;
  wire ap_CS_fsm_reg_r_0_n_6;
  wire ap_CS_fsm_reg_r_1_n_6;
  wire ap_CS_fsm_reg_r_2_n_6;
  wire ap_CS_fsm_reg_r_n_6;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state90;
  wire [54:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm1156_out;
  wire ap_NS_fsm1169_out;
  wire ap_NS_fsm1187_out;
  wire ap_block_pp3_stage0_subdone24_in;
  wire ap_block_pp4_stage0_subdone19_in;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_n_6;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg_n_6;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter1_reg_n_6;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter1_reg_n_6;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter3_reg_r_n_6;
  wire ap_enable_reg_pp3_iter4_reg_r_n_6;
  wire ap_enable_reg_pp3_iter4_reg_srl2___ap_enable_reg_pp3_iter4_reg_r_n_6;
  wire ap_enable_reg_pp3_iter5_reg_ap_enable_reg_pp3_iter5_reg_r_n_6;
  wire ap_enable_reg_pp3_iter5_reg_gate_n_6;
  wire ap_enable_reg_pp3_iter5_reg_r_n_6;
  wire ap_enable_reg_pp3_iter6;
  wire ap_enable_reg_pp3_iter7_reg_n_6;
  wire ap_enable_reg_pp4_iter0;
  wire ap_enable_reg_pp4_iter1_reg_n_6;
  wire ap_enable_reg_pp4_iter2;
  wire ap_enable_reg_pp4_iter3_reg_r_n_6;
  wire ap_enable_reg_pp4_iter4_reg_r_n_6;
  wire ap_enable_reg_pp4_iter4_reg_srl2___ap_enable_reg_pp4_iter4_reg_r_n_6;
  wire ap_enable_reg_pp4_iter5_reg_ap_enable_reg_pp4_iter5_reg_r_n_6;
  wire ap_enable_reg_pp4_iter5_reg_gate_n_6;
  wire ap_enable_reg_pp4_iter5_reg_r_n_6;
  wire ap_enable_reg_pp4_iter6;
  wire ap_enable_reg_pp4_iter7_reg_n_6;
  wire ap_enable_reg_pp5_iter0;
  wire ap_enable_reg_pp5_iter1_reg_n_6;
  wire ap_enable_reg_pp5_iter2_reg_n_6;
  wire ap_reg_ioackin_gmem0_ARREADY;
  wire ap_reg_ioackin_gmem0_ARREADY_i_1_n_6;
  wire ap_reg_ioackin_gmem1_AWREADY_i_4_n_6;
  wire ap_reg_ioackin_gmem1_AWREADY_reg_n_6;
  wire ap_reg_ioackin_gmem1_WREADY_reg_n_6;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [7:0]edge_val_1_i1_reg_1813;
  wire \edge_val_1_i1_reg_1813[0]_i_1_n_6 ;
  wire \edge_val_1_i1_reg_1813[1]_i_1_n_6 ;
  wire \edge_val_1_i1_reg_1813[2]_i_1_n_6 ;
  wire \edge_val_1_i1_reg_1813[3]_i_10_n_6 ;
  wire \edge_val_1_i1_reg_1813[3]_i_11_n_6 ;
  wire \edge_val_1_i1_reg_1813[3]_i_1_n_6 ;
  wire \edge_val_1_i1_reg_1813[3]_i_3_n_6 ;
  wire \edge_val_1_i1_reg_1813[3]_i_8_n_6 ;
  wire \edge_val_1_i1_reg_1813[3]_i_9_n_6 ;
  wire \edge_val_1_i1_reg_1813[4]_i_1_n_6 ;
  wire \edge_val_1_i1_reg_1813[5]_i_1_n_6 ;
  wire \edge_val_1_i1_reg_1813[6]_i_1_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_11_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_12_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_13_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_14_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_15_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_17_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_19_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_20_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_21_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_22_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_23_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_24_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_25_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_26_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_27_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_28_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_3_n_6 ;
  wire \edge_val_1_i1_reg_1813[7]_i_7_n_6 ;
  wire \edge_val_1_i1_reg_1813_reg[3]_i_2_n_6 ;
  wire \edge_val_1_i1_reg_1813_reg[3]_i_2_n_7 ;
  wire \edge_val_1_i1_reg_1813_reg[3]_i_2_n_8 ;
  wire \edge_val_1_i1_reg_1813_reg[3]_i_2_n_9 ;
  wire \edge_val_1_i1_reg_1813_reg[7]_i_16_n_7 ;
  wire \edge_val_1_i1_reg_1813_reg[7]_i_16_n_8 ;
  wire \edge_val_1_i1_reg_1813_reg[7]_i_16_n_9 ;
  wire \edge_val_1_i1_reg_1813_reg[7]_i_18_n_6 ;
  wire \edge_val_1_i1_reg_1813_reg[7]_i_18_n_7 ;
  wire \edge_val_1_i1_reg_1813_reg[7]_i_18_n_8 ;
  wire \edge_val_1_i1_reg_1813_reg[7]_i_18_n_9 ;
  wire \edge_val_1_i1_reg_1813_reg[7]_i_6_n_7 ;
  wire \edge_val_1_i1_reg_1813_reg[7]_i_6_n_8 ;
  wire \edge_val_1_i1_reg_1813_reg[7]_i_6_n_9 ;
  wire [7:0]edge_val_1_i_reg_1787;
  wire edge_val_1_i_reg_17870;
  wire \edge_val_1_i_reg_1787[0]_i_1_n_6 ;
  wire \edge_val_1_i_reg_1787[1]_i_1_n_6 ;
  wire \edge_val_1_i_reg_1787[2]_i_1_n_6 ;
  wire \edge_val_1_i_reg_1787[3]_i_10_n_6 ;
  wire \edge_val_1_i_reg_1787[3]_i_11_n_6 ;
  wire \edge_val_1_i_reg_1787[3]_i_1_n_6 ;
  wire \edge_val_1_i_reg_1787[3]_i_3_n_6 ;
  wire \edge_val_1_i_reg_1787[3]_i_8_n_6 ;
  wire \edge_val_1_i_reg_1787[3]_i_9_n_6 ;
  wire \edge_val_1_i_reg_1787[4]_i_1_n_6 ;
  wire \edge_val_1_i_reg_1787[5]_i_1_n_6 ;
  wire \edge_val_1_i_reg_1787[6]_i_1_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_11_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_12_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_13_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_14_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_15_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_17_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_19_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_20_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_21_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_22_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_23_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_24_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_25_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_26_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_27_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_28_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_3_n_6 ;
  wire \edge_val_1_i_reg_1787[7]_i_7_n_6 ;
  wire \edge_val_1_i_reg_1787_reg[3]_i_2_n_6 ;
  wire \edge_val_1_i_reg_1787_reg[3]_i_2_n_7 ;
  wire \edge_val_1_i_reg_1787_reg[3]_i_2_n_8 ;
  wire \edge_val_1_i_reg_1787_reg[3]_i_2_n_9 ;
  wire \edge_val_1_i_reg_1787_reg[7]_i_16_n_7 ;
  wire \edge_val_1_i_reg_1787_reg[7]_i_16_n_8 ;
  wire \edge_val_1_i_reg_1787_reg[7]_i_16_n_9 ;
  wire \edge_val_1_i_reg_1787_reg[7]_i_18_n_6 ;
  wire \edge_val_1_i_reg_1787_reg[7]_i_18_n_7 ;
  wire \edge_val_1_i_reg_1787_reg[7]_i_18_n_8 ;
  wire \edge_val_1_i_reg_1787_reg[7]_i_18_n_9 ;
  wire \edge_val_1_i_reg_1787_reg[7]_i_6_n_7 ;
  wire \edge_val_1_i_reg_1787_reg[7]_i_6_n_8 ;
  wire \edge_val_1_i_reg_1787_reg[7]_i_6_n_9 ;
  wire exitcond1_fu_1532_p2;
  wire \exitcond1_reg_1894_pp5_iter1_reg_reg_n_6_[0] ;
  wire \exitcond1_reg_1894_reg_n_6_[0] ;
  wire exitcond2_fu_1448_p2;
  wire \exitcond2_reg_1838_reg_n_6_[0] ;
  wire exitcond_flatten_fu_635_p2;
  wire \exitcond_flatten_reg_1587[0]_i_10_n_6 ;
  wire \exitcond_flatten_reg_1587[0]_i_1_n_6 ;
  wire \exitcond_flatten_reg_1587[0]_i_3_n_6 ;
  wire \exitcond_flatten_reg_1587[0]_i_4_n_6 ;
  wire \exitcond_flatten_reg_1587[0]_i_5_n_6 ;
  wire \exitcond_flatten_reg_1587[0]_i_6_n_6 ;
  wire \exitcond_flatten_reg_1587[0]_i_7_n_6 ;
  wire \exitcond_flatten_reg_1587[0]_i_8_n_6 ;
  wire \exitcond_flatten_reg_1587[0]_i_9_n_6 ;
  wire \exitcond_flatten_reg_1587_reg_n_6_[0] ;
  wire [7:0]gmem0_RDATA;
  wire gmem0_RREADY;
  wire [7:0]gmem0_addr_1_read_reg_1661;
  wire [31:0]gmem0_addr_1_reg_1638;
  wire gmem0_addr_1_reg_16380;
  wire \gmem0_addr_1_reg_1638[11]_i_2_n_6 ;
  wire \gmem0_addr_1_reg_1638[11]_i_3_n_6 ;
  wire \gmem0_addr_1_reg_1638[11]_i_4_n_6 ;
  wire \gmem0_addr_1_reg_1638[11]_i_5_n_6 ;
  wire \gmem0_addr_1_reg_1638[15]_i_2_n_6 ;
  wire \gmem0_addr_1_reg_1638[15]_i_3_n_6 ;
  wire \gmem0_addr_1_reg_1638[15]_i_4_n_6 ;
  wire \gmem0_addr_1_reg_1638[15]_i_5_n_6 ;
  wire \gmem0_addr_1_reg_1638[19]_i_3_n_6 ;
  wire \gmem0_addr_1_reg_1638[19]_i_4_n_6 ;
  wire \gmem0_addr_1_reg_1638[19]_i_5_n_6 ;
  wire \gmem0_addr_1_reg_1638[19]_i_6_n_6 ;
  wire \gmem0_addr_1_reg_1638[23]_i_2_n_6 ;
  wire \gmem0_addr_1_reg_1638[23]_i_4_n_6 ;
  wire \gmem0_addr_1_reg_1638[23]_i_5_n_6 ;
  wire \gmem0_addr_1_reg_1638[23]_i_6_n_6 ;
  wire \gmem0_addr_1_reg_1638[23]_i_7_n_6 ;
  wire \gmem0_addr_1_reg_1638[27]_i_2_n_6 ;
  wire \gmem0_addr_1_reg_1638[27]_i_3_n_6 ;
  wire \gmem0_addr_1_reg_1638[27]_i_4_n_6 ;
  wire \gmem0_addr_1_reg_1638[27]_i_5_n_6 ;
  wire \gmem0_addr_1_reg_1638[31]_i_3_n_6 ;
  wire \gmem0_addr_1_reg_1638[31]_i_4_n_6 ;
  wire \gmem0_addr_1_reg_1638[31]_i_5_n_6 ;
  wire \gmem0_addr_1_reg_1638[31]_i_6_n_6 ;
  wire \gmem0_addr_1_reg_1638[3]_i_2_n_6 ;
  wire \gmem0_addr_1_reg_1638[3]_i_3_n_6 ;
  wire \gmem0_addr_1_reg_1638[3]_i_4_n_6 ;
  wire \gmem0_addr_1_reg_1638[3]_i_5_n_6 ;
  wire \gmem0_addr_1_reg_1638[7]_i_2_n_6 ;
  wire \gmem0_addr_1_reg_1638[7]_i_3_n_6 ;
  wire \gmem0_addr_1_reg_1638[7]_i_4_n_6 ;
  wire \gmem0_addr_1_reg_1638[7]_i_5_n_6 ;
  wire \gmem0_addr_1_reg_1638_reg[11]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_1638_reg[11]_i_1_n_7 ;
  wire \gmem0_addr_1_reg_1638_reg[11]_i_1_n_8 ;
  wire \gmem0_addr_1_reg_1638_reg[11]_i_1_n_9 ;
  wire \gmem0_addr_1_reg_1638_reg[15]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_1638_reg[15]_i_1_n_7 ;
  wire \gmem0_addr_1_reg_1638_reg[15]_i_1_n_8 ;
  wire \gmem0_addr_1_reg_1638_reg[15]_i_1_n_9 ;
  wire \gmem0_addr_1_reg_1638_reg[19]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_1638_reg[19]_i_1_n_7 ;
  wire \gmem0_addr_1_reg_1638_reg[19]_i_1_n_8 ;
  wire \gmem0_addr_1_reg_1638_reg[19]_i_1_n_9 ;
  wire \gmem0_addr_1_reg_1638_reg[19]_i_2_n_6 ;
  wire \gmem0_addr_1_reg_1638_reg[19]_i_2_n_7 ;
  wire \gmem0_addr_1_reg_1638_reg[19]_i_2_n_8 ;
  wire \gmem0_addr_1_reg_1638_reg[19]_i_2_n_9 ;
  wire \gmem0_addr_1_reg_1638_reg[23]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_1638_reg[23]_i_1_n_7 ;
  wire \gmem0_addr_1_reg_1638_reg[23]_i_1_n_8 ;
  wire \gmem0_addr_1_reg_1638_reg[23]_i_1_n_9 ;
  wire \gmem0_addr_1_reg_1638_reg[23]_i_3_n_7 ;
  wire \gmem0_addr_1_reg_1638_reg[23]_i_3_n_8 ;
  wire \gmem0_addr_1_reg_1638_reg[23]_i_3_n_9 ;
  wire \gmem0_addr_1_reg_1638_reg[27]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_1638_reg[27]_i_1_n_7 ;
  wire \gmem0_addr_1_reg_1638_reg[27]_i_1_n_8 ;
  wire \gmem0_addr_1_reg_1638_reg[27]_i_1_n_9 ;
  wire \gmem0_addr_1_reg_1638_reg[31]_i_2_n_7 ;
  wire \gmem0_addr_1_reg_1638_reg[31]_i_2_n_8 ;
  wire \gmem0_addr_1_reg_1638_reg[31]_i_2_n_9 ;
  wire \gmem0_addr_1_reg_1638_reg[3]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_1638_reg[3]_i_1_n_7 ;
  wire \gmem0_addr_1_reg_1638_reg[3]_i_1_n_8 ;
  wire \gmem0_addr_1_reg_1638_reg[3]_i_1_n_9 ;
  wire \gmem0_addr_1_reg_1638_reg[7]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_1638_reg[7]_i_1_n_7 ;
  wire \gmem0_addr_1_reg_1638_reg[7]_i_1_n_8 ;
  wire \gmem0_addr_1_reg_1638_reg[7]_i_1_n_9 ;
  wire [7:0]gmem0_addr_read_reg_1671;
  wire [31:0]gmem0_addr_reg_1655;
  wire gmem0_addr_reg_16550;
  wire gmem1_BVALID;
  wire [7:0]gmem1_RDATA;
  wire [29:0]gmem1_addr_2_reg_1644;
  wire \gmem1_addr_2_reg_1644[11]_i_10_n_6 ;
  wire \gmem1_addr_2_reg_1644[11]_i_11_n_6 ;
  wire \gmem1_addr_2_reg_1644[11]_i_12_n_6 ;
  wire \gmem1_addr_2_reg_1644[11]_i_3_n_6 ;
  wire \gmem1_addr_2_reg_1644[11]_i_4_n_6 ;
  wire \gmem1_addr_2_reg_1644[11]_i_5_n_6 ;
  wire \gmem1_addr_2_reg_1644[11]_i_6_n_6 ;
  wire \gmem1_addr_2_reg_1644[11]_i_7_n_6 ;
  wire \gmem1_addr_2_reg_1644[11]_i_8_n_6 ;
  wire \gmem1_addr_2_reg_1644[11]_i_9_n_6 ;
  wire \gmem1_addr_2_reg_1644[15]_i_10_n_6 ;
  wire \gmem1_addr_2_reg_1644[15]_i_3_n_6 ;
  wire \gmem1_addr_2_reg_1644[15]_i_4_n_6 ;
  wire \gmem1_addr_2_reg_1644[15]_i_5_n_6 ;
  wire \gmem1_addr_2_reg_1644[15]_i_6_n_6 ;
  wire \gmem1_addr_2_reg_1644[15]_i_7_n_6 ;
  wire \gmem1_addr_2_reg_1644[15]_i_8_n_6 ;
  wire \gmem1_addr_2_reg_1644[15]_i_9_n_6 ;
  wire \gmem1_addr_2_reg_1644[19]_i_10_n_6 ;
  wire \gmem1_addr_2_reg_1644[19]_i_3_n_6 ;
  wire \gmem1_addr_2_reg_1644[19]_i_4_n_6 ;
  wire \gmem1_addr_2_reg_1644[19]_i_5_n_6 ;
  wire \gmem1_addr_2_reg_1644[19]_i_6_n_6 ;
  wire \gmem1_addr_2_reg_1644[19]_i_7_n_6 ;
  wire \gmem1_addr_2_reg_1644[19]_i_8_n_6 ;
  wire \gmem1_addr_2_reg_1644[19]_i_9_n_6 ;
  wire \gmem1_addr_2_reg_1644[23]_i_10_n_6 ;
  wire \gmem1_addr_2_reg_1644[23]_i_11_n_6 ;
  wire \gmem1_addr_2_reg_1644[23]_i_2_n_6 ;
  wire \gmem1_addr_2_reg_1644[23]_i_4_n_6 ;
  wire \gmem1_addr_2_reg_1644[23]_i_5_n_6 ;
  wire \gmem1_addr_2_reg_1644[23]_i_6_n_6 ;
  wire \gmem1_addr_2_reg_1644[23]_i_7_n_6 ;
  wire \gmem1_addr_2_reg_1644[23]_i_8_n_6 ;
  wire \gmem1_addr_2_reg_1644[23]_i_9_n_6 ;
  wire \gmem1_addr_2_reg_1644[27]_i_2_n_6 ;
  wire \gmem1_addr_2_reg_1644[27]_i_3_n_6 ;
  wire \gmem1_addr_2_reg_1644[27]_i_4_n_6 ;
  wire \gmem1_addr_2_reg_1644[27]_i_5_n_6 ;
  wire \gmem1_addr_2_reg_1644[29]_i_2_n_6 ;
  wire \gmem1_addr_2_reg_1644[29]_i_3_n_6 ;
  wire \gmem1_addr_2_reg_1644[3]_i_2_n_6 ;
  wire \gmem1_addr_2_reg_1644[3]_i_3_n_6 ;
  wire \gmem1_addr_2_reg_1644[3]_i_4_n_6 ;
  wire \gmem1_addr_2_reg_1644[3]_i_5_n_6 ;
  wire \gmem1_addr_2_reg_1644[7]_i_2_n_6 ;
  wire \gmem1_addr_2_reg_1644[7]_i_3_n_6 ;
  wire \gmem1_addr_2_reg_1644[7]_i_4_n_6 ;
  wire \gmem1_addr_2_reg_1644[7]_i_5_n_6 ;
  wire [29:0]gmem1_addr_2_reg_1644_pp0_iter1_reg;
  wire \gmem1_addr_2_reg_1644_reg[11]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_1644_reg[11]_i_1_n_7 ;
  wire \gmem1_addr_2_reg_1644_reg[11]_i_1_n_8 ;
  wire \gmem1_addr_2_reg_1644_reg[11]_i_1_n_9 ;
  wire \gmem1_addr_2_reg_1644_reg[11]_i_2_n_6 ;
  wire \gmem1_addr_2_reg_1644_reg[11]_i_2_n_7 ;
  wire \gmem1_addr_2_reg_1644_reg[11]_i_2_n_8 ;
  wire \gmem1_addr_2_reg_1644_reg[11]_i_2_n_9 ;
  wire \gmem1_addr_2_reg_1644_reg[15]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_1644_reg[15]_i_1_n_7 ;
  wire \gmem1_addr_2_reg_1644_reg[15]_i_1_n_8 ;
  wire \gmem1_addr_2_reg_1644_reg[15]_i_1_n_9 ;
  wire \gmem1_addr_2_reg_1644_reg[15]_i_2_n_6 ;
  wire \gmem1_addr_2_reg_1644_reg[15]_i_2_n_7 ;
  wire \gmem1_addr_2_reg_1644_reg[15]_i_2_n_8 ;
  wire \gmem1_addr_2_reg_1644_reg[15]_i_2_n_9 ;
  wire \gmem1_addr_2_reg_1644_reg[19]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_1644_reg[19]_i_1_n_7 ;
  wire \gmem1_addr_2_reg_1644_reg[19]_i_1_n_8 ;
  wire \gmem1_addr_2_reg_1644_reg[19]_i_1_n_9 ;
  wire \gmem1_addr_2_reg_1644_reg[19]_i_2_n_6 ;
  wire \gmem1_addr_2_reg_1644_reg[19]_i_2_n_7 ;
  wire \gmem1_addr_2_reg_1644_reg[19]_i_2_n_8 ;
  wire \gmem1_addr_2_reg_1644_reg[19]_i_2_n_9 ;
  wire \gmem1_addr_2_reg_1644_reg[23]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_1644_reg[23]_i_1_n_7 ;
  wire \gmem1_addr_2_reg_1644_reg[23]_i_1_n_8 ;
  wire \gmem1_addr_2_reg_1644_reg[23]_i_1_n_9 ;
  wire \gmem1_addr_2_reg_1644_reg[23]_i_3_n_7 ;
  wire \gmem1_addr_2_reg_1644_reg[23]_i_3_n_8 ;
  wire \gmem1_addr_2_reg_1644_reg[23]_i_3_n_9 ;
  wire \gmem1_addr_2_reg_1644_reg[27]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_1644_reg[27]_i_1_n_7 ;
  wire \gmem1_addr_2_reg_1644_reg[27]_i_1_n_8 ;
  wire \gmem1_addr_2_reg_1644_reg[27]_i_1_n_9 ;
  wire \gmem1_addr_2_reg_1644_reg[29]_i_1_n_9 ;
  wire \gmem1_addr_2_reg_1644_reg[3]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_1644_reg[3]_i_1_n_7 ;
  wire \gmem1_addr_2_reg_1644_reg[3]_i_1_n_8 ;
  wire \gmem1_addr_2_reg_1644_reg[3]_i_1_n_9 ;
  wire \gmem1_addr_2_reg_1644_reg[7]_i_1_n_6 ;
  wire \gmem1_addr_2_reg_1644_reg[7]_i_1_n_7 ;
  wire \gmem1_addr_2_reg_1644_reg[7]_i_1_n_8 ;
  wire \gmem1_addr_2_reg_1644_reg[7]_i_1_n_9 ;
  wire [29:0]gmem1_addr_3_reg_1632;
  wire gmem1_addr_3_reg_16320;
  wire [29:0]gmem1_addr_3_reg_1632_pp0_iter1_reg;
  wire [29:0]gmem1_addr_6_reg_1887_reg__0;
  wire [13:8]grp_fu_466_p2;
  wire grp_getVal_fu_444_ap_ce;
  wire grp_getVal_fu_444_ap_start_reg;
  wire grp_getVal_fu_444_ap_start_reg14;
  wire grp_getVal_fu_444_ap_start_reg15;
  wire grp_getVal_fu_444_ap_start_reg15105_out;
  wire grp_getVal_fu_444_ap_start_reg_i_4_n_6;
  wire grp_getVal_fu_444_n_23;
  wire grp_getVal_fu_444_n_24;
  wire grp_getVal_fu_444_n_7;
  wire grp_getVal_fu_444_n_8;
  wire grp_getVal_fu_444_n_9;
  wire [10:0]i1_reg_389_reg;
  wire i2_reg_4000;
  wire \i2_reg_400[0]_i_5_n_6 ;
  wire \i2_reg_400[0]_i_6_n_6 ;
  wire \i2_reg_400[0]_i_7_n_6 ;
  wire \i2_reg_400[0]_i_8_n_6 ;
  wire [15:0]i2_reg_400_reg;
  wire \i2_reg_400_reg[0]_i_3_n_10 ;
  wire \i2_reg_400_reg[0]_i_3_n_11 ;
  wire \i2_reg_400_reg[0]_i_3_n_12 ;
  wire \i2_reg_400_reg[0]_i_3_n_13 ;
  wire \i2_reg_400_reg[0]_i_3_n_6 ;
  wire \i2_reg_400_reg[0]_i_3_n_7 ;
  wire \i2_reg_400_reg[0]_i_3_n_8 ;
  wire \i2_reg_400_reg[0]_i_3_n_9 ;
  wire \i2_reg_400_reg[12]_i_1_n_10 ;
  wire \i2_reg_400_reg[12]_i_1_n_11 ;
  wire \i2_reg_400_reg[12]_i_1_n_12 ;
  wire \i2_reg_400_reg[12]_i_1_n_13 ;
  wire \i2_reg_400_reg[12]_i_1_n_7 ;
  wire \i2_reg_400_reg[12]_i_1_n_8 ;
  wire \i2_reg_400_reg[12]_i_1_n_9 ;
  wire \i2_reg_400_reg[4]_i_1_n_10 ;
  wire \i2_reg_400_reg[4]_i_1_n_11 ;
  wire \i2_reg_400_reg[4]_i_1_n_12 ;
  wire \i2_reg_400_reg[4]_i_1_n_13 ;
  wire \i2_reg_400_reg[4]_i_1_n_6 ;
  wire \i2_reg_400_reg[4]_i_1_n_7 ;
  wire \i2_reg_400_reg[4]_i_1_n_8 ;
  wire \i2_reg_400_reg[4]_i_1_n_9 ;
  wire \i2_reg_400_reg[8]_i_1_n_10 ;
  wire \i2_reg_400_reg[8]_i_1_n_11 ;
  wire \i2_reg_400_reg[8]_i_1_n_12 ;
  wire \i2_reg_400_reg[8]_i_1_n_13 ;
  wire \i2_reg_400_reg[8]_i_1_n_6 ;
  wire \i2_reg_400_reg[8]_i_1_n_7 ;
  wire \i2_reg_400_reg[8]_i_1_n_8 ;
  wire \i2_reg_400_reg[8]_i_1_n_9 ;
  wire i3_reg_4110;
  wire \i3_reg_411[7]_i_4_n_6 ;
  wire \i3_reg_411[7]_i_5_n_6 ;
  wire \i3_reg_411[7]_i_6_n_6 ;
  wire \i3_reg_411[7]_i_7_n_6 ;
  wire [20:7]i3_reg_411_reg;
  wire \i3_reg_411_reg[11]_i_1_n_10 ;
  wire \i3_reg_411_reg[11]_i_1_n_11 ;
  wire \i3_reg_411_reg[11]_i_1_n_12 ;
  wire \i3_reg_411_reg[11]_i_1_n_13 ;
  wire \i3_reg_411_reg[11]_i_1_n_6 ;
  wire \i3_reg_411_reg[11]_i_1_n_7 ;
  wire \i3_reg_411_reg[11]_i_1_n_8 ;
  wire \i3_reg_411_reg[11]_i_1_n_9 ;
  wire \i3_reg_411_reg[15]_i_1_n_10 ;
  wire \i3_reg_411_reg[15]_i_1_n_11 ;
  wire \i3_reg_411_reg[15]_i_1_n_12 ;
  wire \i3_reg_411_reg[15]_i_1_n_13 ;
  wire \i3_reg_411_reg[15]_i_1_n_6 ;
  wire \i3_reg_411_reg[15]_i_1_n_7 ;
  wire \i3_reg_411_reg[15]_i_1_n_8 ;
  wire \i3_reg_411_reg[15]_i_1_n_9 ;
  wire \i3_reg_411_reg[19]_i_1_n_12 ;
  wire \i3_reg_411_reg[19]_i_1_n_13 ;
  wire \i3_reg_411_reg[19]_i_1_n_9 ;
  wire \i3_reg_411_reg[7]_i_3_n_10 ;
  wire \i3_reg_411_reg[7]_i_3_n_11 ;
  wire \i3_reg_411_reg[7]_i_3_n_12 ;
  wire \i3_reg_411_reg[7]_i_3_n_13 ;
  wire \i3_reg_411_reg[7]_i_3_n_6 ;
  wire \i3_reg_411_reg[7]_i_3_n_7 ;
  wire \i3_reg_411_reg[7]_i_3_n_8 ;
  wire \i3_reg_411_reg[7]_i_3_n_9 ;
  wire i4_reg_4220;
  wire \i4_reg_422[7]_i_3_n_6 ;
  wire \i4_reg_422[7]_i_4_n_6 ;
  wire \i4_reg_422[7]_i_5_n_6 ;
  wire \i4_reg_422[7]_i_6_n_6 ;
  wire [20:7]i4_reg_422_reg;
  wire \i4_reg_422_reg[11]_i_1_n_10 ;
  wire \i4_reg_422_reg[11]_i_1_n_11 ;
  wire \i4_reg_422_reg[11]_i_1_n_12 ;
  wire \i4_reg_422_reg[11]_i_1_n_13 ;
  wire \i4_reg_422_reg[11]_i_1_n_6 ;
  wire \i4_reg_422_reg[11]_i_1_n_7 ;
  wire \i4_reg_422_reg[11]_i_1_n_8 ;
  wire \i4_reg_422_reg[11]_i_1_n_9 ;
  wire \i4_reg_422_reg[15]_i_1_n_10 ;
  wire \i4_reg_422_reg[15]_i_1_n_11 ;
  wire \i4_reg_422_reg[15]_i_1_n_12 ;
  wire \i4_reg_422_reg[15]_i_1_n_13 ;
  wire \i4_reg_422_reg[15]_i_1_n_6 ;
  wire \i4_reg_422_reg[15]_i_1_n_7 ;
  wire \i4_reg_422_reg[15]_i_1_n_8 ;
  wire \i4_reg_422_reg[15]_i_1_n_9 ;
  wire \i4_reg_422_reg[19]_i_1_n_12 ;
  wire \i4_reg_422_reg[19]_i_1_n_13 ;
  wire \i4_reg_422_reg[19]_i_1_n_9 ;
  wire \i4_reg_422_reg[7]_i_2_n_10 ;
  wire \i4_reg_422_reg[7]_i_2_n_11 ;
  wire \i4_reg_422_reg[7]_i_2_n_12 ;
  wire \i4_reg_422_reg[7]_i_2_n_13 ;
  wire \i4_reg_422_reg[7]_i_2_n_6 ;
  wire \i4_reg_422_reg[7]_i_2_n_7 ;
  wire \i4_reg_422_reg[7]_i_2_n_8 ;
  wire \i4_reg_422_reg[7]_i_2_n_9 ;
  wire i5_reg_4330;
  wire \i5_reg_433[0]_i_5_n_6 ;
  wire \i5_reg_433[0]_i_6_n_6 ;
  wire \i5_reg_433[0]_i_7_n_6 ;
  wire \i5_reg_433[0]_i_8_n_6 ;
  wire \i5_reg_433[0]_i_9_n_6 ;
  wire [20:0]i5_reg_433_reg;
  wire \i5_reg_433_reg[0]_i_3_n_10 ;
  wire \i5_reg_433_reg[0]_i_3_n_11 ;
  wire \i5_reg_433_reg[0]_i_3_n_12 ;
  wire \i5_reg_433_reg[0]_i_3_n_13 ;
  wire \i5_reg_433_reg[0]_i_3_n_6 ;
  wire \i5_reg_433_reg[0]_i_3_n_7 ;
  wire \i5_reg_433_reg[0]_i_3_n_8 ;
  wire \i5_reg_433_reg[0]_i_3_n_9 ;
  wire \i5_reg_433_reg[12]_i_1_n_10 ;
  wire \i5_reg_433_reg[12]_i_1_n_11 ;
  wire \i5_reg_433_reg[12]_i_1_n_12 ;
  wire \i5_reg_433_reg[12]_i_1_n_13 ;
  wire \i5_reg_433_reg[12]_i_1_n_6 ;
  wire \i5_reg_433_reg[12]_i_1_n_7 ;
  wire \i5_reg_433_reg[12]_i_1_n_8 ;
  wire \i5_reg_433_reg[12]_i_1_n_9 ;
  wire \i5_reg_433_reg[16]_i_1_n_10 ;
  wire \i5_reg_433_reg[16]_i_1_n_11 ;
  wire \i5_reg_433_reg[16]_i_1_n_12 ;
  wire \i5_reg_433_reg[16]_i_1_n_13 ;
  wire \i5_reg_433_reg[16]_i_1_n_6 ;
  wire \i5_reg_433_reg[16]_i_1_n_7 ;
  wire \i5_reg_433_reg[16]_i_1_n_8 ;
  wire \i5_reg_433_reg[16]_i_1_n_9 ;
  wire \i5_reg_433_reg[20]_i_1_n_13 ;
  wire \i5_reg_433_reg[4]_i_1_n_10 ;
  wire \i5_reg_433_reg[4]_i_1_n_11 ;
  wire \i5_reg_433_reg[4]_i_1_n_12 ;
  wire \i5_reg_433_reg[4]_i_1_n_13 ;
  wire \i5_reg_433_reg[4]_i_1_n_6 ;
  wire \i5_reg_433_reg[4]_i_1_n_7 ;
  wire \i5_reg_433_reg[4]_i_1_n_8 ;
  wire \i5_reg_433_reg[4]_i_1_n_9 ;
  wire \i5_reg_433_reg[8]_i_1_n_10 ;
  wire \i5_reg_433_reg[8]_i_1_n_11 ;
  wire \i5_reg_433_reg[8]_i_1_n_12 ;
  wire \i5_reg_433_reg[8]_i_1_n_13 ;
  wire \i5_reg_433_reg[8]_i_1_n_6 ;
  wire \i5_reg_433_reg[8]_i_1_n_7 ;
  wire \i5_reg_433_reg[8]_i_1_n_8 ;
  wire \i5_reg_433_reg[8]_i_1_n_9 ;
  wire [10:0]i_mid2_fu_831_p3;
  wire [10:0]i_mid2_reg_1627;
  wire i_mid2_reg_16270;
  wire \i_mid2_reg_1627[10]_i_10_n_6 ;
  wire \i_mid2_reg_1627[10]_i_11_n_6 ;
  wire \i_mid2_reg_1627[10]_i_12_n_6 ;
  wire \i_mid2_reg_1627[10]_i_13_n_6 ;
  wire \i_mid2_reg_1627[10]_i_3_n_6 ;
  wire \i_mid2_reg_1627[10]_i_4_n_6 ;
  wire \i_mid2_reg_1627[10]_i_5_n_6 ;
  wire \i_mid2_reg_1627[10]_i_6_n_6 ;
  wire \i_mid2_reg_1627[10]_i_7_n_6 ;
  wire \i_mid2_reg_1627[10]_i_8_n_6 ;
  wire \i_mid2_reg_1627[10]_i_9_n_6 ;
  wire \i_mid2_reg_1627[2]_i_2_n_6 ;
  wire \i_mid2_reg_1627[3]_i_2_n_6 ;
  wire \i_mid2_reg_1627[3]_i_3_n_6 ;
  wire \i_mid2_reg_1627[4]_i_1_n_6 ;
  wire \i_mid2_reg_1627[4]_i_2_n_6 ;
  wire \i_mid2_reg_1627[5]_i_2_n_6 ;
  wire \i_mid2_reg_1627[5]_i_3_n_6 ;
  wire \i_mid2_reg_1627[6]_i_2_n_6 ;
  wire \i_mid2_reg_1627[6]_i_3_n_6 ;
  wire \i_mid2_reg_1627[7]_i_2_n_6 ;
  wire \i_mid2_reg_1627[8]_i_2_n_6 ;
  wire i_reg_367;
  wire \i_reg_367_reg_n_6_[0] ;
  wire \i_reg_367_reg_n_6_[10] ;
  wire \i_reg_367_reg_n_6_[1] ;
  wire \i_reg_367_reg_n_6_[2] ;
  wire \i_reg_367_reg_n_6_[3] ;
  wire \i_reg_367_reg_n_6_[4] ;
  wire \i_reg_367_reg_n_6_[5] ;
  wire \i_reg_367_reg_n_6_[6] ;
  wire \i_reg_367_reg_n_6_[7] ;
  wire \i_reg_367_reg_n_6_[8] ;
  wire \i_reg_367_reg_n_6_[9] ;
  wire \indvar_flatten_next_reg_1591[0]_i_3_n_6 ;
  wire \indvar_flatten_next_reg_1591[0]_i_4_n_6 ;
  wire \indvar_flatten_next_reg_1591[0]_i_5_n_6 ;
  wire \indvar_flatten_next_reg_1591[0]_i_6_n_6 ;
  wire \indvar_flatten_next_reg_1591[12]_i_2_n_6 ;
  wire \indvar_flatten_next_reg_1591[12]_i_3_n_6 ;
  wire \indvar_flatten_next_reg_1591[12]_i_4_n_6 ;
  wire \indvar_flatten_next_reg_1591[12]_i_5_n_6 ;
  wire \indvar_flatten_next_reg_1591[16]_i_2_n_6 ;
  wire \indvar_flatten_next_reg_1591[16]_i_3_n_6 ;
  wire \indvar_flatten_next_reg_1591[16]_i_4_n_6 ;
  wire \indvar_flatten_next_reg_1591[16]_i_5_n_6 ;
  wire \indvar_flatten_next_reg_1591[20]_i_2_n_6 ;
  wire \indvar_flatten_next_reg_1591[4]_i_2_n_6 ;
  wire \indvar_flatten_next_reg_1591[4]_i_3_n_6 ;
  wire \indvar_flatten_next_reg_1591[4]_i_4_n_6 ;
  wire \indvar_flatten_next_reg_1591[4]_i_5_n_6 ;
  wire \indvar_flatten_next_reg_1591[8]_i_2_n_6 ;
  wire \indvar_flatten_next_reg_1591[8]_i_3_n_6 ;
  wire \indvar_flatten_next_reg_1591[8]_i_4_n_6 ;
  wire \indvar_flatten_next_reg_1591[8]_i_5_n_6 ;
  wire [20:0]indvar_flatten_next_reg_1591_reg;
  wire \indvar_flatten_next_reg_1591_reg[0]_i_2_n_10 ;
  wire \indvar_flatten_next_reg_1591_reg[0]_i_2_n_11 ;
  wire \indvar_flatten_next_reg_1591_reg[0]_i_2_n_12 ;
  wire \indvar_flatten_next_reg_1591_reg[0]_i_2_n_13 ;
  wire \indvar_flatten_next_reg_1591_reg[0]_i_2_n_6 ;
  wire \indvar_flatten_next_reg_1591_reg[0]_i_2_n_7 ;
  wire \indvar_flatten_next_reg_1591_reg[0]_i_2_n_8 ;
  wire \indvar_flatten_next_reg_1591_reg[0]_i_2_n_9 ;
  wire \indvar_flatten_next_reg_1591_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_next_reg_1591_reg[12]_i_1_n_11 ;
  wire \indvar_flatten_next_reg_1591_reg[12]_i_1_n_12 ;
  wire \indvar_flatten_next_reg_1591_reg[12]_i_1_n_13 ;
  wire \indvar_flatten_next_reg_1591_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_1591_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_1591_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_next_reg_1591_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_next_reg_1591_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_next_reg_1591_reg[16]_i_1_n_11 ;
  wire \indvar_flatten_next_reg_1591_reg[16]_i_1_n_12 ;
  wire \indvar_flatten_next_reg_1591_reg[16]_i_1_n_13 ;
  wire \indvar_flatten_next_reg_1591_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_1591_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_1591_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_next_reg_1591_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_next_reg_1591_reg[20]_i_1_n_13 ;
  wire \indvar_flatten_next_reg_1591_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_next_reg_1591_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_next_reg_1591_reg[4]_i_1_n_12 ;
  wire \indvar_flatten_next_reg_1591_reg[4]_i_1_n_13 ;
  wire \indvar_flatten_next_reg_1591_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_1591_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_1591_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_next_reg_1591_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_next_reg_1591_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_next_reg_1591_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_next_reg_1591_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_next_reg_1591_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_next_reg_1591_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_1591_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_1591_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_next_reg_1591_reg[8]_i_1_n_9 ;
  wire [20:0]indvar_flatten_reg_356;
  wire \indvar_flatten_reg_356[20]_i_2_n_6 ;
  wire [31:0]inter_pix;
  wire [31:0]inter_pix2_sum6_fu_927_p2;
  wire interrupt;
  wire [10:0]j_1_fu_951_p2;
  wire [10:0]j_1_reg_1676;
  wire j_1_reg_16760;
  wire \j_1_reg_1676[10]_i_3_n_6 ;
  wire j_mid2_reg_1596;
  wire j_mid2_reg_15960;
  wire \j_mid2_reg_1596[10]_i_10_n_6 ;
  wire \j_mid2_reg_1596[10]_i_11_n_6 ;
  wire \j_mid2_reg_1596[10]_i_12_n_6 ;
  wire \j_mid2_reg_1596[10]_i_13_n_6 ;
  wire \j_mid2_reg_1596[10]_i_14_n_6 ;
  wire \j_mid2_reg_1596[10]_i_15_n_6 ;
  wire \j_mid2_reg_1596[10]_i_16_n_6 ;
  wire \j_mid2_reg_1596[10]_i_17_n_6 ;
  wire \j_mid2_reg_1596[10]_i_18_n_6 ;
  wire \j_mid2_reg_1596[10]_i_19_n_6 ;
  wire \j_mid2_reg_1596[10]_i_20_n_6 ;
  wire \j_mid2_reg_1596[10]_i_21_n_6 ;
  wire \j_mid2_reg_1596[10]_i_22_n_6 ;
  wire \j_mid2_reg_1596[10]_i_23_n_6 ;
  wire \j_mid2_reg_1596[10]_i_24_n_6 ;
  wire \j_mid2_reg_1596[10]_i_25_n_6 ;
  wire \j_mid2_reg_1596[10]_i_26_n_6 ;
  wire \j_mid2_reg_1596[10]_i_27_n_6 ;
  wire \j_mid2_reg_1596[10]_i_5_n_6 ;
  wire \j_mid2_reg_1596[10]_i_6_n_6 ;
  wire \j_mid2_reg_1596[10]_i_7_n_6 ;
  wire \j_mid2_reg_1596[10]_i_8_n_6 ;
  wire \j_mid2_reg_1596[10]_i_9_n_6 ;
  wire \j_mid2_reg_1596_reg_n_6_[0] ;
  wire \j_mid2_reg_1596_reg_n_6_[10] ;
  wire \j_mid2_reg_1596_reg_n_6_[1] ;
  wire \j_mid2_reg_1596_reg_n_6_[2] ;
  wire \j_mid2_reg_1596_reg_n_6_[3] ;
  wire \j_mid2_reg_1596_reg_n_6_[4] ;
  wire \j_mid2_reg_1596_reg_n_6_[5] ;
  wire \j_mid2_reg_1596_reg_n_6_[6] ;
  wire \j_mid2_reg_1596_reg_n_6_[7] ;
  wire \j_mid2_reg_1596_reg_n_6_[8] ;
  wire \j_mid2_reg_1596_reg_n_6_[9] ;
  wire [10:0]j_reg_378;
  wire [31:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [31:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:2]\^m_axi_gmem1_AWADDR ;
  wire [3:0]\^m_axi_gmem1_AWLEN ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire or_cond_mid2_fu_741_p3;
  wire \or_cond_mid2_reg_1613[0]_i_10_n_6 ;
  wire \or_cond_mid2_reg_1613[0]_i_11_n_6 ;
  wire \or_cond_mid2_reg_1613[0]_i_12_n_6 ;
  wire \or_cond_mid2_reg_1613[0]_i_13_n_6 ;
  wire \or_cond_mid2_reg_1613[0]_i_14_n_6 ;
  wire \or_cond_mid2_reg_1613[0]_i_15_n_6 ;
  wire \or_cond_mid2_reg_1613[0]_i_2_n_6 ;
  wire \or_cond_mid2_reg_1613[0]_i_3_n_6 ;
  wire \or_cond_mid2_reg_1613[0]_i_4_n_6 ;
  wire \or_cond_mid2_reg_1613[0]_i_5_n_6 ;
  wire \or_cond_mid2_reg_1613[0]_i_6_n_6 ;
  wire \or_cond_mid2_reg_1613[0]_i_7_n_6 ;
  wire \or_cond_mid2_reg_1613[0]_i_8_n_6 ;
  wire \or_cond_mid2_reg_1613[0]_i_9_n_6 ;
  wire \or_cond_mid2_reg_1613_pp0_iter1_reg[0]_i_1_n_6 ;
  wire \or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0] ;
  wire \or_cond_mid2_reg_1613_reg_n_6_[0] ;
  wire [31:2]out_pix;
  wire [29:7]out_pix4_sum1_fu_1470_p2;
  wire [29:0]out_pix4_sum1_reg_1851;
  wire out_pix4_sum1_reg_18510;
  wire \out_pix4_sum1_reg_1851[10]_i_2_n_6 ;
  wire \out_pix4_sum1_reg_1851[10]_i_3_n_6 ;
  wire \out_pix4_sum1_reg_1851[10]_i_4_n_6 ;
  wire \out_pix4_sum1_reg_1851[10]_i_5_n_6 ;
  wire \out_pix4_sum1_reg_1851[14]_i_2_n_6 ;
  wire \out_pix4_sum1_reg_1851[14]_i_3_n_6 ;
  wire \out_pix4_sum1_reg_1851[14]_i_4_n_6 ;
  wire \out_pix4_sum1_reg_1851[14]_i_5_n_6 ;
  wire \out_pix4_sum1_reg_1851[18]_i_2_n_6 ;
  wire \out_pix4_sum1_reg_1851[18]_i_3_n_6 ;
  wire \out_pix4_sum1_reg_1851[18]_i_4_n_6 ;
  wire \out_pix4_sum1_reg_1851[18]_i_5_n_6 ;
  wire \out_pix4_sum1_reg_1851[22]_i_2_n_6 ;
  wire \out_pix4_sum1_reg_1851[22]_i_3_n_6 ;
  wire \out_pix4_sum1_reg_1851[29]_i_4_n_6 ;
  wire \out_pix4_sum1_reg_1851_reg[10]_i_1_n_6 ;
  wire \out_pix4_sum1_reg_1851_reg[10]_i_1_n_7 ;
  wire \out_pix4_sum1_reg_1851_reg[10]_i_1_n_8 ;
  wire \out_pix4_sum1_reg_1851_reg[10]_i_1_n_9 ;
  wire \out_pix4_sum1_reg_1851_reg[14]_i_1_n_6 ;
  wire \out_pix4_sum1_reg_1851_reg[14]_i_1_n_7 ;
  wire \out_pix4_sum1_reg_1851_reg[14]_i_1_n_8 ;
  wire \out_pix4_sum1_reg_1851_reg[14]_i_1_n_9 ;
  wire \out_pix4_sum1_reg_1851_reg[18]_i_1_n_6 ;
  wire \out_pix4_sum1_reg_1851_reg[18]_i_1_n_7 ;
  wire \out_pix4_sum1_reg_1851_reg[18]_i_1_n_8 ;
  wire \out_pix4_sum1_reg_1851_reg[18]_i_1_n_9 ;
  wire \out_pix4_sum1_reg_1851_reg[22]_i_1_n_6 ;
  wire \out_pix4_sum1_reg_1851_reg[22]_i_1_n_7 ;
  wire \out_pix4_sum1_reg_1851_reg[22]_i_1_n_8 ;
  wire \out_pix4_sum1_reg_1851_reg[22]_i_1_n_9 ;
  wire \out_pix4_sum1_reg_1851_reg[26]_i_1_n_6 ;
  wire \out_pix4_sum1_reg_1851_reg[26]_i_1_n_7 ;
  wire \out_pix4_sum1_reg_1851_reg[26]_i_1_n_8 ;
  wire \out_pix4_sum1_reg_1851_reg[26]_i_1_n_9 ;
  wire \out_pix4_sum1_reg_1851_reg[29]_i_2_n_8 ;
  wire \out_pix4_sum1_reg_1851_reg[29]_i_2_n_9 ;
  wire [29:0]out_pix4_sum2_fu_1501_p2;
  wire [29:0]out_pix4_sum2_reg_1871;
  wire out_pix4_sum2_reg_18710;
  wire \out_pix4_sum2_reg_1871[12]_i_2_n_6 ;
  wire \out_pix4_sum2_reg_1871[12]_i_3_n_6 ;
  wire \out_pix4_sum2_reg_1871[12]_i_4_n_6 ;
  wire \out_pix4_sum2_reg_1871[12]_i_5_n_6 ;
  wire \out_pix4_sum2_reg_1871[16]_i_2_n_6 ;
  wire \out_pix4_sum2_reg_1871[16]_i_3_n_6 ;
  wire \out_pix4_sum2_reg_1871[16]_i_4_n_6 ;
  wire \out_pix4_sum2_reg_1871[16]_i_5_n_6 ;
  wire \out_pix4_sum2_reg_1871[20]_i_2_n_6 ;
  wire \out_pix4_sum2_reg_1871[20]_i_3_n_6 ;
  wire \out_pix4_sum2_reg_1871[20]_i_4_n_6 ;
  wire \out_pix4_sum2_reg_1871[20]_i_5_n_6 ;
  wire \out_pix4_sum2_reg_1871[29]_i_4_n_6 ;
  wire \out_pix4_sum2_reg_1871[4]_i_2_n_6 ;
  wire \out_pix4_sum2_reg_1871[4]_i_3_n_6 ;
  wire \out_pix4_sum2_reg_1871[4]_i_4_n_6 ;
  wire \out_pix4_sum2_reg_1871[4]_i_5_n_6 ;
  wire \out_pix4_sum2_reg_1871[8]_i_2_n_6 ;
  wire \out_pix4_sum2_reg_1871[8]_i_3_n_6 ;
  wire \out_pix4_sum2_reg_1871[8]_i_4_n_6 ;
  wire \out_pix4_sum2_reg_1871[8]_i_5_n_6 ;
  wire \out_pix4_sum2_reg_1871_reg[12]_i_1_n_6 ;
  wire \out_pix4_sum2_reg_1871_reg[12]_i_1_n_7 ;
  wire \out_pix4_sum2_reg_1871_reg[12]_i_1_n_8 ;
  wire \out_pix4_sum2_reg_1871_reg[12]_i_1_n_9 ;
  wire \out_pix4_sum2_reg_1871_reg[16]_i_1_n_6 ;
  wire \out_pix4_sum2_reg_1871_reg[16]_i_1_n_7 ;
  wire \out_pix4_sum2_reg_1871_reg[16]_i_1_n_8 ;
  wire \out_pix4_sum2_reg_1871_reg[16]_i_1_n_9 ;
  wire \out_pix4_sum2_reg_1871_reg[20]_i_1_n_6 ;
  wire \out_pix4_sum2_reg_1871_reg[20]_i_1_n_7 ;
  wire \out_pix4_sum2_reg_1871_reg[20]_i_1_n_8 ;
  wire \out_pix4_sum2_reg_1871_reg[20]_i_1_n_9 ;
  wire \out_pix4_sum2_reg_1871_reg[24]_i_1_n_6 ;
  wire \out_pix4_sum2_reg_1871_reg[24]_i_1_n_7 ;
  wire \out_pix4_sum2_reg_1871_reg[24]_i_1_n_8 ;
  wire \out_pix4_sum2_reg_1871_reg[24]_i_1_n_9 ;
  wire \out_pix4_sum2_reg_1871_reg[28]_i_1_n_6 ;
  wire \out_pix4_sum2_reg_1871_reg[28]_i_1_n_7 ;
  wire \out_pix4_sum2_reg_1871_reg[28]_i_1_n_8 ;
  wire \out_pix4_sum2_reg_1871_reg[28]_i_1_n_9 ;
  wire \out_pix4_sum2_reg_1871_reg[4]_i_1_n_6 ;
  wire \out_pix4_sum2_reg_1871_reg[4]_i_1_n_7 ;
  wire \out_pix4_sum2_reg_1871_reg[4]_i_1_n_8 ;
  wire \out_pix4_sum2_reg_1871_reg[4]_i_1_n_9 ;
  wire \out_pix4_sum2_reg_1871_reg[8]_i_1_n_6 ;
  wire \out_pix4_sum2_reg_1871_reg[8]_i_1_n_7 ;
  wire \out_pix4_sum2_reg_1871_reg[8]_i_1_n_8 ;
  wire \out_pix4_sum2_reg_1871_reg[8]_i_1_n_9 ;
  wire [29:0]out_pix4_sum5_fu_904_p2;
  wire [29:6]out_pix4_sum8_fu_1433_p2;
  wire [29:0]out_pix4_sum8_reg_1827;
  wire \out_pix4_sum8_reg_1827[13]_i_2_n_6 ;
  wire \out_pix4_sum8_reg_1827[13]_i_3_n_6 ;
  wire \out_pix4_sum8_reg_1827[13]_i_4_n_6 ;
  wire \out_pix4_sum8_reg_1827[17]_i_2_n_6 ;
  wire \out_pix4_sum8_reg_1827[17]_i_3_n_6 ;
  wire \out_pix4_sum8_reg_1827[17]_i_4_n_6 ;
  wire \out_pix4_sum8_reg_1827[21]_i_2_n_6 ;
  wire \out_pix4_sum8_reg_1827[21]_i_3_n_6 ;
  wire \out_pix4_sum8_reg_1827[21]_i_4_n_6 ;
  wire \out_pix4_sum8_reg_1827[9]_i_2_n_6 ;
  wire \out_pix4_sum8_reg_1827_reg[13]_i_1_n_6 ;
  wire \out_pix4_sum8_reg_1827_reg[13]_i_1_n_7 ;
  wire \out_pix4_sum8_reg_1827_reg[13]_i_1_n_8 ;
  wire \out_pix4_sum8_reg_1827_reg[13]_i_1_n_9 ;
  wire \out_pix4_sum8_reg_1827_reg[17]_i_1_n_6 ;
  wire \out_pix4_sum8_reg_1827_reg[17]_i_1_n_7 ;
  wire \out_pix4_sum8_reg_1827_reg[17]_i_1_n_8 ;
  wire \out_pix4_sum8_reg_1827_reg[17]_i_1_n_9 ;
  wire \out_pix4_sum8_reg_1827_reg[21]_i_1_n_6 ;
  wire \out_pix4_sum8_reg_1827_reg[21]_i_1_n_7 ;
  wire \out_pix4_sum8_reg_1827_reg[21]_i_1_n_8 ;
  wire \out_pix4_sum8_reg_1827_reg[21]_i_1_n_9 ;
  wire \out_pix4_sum8_reg_1827_reg[25]_i_1_n_6 ;
  wire \out_pix4_sum8_reg_1827_reg[25]_i_1_n_7 ;
  wire \out_pix4_sum8_reg_1827_reg[25]_i_1_n_8 ;
  wire \out_pix4_sum8_reg_1827_reg[25]_i_1_n_9 ;
  wire \out_pix4_sum8_reg_1827_reg[29]_i_1_n_7 ;
  wire \out_pix4_sum8_reg_1827_reg[29]_i_1_n_8 ;
  wire \out_pix4_sum8_reg_1827_reg[29]_i_1_n_9 ;
  wire \out_pix4_sum8_reg_1827_reg[9]_i_1_n_6 ;
  wire \out_pix4_sum8_reg_1827_reg[9]_i_1_n_7 ;
  wire \out_pix4_sum8_reg_1827_reg[9]_i_1_n_8 ;
  wire \out_pix4_sum8_reg_1827_reg[9]_i_1_n_9 ;
  wire p_189_in;
  wire p_222_in;
  wire p_31_in;
  wire p_i1_fu_1395_p3;
  wire p_i_fu_1208_p3;
  wire [13:0]reg_470;
  wire reg_4700;
  wire \reg_470[10]_i_2_n_6 ;
  wire \reg_470[10]_i_3_n_6 ;
  wire \reg_470[10]_i_4_n_6 ;
  wire \reg_470[10]_i_5_n_6 ;
  wire \reg_470_reg[10]_i_1_n_6 ;
  wire \reg_470_reg[10]_i_1_n_7 ;
  wire \reg_470_reg[10]_i_1_n_8 ;
  wire \reg_470_reg[10]_i_1_n_9 ;
  wire \reg_470_reg[13]_i_2_n_8 ;
  wire \reg_470_reg[13]_i_2_n_9 ;
  wire [7:0]reg_475;
  wire reg_4750;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [10:0]sel0;
  wire sobel_filter_AXILiteS_s_axi_U_n_10;
  wire sobel_filter_AXILiteS_s_axi_U_n_6;
  wire sobel_filter_gmem0_m_axi_U_n_10;
  wire sobel_filter_gmem0_m_axi_U_n_11;
  wire sobel_filter_gmem0_m_axi_U_n_9;
  wire sobel_filter_gmem1_m_axi_U_n_10;
  wire sobel_filter_gmem1_m_axi_U_n_12;
  wire sobel_filter_gmem1_m_axi_U_n_13;
  wire sobel_filter_gmem1_m_axi_U_n_15;
  wire sobel_filter_gmem1_m_axi_U_n_167;
  wire sobel_filter_gmem1_m_axi_U_n_169;
  wire sobel_filter_gmem1_m_axi_U_n_17;
  wire sobel_filter_gmem1_m_axi_U_n_18;
  wire sobel_filter_gmem1_m_axi_U_n_20;
  wire sobel_filter_gmem1_m_axi_U_n_22;
  wire sobel_filter_gmem1_m_axi_U_n_46;
  wire sobel_filter_gmem1_m_axi_U_n_48;
  wire sobel_filter_gmem1_m_axi_U_n_49;
  wire sobel_filter_gmem1_m_axi_U_n_50;
  wire sobel_filter_gmem1_m_axi_U_n_52;
  wire sobel_filter_gmem1_m_axi_U_n_53;
  wire sobel_filter_gmem1_m_axi_U_n_57;
  wire sobel_filter_gmem1_m_axi_U_n_59;
  wire sobel_filter_gmem1_m_axi_U_n_6;
  wire sobel_filter_gmem1_m_axi_U_n_60;
  wire sobel_filter_gmem1_m_axi_U_n_61;
  wire sobel_filter_gmem1_m_axi_U_n_62;
  wire sobel_filter_gmem1_m_axi_U_n_63;
  wire sobel_filter_gmem1_m_axi_U_n_71;
  wire sobel_filter_gmem1_m_axi_U_n_75;
  wire sobel_filter_gmem1_m_axi_U_n_76;
  wire sobel_filter_gmem1_m_axi_U_n_77;
  wire sobel_filter_gmem1_m_axi_U_n_78;
  wire sobel_filter_gmem1_m_axi_U_n_79;
  wire sobel_filter_gmem1_m_axi_U_n_80;
  wire sobel_filter_gmem1_m_axi_U_n_81;
  wire sobel_filter_gmem1_m_axi_U_n_82;
  wire sobel_filter_gmem1_m_axi_U_n_83;
  wire sobel_filter_gmem1_m_axi_U_n_84;
  wire sobel_filter_gmem1_m_axi_U_n_85;
  wire sobel_filter_gmem1_m_axi_U_n_86;
  wire sobel_filter_gmem1_m_axi_U_n_87;
  wire sobel_filter_gmem1_m_axi_U_n_88;
  wire sobel_filter_gmem1_m_axi_U_n_89;
  wire sobel_filter_gmem1_m_axi_U_n_90;
  wire sobel_filter_gmem1_m_axi_U_n_91;
  wire sobel_filter_gmem1_m_axi_U_n_92;
  wire sobel_filter_gmem1_m_axi_U_n_93;
  wire sobel_filter_gmem1_m_axi_U_n_94;
  wire sobel_filter_gmem1_m_axi_U_n_95;
  wire superCache_U_n_14;
  wire superCache_U_n_15;
  wire superCache_U_n_16;
  wire superCache_U_n_17;
  wire superCache_U_n_18;
  wire superCache_U_n_19;
  wire superCache_U_n_20;
  wire superCache_U_n_21;
  wire superCache_U_n_22;
  wire superCache_U_n_23;
  wire superCache_U_n_24;
  wire superCache_U_n_25;
  wire superCache_U_n_26;
  wire superCache_U_n_27;
  wire superCache_U_n_28;
  wire superCache_U_n_59;
  wire superCache_U_n_6;
  wire superCache_U_n_60;
  wire superCache_U_n_61;
  wire superCache_U_n_62;
  wire superCache_U_n_63;
  wire superCache_U_n_64;
  wire superCache_U_n_65;
  wire superCache_U_n_66;
  wire superCache_U_n_67;
  wire superCache_U_n_68;
  wire superCache_U_n_7;
  wire [12:0]superCache_address0;
  wire superCache_ce0;
  wire [7:0]superCache_q0;
  wire superCache_we0;
  wire [8:0]tmp13_fu_1002_p2;
  wire [8:0]tmp13_reg_1751;
  wire tmp13_reg_17510;
  wire \tmp13_reg_1751[3]_i_2_n_6 ;
  wire \tmp13_reg_1751[3]_i_3_n_6 ;
  wire \tmp13_reg_1751[3]_i_4_n_6 ;
  wire \tmp13_reg_1751[3]_i_5_n_6 ;
  wire \tmp13_reg_1751[7]_i_2_n_6 ;
  wire \tmp13_reg_1751[7]_i_3_n_6 ;
  wire \tmp13_reg_1751[7]_i_4_n_6 ;
  wire \tmp13_reg_1751[7]_i_5_n_6 ;
  wire \tmp13_reg_1751_reg[3]_i_1_n_6 ;
  wire \tmp13_reg_1751_reg[3]_i_1_n_7 ;
  wire \tmp13_reg_1751_reg[3]_i_1_n_8 ;
  wire \tmp13_reg_1751_reg[3]_i_1_n_9 ;
  wire \tmp13_reg_1751_reg[7]_i_1_n_6 ;
  wire \tmp13_reg_1751_reg[7]_i_1_n_7 ;
  wire \tmp13_reg_1751_reg[7]_i_1_n_8 ;
  wire \tmp13_reg_1751_reg[7]_i_1_n_9 ;
  wire [8:0]tmp8_fu_1143_p2;
  wire [8:0]tmp8_reg_1782;
  wire tmp8_reg_17820;
  wire \tmp8_reg_1782[3]_i_2_n_6 ;
  wire \tmp8_reg_1782[3]_i_3_n_6 ;
  wire \tmp8_reg_1782[3]_i_4_n_6 ;
  wire \tmp8_reg_1782[3]_i_5_n_6 ;
  wire \tmp8_reg_1782[7]_i_2_n_6 ;
  wire \tmp8_reg_1782[7]_i_3_n_6 ;
  wire \tmp8_reg_1782[7]_i_4_n_6 ;
  wire \tmp8_reg_1782[7]_i_5_n_6 ;
  wire \tmp8_reg_1782_reg[3]_i_1_n_6 ;
  wire \tmp8_reg_1782_reg[3]_i_1_n_7 ;
  wire \tmp8_reg_1782_reg[3]_i_1_n_8 ;
  wire \tmp8_reg_1782_reg[3]_i_1_n_9 ;
  wire \tmp8_reg_1782_reg[7]_i_1_n_6 ;
  wire \tmp8_reg_1782_reg[7]_i_1_n_7 ;
  wire \tmp8_reg_1782_reg[7]_i_1_n_8 ;
  wire \tmp8_reg_1782_reg[7]_i_1_n_9 ;
  wire \tmp_10_reg_1818[0]_i_2_n_6 ;
  wire \tmp_10_reg_1818[0]_i_3_n_6 ;
  wire \tmp_10_reg_1818[0]_i_4_n_6 ;
  wire \tmp_10_reg_1818_reg_n_6_[0] ;
  wire [12:7]tmp_13_cast_fu_919_p1;
  wire [22:13]tmp_13_cast_fu_919_p1__0;
  wire \tmp_13_cast_reg_1650[10]_i_2_n_6 ;
  wire \tmp_13_cast_reg_1650[10]_i_3_n_6 ;
  wire \tmp_13_cast_reg_1650[10]_i_4_n_6 ;
  wire \tmp_13_cast_reg_1650[10]_i_5_n_6 ;
  wire \tmp_13_cast_reg_1650_reg[10]_i_1_n_6 ;
  wire \tmp_13_cast_reg_1650_reg[10]_i_1_n_7 ;
  wire \tmp_13_cast_reg_1650_reg[10]_i_1_n_8 ;
  wire \tmp_13_cast_reg_1650_reg[10]_i_1_n_9 ;
  wire \tmp_13_cast_reg_1650_reg[12]_i_1_n_6 ;
  wire \tmp_13_cast_reg_1650_reg[12]_i_1_n_7 ;
  wire \tmp_13_cast_reg_1650_reg[12]_i_1_n_8 ;
  wire \tmp_13_cast_reg_1650_reg[12]_i_1_n_9 ;
  wire [12:0]tmp_13_cast_reg_1650_reg__0;
  wire [12:7]tmp_15_fu_946_p2;
  wire [12:0]tmp_15_reg_1666;
  wire \tmp_15_reg_1666[10]_i_2_n_6 ;
  wire \tmp_15_reg_1666[10]_i_3_n_6 ;
  wire \tmp_15_reg_1666[10]_i_4_n_6 ;
  wire \tmp_15_reg_1666[10]_i_5_n_6 ;
  wire \tmp_15_reg_1666_reg[10]_i_1_n_6 ;
  wire \tmp_15_reg_1666_reg[10]_i_1_n_7 ;
  wire \tmp_15_reg_1666_reg[10]_i_1_n_8 ;
  wire \tmp_15_reg_1666_reg[10]_i_1_n_9 ;
  wire \tmp_15_reg_1666_reg[12]_i_2_n_9 ;
  wire [7:0]tmp_17_reg_1681;
  wire tmp_17_reg_16810;
  wire [7:0]tmp_18_reg_1691;
  wire tmp_18_reg_16910;
  wire [7:0]tmp_19_reg_1701;
  wire tmp_19_reg_17010;
  wire tmp_1_mid2_fu_677_p3;
  wire \tmp_1_mid2_reg_1603[0]_i_2_n_6 ;
  wire \tmp_1_mid2_reg_1603[0]_i_3_n_6 ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg[0]_i_1_n_6 ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0] ;
  wire \tmp_1_mid2_reg_1603_reg_n_6_[0] ;
  wire tmp_20_fu_1460_p2;
  wire tmp_20_reg_1847;
  wire tmp_20_reg_1847_pp3_iter1_reg;
  wire \tmp_20_reg_1847_pp3_iter5_reg_reg[0]_srl4_n_6 ;
  wire tmp_20_reg_1847_pp3_iter6_reg;
  wire [7:0]tmp_21_reg_1711;
  wire tmp_21_reg_17110;
  wire tmp_22_reg_1802;
  wire \tmp_22_reg_1802[0]_i_11_n_6 ;
  wire \tmp_22_reg_1802[0]_i_12_n_6 ;
  wire \tmp_22_reg_1802[0]_i_13_n_6 ;
  wire \tmp_22_reg_1802[0]_i_14_n_6 ;
  wire \tmp_22_reg_1802[0]_i_15_n_6 ;
  wire \tmp_22_reg_1802[0]_i_1_n_6 ;
  wire \tmp_22_reg_1802[0]_i_4_n_6 ;
  wire \tmp_22_reg_1802_reg[0]_i_5_n_11 ;
  wire \tmp_22_reg_1802_reg[0]_i_5_n_12 ;
  wire \tmp_22_reg_1802_reg[0]_i_5_n_13 ;
  wire \tmp_22_reg_1802_reg[0]_i_5_n_8 ;
  wire \tmp_22_reg_1802_reg[0]_i_5_n_9 ;
  wire [7:0]tmp_23_reg_1721;
  wire tmp_23_reg_17210;
  wire [7:0]tmp_24_reg_1731;
  wire [7:0]tmp_27_reg_1741;
  wire [7:0]tmp_28_fu_1371_p2;
  wire [22:7]tmp_2_mid2_fu_715_p3;
  wire [22:7]tmp_2_mid2_reg_1607;
  wire \tmp_2_mid2_reg_1607[13]_i_2_n_6 ;
  wire \tmp_2_mid2_reg_1607[13]_i_3_n_6 ;
  wire \tmp_2_mid2_reg_1607[13]_i_4_n_6 ;
  wire \tmp_2_mid2_reg_1607[13]_i_5_n_6 ;
  wire \tmp_2_mid2_reg_1607[13]_i_6_n_6 ;
  wire \tmp_2_mid2_reg_1607[17]_i_2_n_6 ;
  wire \tmp_2_mid2_reg_1607[17]_i_3_n_6 ;
  wire \tmp_2_mid2_reg_1607[17]_i_4_n_6 ;
  wire \tmp_2_mid2_reg_1607[17]_i_5_n_6 ;
  wire \tmp_2_mid2_reg_1607[17]_i_6_n_6 ;
  wire \tmp_2_mid2_reg_1607[21]_i_2_n_6 ;
  wire \tmp_2_mid2_reg_1607[21]_i_3_n_6 ;
  wire \tmp_2_mid2_reg_1607[21]_i_4_n_6 ;
  wire \tmp_2_mid2_reg_1607[21]_i_5_n_6 ;
  wire \tmp_2_mid2_reg_1607[21]_i_6_n_6 ;
  wire \tmp_2_mid2_reg_1607[9]_i_2_n_6 ;
  wire \tmp_2_mid2_reg_1607[9]_i_3_n_6 ;
  wire \tmp_2_mid2_reg_1607[9]_i_4_n_6 ;
  wire \tmp_2_mid2_reg_1607[9]_i_5_n_6 ;
  wire \tmp_2_mid2_reg_1607_reg[13]_i_1_n_6 ;
  wire \tmp_2_mid2_reg_1607_reg[13]_i_1_n_7 ;
  wire \tmp_2_mid2_reg_1607_reg[13]_i_1_n_8 ;
  wire \tmp_2_mid2_reg_1607_reg[13]_i_1_n_9 ;
  wire \tmp_2_mid2_reg_1607_reg[17]_i_1_n_6 ;
  wire \tmp_2_mid2_reg_1607_reg[17]_i_1_n_7 ;
  wire \tmp_2_mid2_reg_1607_reg[17]_i_1_n_8 ;
  wire \tmp_2_mid2_reg_1607_reg[17]_i_1_n_9 ;
  wire \tmp_2_mid2_reg_1607_reg[21]_i_1_n_6 ;
  wire \tmp_2_mid2_reg_1607_reg[21]_i_1_n_7 ;
  wire \tmp_2_mid2_reg_1607_reg[21]_i_1_n_8 ;
  wire \tmp_2_mid2_reg_1607_reg[21]_i_1_n_9 ;
  wire \tmp_2_mid2_reg_1607_reg[9]_i_1_n_6 ;
  wire \tmp_2_mid2_reg_1607_reg[9]_i_1_n_7 ;
  wire \tmp_2_mid2_reg_1607_reg[9]_i_1_n_8 ;
  wire \tmp_2_mid2_reg_1607_reg[9]_i_1_n_9 ;
  wire tmp_31_fu_1491_p2;
  wire tmp_31_reg_1867;
  wire tmp_31_reg_1867_pp4_iter1_reg;
  wire \tmp_31_reg_1867_pp4_iter5_reg_reg[0]_srl4_n_6 ;
  wire tmp_31_reg_1867_pp4_iter6_reg;
  wire tmp_32_reg_1766;
  wire tmp_32_reg_17660;
  wire \tmp_32_reg_1766[0]_i_11_n_6 ;
  wire \tmp_32_reg_1766[0]_i_12_n_6 ;
  wire \tmp_32_reg_1766[0]_i_13_n_6 ;
  wire \tmp_32_reg_1766[0]_i_14_n_6 ;
  wire \tmp_32_reg_1766[0]_i_15_n_6 ;
  wire \tmp_32_reg_1766[0]_i_1_n_6 ;
  wire \tmp_32_reg_1766[0]_i_4_n_6 ;
  wire \tmp_32_reg_1766_reg[0]_i_5_n_11 ;
  wire \tmp_32_reg_1766_reg[0]_i_5_n_12 ;
  wire \tmp_32_reg_1766_reg[0]_i_5_n_13 ;
  wire \tmp_32_reg_1766_reg[0]_i_5_n_8 ;
  wire \tmp_32_reg_1766_reg[0]_i_5_n_9 ;
  wire [7:0]tmp_36_reg_1792;
  wire \tmp_36_reg_1792[3]_i_2_n_6 ;
  wire \tmp_36_reg_1792[3]_i_3_n_6 ;
  wire \tmp_36_reg_1792[3]_i_4_n_6 ;
  wire \tmp_36_reg_1792[3]_i_5_n_6 ;
  wire \tmp_36_reg_1792[3]_i_6_n_6 ;
  wire \tmp_36_reg_1792[3]_i_7_n_6 ;
  wire \tmp_36_reg_1792[3]_i_8_n_6 ;
  wire \tmp_36_reg_1792[7]_i_2_n_6 ;
  wire \tmp_36_reg_1792[7]_i_3_n_6 ;
  wire \tmp_36_reg_1792[7]_i_4_n_6 ;
  wire \tmp_36_reg_1792[7]_i_5_n_6 ;
  wire \tmp_36_reg_1792[7]_i_6_n_6 ;
  wire \tmp_36_reg_1792[7]_i_7_n_6 ;
  wire \tmp_36_reg_1792[7]_i_8_n_6 ;
  wire \tmp_36_reg_1792[7]_i_9_n_6 ;
  wire \tmp_36_reg_1792_reg[3]_i_1_n_10 ;
  wire \tmp_36_reg_1792_reg[3]_i_1_n_11 ;
  wire \tmp_36_reg_1792_reg[3]_i_1_n_12 ;
  wire \tmp_36_reg_1792_reg[3]_i_1_n_13 ;
  wire \tmp_36_reg_1792_reg[3]_i_1_n_6 ;
  wire \tmp_36_reg_1792_reg[3]_i_1_n_7 ;
  wire \tmp_36_reg_1792_reg[3]_i_1_n_8 ;
  wire \tmp_36_reg_1792_reg[3]_i_1_n_9 ;
  wire \tmp_36_reg_1792_reg[7]_i_1_n_10 ;
  wire \tmp_36_reg_1792_reg[7]_i_1_n_11 ;
  wire \tmp_36_reg_1792_reg[7]_i_1_n_12 ;
  wire \tmp_36_reg_1792_reg[7]_i_1_n_13 ;
  wire \tmp_36_reg_1792_reg[7]_i_1_n_6 ;
  wire \tmp_36_reg_1792_reg[7]_i_1_n_7 ;
  wire \tmp_36_reg_1792_reg[7]_i_1_n_8 ;
  wire \tmp_36_reg_1792_reg[7]_i_1_n_9 ;
  wire [7:0]tmp_37_fu_1336_p2;
  wire [7:0]tmp_38_fu_1184_p2;
  wire [6:0]tmp_41_fu_1347_p3;
  wire tmp_43_fu_1389_p2;
  wire tmp_44_fu_1202_p2;
  wire [22:8]tmp_48_cast_fu_896_p1;
  wire [7:0]tmp_51_reg_1686;
  wire [7:0]tmp_52_reg_1696;
  wire tmp_52_reg_16960;
  wire [7:0]tmp_53_reg_1706;
  wire tmp_53_reg_17060;
  wire [7:0]tmp_54_reg_1716;
  wire tmp_54_reg_17160;
  wire [7:0]tmp_55_reg_1726;
  wire [7:0]tmp_56_reg_1736;
  wire [7:0]tmp_58_reg_1756;
  wire \tmp_58_reg_1756[3]_i_2_n_6 ;
  wire \tmp_58_reg_1756[3]_i_3_n_6 ;
  wire \tmp_58_reg_1756[3]_i_4_n_6 ;
  wire \tmp_58_reg_1756[3]_i_5_n_6 ;
  wire \tmp_58_reg_1756[3]_i_6_n_6 ;
  wire \tmp_58_reg_1756[3]_i_7_n_6 ;
  wire \tmp_58_reg_1756[3]_i_8_n_6 ;
  wire \tmp_58_reg_1756[7]_i_2_n_6 ;
  wire \tmp_58_reg_1756[7]_i_3_n_6 ;
  wire \tmp_58_reg_1756[7]_i_4_n_6 ;
  wire \tmp_58_reg_1756[7]_i_5_n_6 ;
  wire \tmp_58_reg_1756[7]_i_6_n_6 ;
  wire \tmp_58_reg_1756[7]_i_7_n_6 ;
  wire \tmp_58_reg_1756[7]_i_8_n_6 ;
  wire \tmp_58_reg_1756[7]_i_9_n_6 ;
  wire \tmp_58_reg_1756_reg[3]_i_1_n_10 ;
  wire \tmp_58_reg_1756_reg[3]_i_1_n_11 ;
  wire \tmp_58_reg_1756_reg[3]_i_1_n_12 ;
  wire \tmp_58_reg_1756_reg[3]_i_1_n_13 ;
  wire \tmp_58_reg_1756_reg[3]_i_1_n_6 ;
  wire \tmp_58_reg_1756_reg[3]_i_1_n_7 ;
  wire \tmp_58_reg_1756_reg[3]_i_1_n_8 ;
  wire \tmp_58_reg_1756_reg[3]_i_1_n_9 ;
  wire \tmp_58_reg_1756_reg[7]_i_1_n_10 ;
  wire \tmp_58_reg_1756_reg[7]_i_1_n_11 ;
  wire \tmp_58_reg_1756_reg[7]_i_1_n_12 ;
  wire \tmp_58_reg_1756_reg[7]_i_1_n_13 ;
  wire \tmp_58_reg_1756_reg[7]_i_1_n_6 ;
  wire \tmp_58_reg_1756_reg[7]_i_1_n_7 ;
  wire \tmp_58_reg_1756_reg[7]_i_1_n_8 ;
  wire \tmp_58_reg_1756_reg[7]_i_1_n_9 ;
  wire [7:0]tmp_59_fu_1149_p2;
  wire [31:0]tmp_5_cast_reg_1581;
  wire [6:0]tmp_63_fu_1160_p3;
  wire [12:7]tmp_6_mid2_fu_779_p3;
  wire \tmp_6_mid2_reg_1617[11]_i_1_n_6 ;
  wire [5:0]tmp_6_mid2_reg_1617_reg__0;
  wire [10:8]tmp_9_mid2_fu_823_p3;
  wire \tmp_9_mid2_reg_1622[11]_i_1_n_6 ;
  wire \tmp_9_mid2_reg_1622[12]_i_1_n_6 ;
  wire \tmp_9_mid2_reg_1622[13]_i_1_n_6 ;
  wire [6:1]tmp_9_mid2_reg_1622_reg__0;
  wire [29:0]tmp_cast1_reg_1562;
  wire tmp_s_fu_647_p2;
  wire [7:0]val_reg_1903;
  wire val_reg_19030;
  wire [0:0]x_weight_0_2_cast_fu_1122_p1;
  wire [7:1]x_weight_0_2_cast_fu_1122_p1__0;
  wire [10:1]x_weight_127_1_fu_1137_p2;
  wire [10:0]x_weight_127_1_reg_1777;
  wire \x_weight_127_1_reg_1777[0]_i_2_n_6 ;
  wire \x_weight_127_1_reg_1777[0]_i_3_n_6 ;
  wire \x_weight_127_1_reg_1777[0]_i_4_n_6 ;
  wire \x_weight_127_1_reg_1777[0]_i_5_n_6 ;
  wire \x_weight_127_1_reg_1777[10]_i_2_n_6 ;
  wire \x_weight_127_1_reg_1777[4]_i_2_n_6 ;
  wire \x_weight_127_1_reg_1777[4]_i_3_n_6 ;
  wire \x_weight_127_1_reg_1777[4]_i_4_n_6 ;
  wire \x_weight_127_1_reg_1777[4]_i_5_n_6 ;
  wire \x_weight_127_1_reg_1777[4]_i_6_n_6 ;
  wire \x_weight_127_1_reg_1777[4]_i_7_n_6 ;
  wire \x_weight_127_1_reg_1777[4]_i_8_n_6 ;
  wire \x_weight_127_1_reg_1777[8]_i_11_n_6 ;
  wire \x_weight_127_1_reg_1777[8]_i_12_n_6 ;
  wire \x_weight_127_1_reg_1777[8]_i_13_n_6 ;
  wire \x_weight_127_1_reg_1777[8]_i_14_n_6 ;
  wire \x_weight_127_1_reg_1777[8]_i_2_n_6 ;
  wire \x_weight_127_1_reg_1777[8]_i_3_n_6 ;
  wire \x_weight_127_1_reg_1777[8]_i_4_n_6 ;
  wire \x_weight_127_1_reg_1777[8]_i_5_n_6 ;
  wire \x_weight_127_1_reg_1777[8]_i_6_n_6 ;
  wire \x_weight_127_1_reg_1777[8]_i_7_n_6 ;
  wire \x_weight_127_1_reg_1777[8]_i_8_n_6 ;
  wire \x_weight_127_1_reg_1777[8]_i_9_n_6 ;
  wire \x_weight_127_1_reg_1777_reg[0]_i_1_n_6 ;
  wire \x_weight_127_1_reg_1777_reg[0]_i_1_n_7 ;
  wire \x_weight_127_1_reg_1777_reg[0]_i_1_n_8 ;
  wire \x_weight_127_1_reg_1777_reg[0]_i_1_n_9 ;
  wire \x_weight_127_1_reg_1777_reg[10]_i_1_n_9 ;
  wire \x_weight_127_1_reg_1777_reg[10]_i_3_n_9 ;
  wire \x_weight_127_1_reg_1777_reg[4]_i_1_n_6 ;
  wire \x_weight_127_1_reg_1777_reg[4]_i_1_n_7 ;
  wire \x_weight_127_1_reg_1777_reg[4]_i_1_n_8 ;
  wire \x_weight_127_1_reg_1777_reg[4]_i_1_n_9 ;
  wire \x_weight_127_1_reg_1777_reg[8]_i_10_n_6 ;
  wire \x_weight_127_1_reg_1777_reg[8]_i_10_n_7 ;
  wire \x_weight_127_1_reg_1777_reg[8]_i_10_n_8 ;
  wire \x_weight_127_1_reg_1777_reg[8]_i_10_n_9 ;
  wire \x_weight_127_1_reg_1777_reg[8]_i_1_n_6 ;
  wire \x_weight_127_1_reg_1777_reg[8]_i_1_n_7 ;
  wire \x_weight_127_1_reg_1777_reg[8]_i_1_n_8 ;
  wire \x_weight_127_1_reg_1777_reg[8]_i_1_n_9 ;
  wire [0:0]x_weight_1_0_2_cast_fu_981_p1;
  wire [7:1]x_weight_1_0_2_cast_fu_981_p1__0;
  wire [10:1]x_weight_1_1_1_fu_996_p2;
  wire [10:0]x_weight_1_1_1_reg_1746;
  wire \x_weight_1_1_1_reg_1746[0]_i_2_n_6 ;
  wire \x_weight_1_1_1_reg_1746[0]_i_3_n_6 ;
  wire \x_weight_1_1_1_reg_1746[0]_i_4_n_6 ;
  wire \x_weight_1_1_1_reg_1746[0]_i_5_n_6 ;
  wire \x_weight_1_1_1_reg_1746[10]_i_2_n_6 ;
  wire \x_weight_1_1_1_reg_1746[4]_i_2_n_6 ;
  wire \x_weight_1_1_1_reg_1746[4]_i_3_n_6 ;
  wire \x_weight_1_1_1_reg_1746[4]_i_4_n_6 ;
  wire \x_weight_1_1_1_reg_1746[4]_i_5_n_6 ;
  wire \x_weight_1_1_1_reg_1746[4]_i_6_n_6 ;
  wire \x_weight_1_1_1_reg_1746[4]_i_7_n_6 ;
  wire \x_weight_1_1_1_reg_1746[4]_i_8_n_6 ;
  wire \x_weight_1_1_1_reg_1746[8]_i_11_n_6 ;
  wire \x_weight_1_1_1_reg_1746[8]_i_12_n_6 ;
  wire \x_weight_1_1_1_reg_1746[8]_i_13_n_6 ;
  wire \x_weight_1_1_1_reg_1746[8]_i_14_n_6 ;
  wire \x_weight_1_1_1_reg_1746[8]_i_2_n_6 ;
  wire \x_weight_1_1_1_reg_1746[8]_i_3_n_6 ;
  wire \x_weight_1_1_1_reg_1746[8]_i_4_n_6 ;
  wire \x_weight_1_1_1_reg_1746[8]_i_5_n_6 ;
  wire \x_weight_1_1_1_reg_1746[8]_i_6_n_6 ;
  wire \x_weight_1_1_1_reg_1746[8]_i_7_n_6 ;
  wire \x_weight_1_1_1_reg_1746[8]_i_8_n_6 ;
  wire \x_weight_1_1_1_reg_1746[8]_i_9_n_6 ;
  wire \x_weight_1_1_1_reg_1746_reg[0]_i_1_n_6 ;
  wire \x_weight_1_1_1_reg_1746_reg[0]_i_1_n_7 ;
  wire \x_weight_1_1_1_reg_1746_reg[0]_i_1_n_8 ;
  wire \x_weight_1_1_1_reg_1746_reg[0]_i_1_n_9 ;
  wire \x_weight_1_1_1_reg_1746_reg[10]_i_1_n_9 ;
  wire \x_weight_1_1_1_reg_1746_reg[10]_i_3_n_9 ;
  wire \x_weight_1_1_1_reg_1746_reg[4]_i_1_n_6 ;
  wire \x_weight_1_1_1_reg_1746_reg[4]_i_1_n_7 ;
  wire \x_weight_1_1_1_reg_1746_reg[4]_i_1_n_8 ;
  wire \x_weight_1_1_1_reg_1746_reg[4]_i_1_n_9 ;
  wire \x_weight_1_1_1_reg_1746_reg[8]_i_10_n_6 ;
  wire \x_weight_1_1_1_reg_1746_reg[8]_i_10_n_7 ;
  wire \x_weight_1_1_1_reg_1746_reg[8]_i_10_n_8 ;
  wire \x_weight_1_1_1_reg_1746_reg[8]_i_10_n_9 ;
  wire \x_weight_1_1_1_reg_1746_reg[8]_i_1_n_6 ;
  wire \x_weight_1_1_1_reg_1746_reg[8]_i_1_n_7 ;
  wire \x_weight_1_1_1_reg_1746_reg[8]_i_1_n_8 ;
  wire \x_weight_1_1_1_reg_1746_reg[8]_i_1_n_9 ;
  wire [10:0]x_weight_1_2_2_fu_1088_p2;
  wire [10:0]x_weight_2_2_fu_1310_p2;
  wire [10:0]y_weight_1_2_2_fu_1094_p2;
  wire [10:0]y_weight_1_2_2_reg_1761;
  wire \y_weight_1_2_2_reg_1761[0]_i_11_n_6 ;
  wire \y_weight_1_2_2_reg_1761[0]_i_2_n_6 ;
  wire \y_weight_1_2_2_reg_1761[0]_i_3_n_6 ;
  wire \y_weight_1_2_2_reg_1761[0]_i_4_n_6 ;
  wire \y_weight_1_2_2_reg_1761[0]_i_6_n_6 ;
  wire \y_weight_1_2_2_reg_1761[0]_i_7_n_6 ;
  wire \y_weight_1_2_2_reg_1761[10]_i_18_n_6 ;
  wire \y_weight_1_2_2_reg_1761[10]_i_3_n_6 ;
  wire \y_weight_1_2_2_reg_1761[10]_i_4_n_6 ;
  wire \y_weight_1_2_2_reg_1761[10]_i_5_n_6 ;
  wire \y_weight_1_2_2_reg_1761[10]_i_6_n_6 ;
  wire \y_weight_1_2_2_reg_1761[10]_i_7_n_6 ;
  wire \y_weight_1_2_2_reg_1761[4]_i_10_n_6 ;
  wire \y_weight_1_2_2_reg_1761[4]_i_11_n_6 ;
  wire \y_weight_1_2_2_reg_1761[4]_i_12_n_6 ;
  wire \y_weight_1_2_2_reg_1761[4]_i_13_n_6 ;
  wire \y_weight_1_2_2_reg_1761[4]_i_2_n_6 ;
  wire \y_weight_1_2_2_reg_1761[4]_i_3_n_6 ;
  wire \y_weight_1_2_2_reg_1761[4]_i_4_n_6 ;
  wire \y_weight_1_2_2_reg_1761[4]_i_5_n_6 ;
  wire \y_weight_1_2_2_reg_1761[4]_i_6_n_6 ;
  wire \y_weight_1_2_2_reg_1761[4]_i_7_n_6 ;
  wire \y_weight_1_2_2_reg_1761[4]_i_8_n_6 ;
  wire \y_weight_1_2_2_reg_1761[4]_i_9_n_6 ;
  wire [10:0]y_weight_2_2_fu_1316_p2;
  wire [10:0]y_weight_2_2_reg_1797;
  wire \y_weight_2_2_reg_1797[0]_i_11_n_6 ;
  wire \y_weight_2_2_reg_1797[0]_i_2_n_6 ;
  wire \y_weight_2_2_reg_1797[0]_i_3_n_6 ;
  wire \y_weight_2_2_reg_1797[0]_i_4_n_6 ;
  wire \y_weight_2_2_reg_1797[0]_i_6_n_6 ;
  wire \y_weight_2_2_reg_1797[0]_i_7_n_6 ;
  wire \y_weight_2_2_reg_1797[10]_i_18_n_6 ;
  wire \y_weight_2_2_reg_1797[10]_i_3_n_6 ;
  wire \y_weight_2_2_reg_1797[10]_i_4_n_6 ;
  wire \y_weight_2_2_reg_1797[10]_i_5_n_6 ;
  wire \y_weight_2_2_reg_1797[10]_i_6_n_6 ;
  wire \y_weight_2_2_reg_1797[10]_i_7_n_6 ;
  wire \y_weight_2_2_reg_1797[4]_i_10_n_6 ;
  wire \y_weight_2_2_reg_1797[4]_i_11_n_6 ;
  wire \y_weight_2_2_reg_1797[4]_i_12_n_6 ;
  wire \y_weight_2_2_reg_1797[4]_i_13_n_6 ;
  wire \y_weight_2_2_reg_1797[4]_i_2_n_6 ;
  wire \y_weight_2_2_reg_1797[4]_i_3_n_6 ;
  wire \y_weight_2_2_reg_1797[4]_i_4_n_6 ;
  wire \y_weight_2_2_reg_1797[4]_i_5_n_6 ;
  wire \y_weight_2_2_reg_1797[4]_i_6_n_6 ;
  wire \y_weight_2_2_reg_1797[4]_i_7_n_6 ;
  wire \y_weight_2_2_reg_1797[4]_i_8_n_6 ;
  wire \y_weight_2_2_reg_1797[4]_i_9_n_6 ;
  wire [3:3]\NLW_edge_val_1_i1_reg_1813_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:3]\NLW_edge_val_1_i1_reg_1813_reg[7]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_edge_val_1_i_reg_1787_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:3]\NLW_edge_val_1_i_reg_1787_reg[7]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem0_addr_1_reg_1638_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem0_addr_1_reg_1638_reg[31]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem1_addr_2_reg_1644_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem1_addr_2_reg_1644_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmem1_addr_2_reg_1644_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem1_addr_2_reg_1644_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_i2_reg_400_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i3_reg_411_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i3_reg_411_reg[19]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_i4_reg_422_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i4_reg_422_reg[19]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_i5_reg_433_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i5_reg_433_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_next_reg_1591_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_next_reg_1591_reg[20]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_out_pix4_sum1_reg_1851_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_pix4_sum1_reg_1851_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_pix4_sum1_reg_1851_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_out_pix4_sum2_reg_1871_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_out_pix4_sum2_reg_1871_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_out_pix4_sum8_reg_1827_reg[29]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_reg_470_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_reg_470_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_470_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp13_reg_1751_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp13_reg_1751_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp8_reg_1782_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp8_reg_1782_reg[8]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_13_cast_reg_1650_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_15_reg_1666_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_15_reg_1666_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_15_reg_1666_reg[12]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_22_reg_1802_reg[0]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_22_reg_1802_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_mid2_reg_1607_reg[22]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_2_mid2_reg_1607_reg[22]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_2_mid2_reg_1607_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_32_reg_1766_reg[0]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_32_reg_1766_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_x_weight_127_1_reg_1777_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_weight_127_1_reg_1777_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_x_weight_127_1_reg_1777_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_weight_127_1_reg_1777_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_x_weight_1_1_1_reg_1746_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_weight_1_1_1_reg_1746_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_x_weight_1_1_1_reg_1746_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_weight_1_1_1_reg_1746_reg[10]_i_3_O_UNCONNECTED ;

  assign m_axi_gmem0_ARADDR[31:2] = \^m_axi_gmem0_ARADDR [31:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_ARUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[31] = \<const0> ;
  assign m_axi_gmem0_AWADDR[30] = \<const0> ;
  assign m_axi_gmem0_AWADDR[29] = \<const0> ;
  assign m_axi_gmem0_AWADDR[28] = \<const0> ;
  assign m_axi_gmem0_AWADDR[27] = \<const0> ;
  assign m_axi_gmem0_AWADDR[26] = \<const0> ;
  assign m_axi_gmem0_AWADDR[25] = \<const0> ;
  assign m_axi_gmem0_AWADDR[24] = \<const0> ;
  assign m_axi_gmem0_AWADDR[23] = \<const0> ;
  assign m_axi_gmem0_AWADDR[22] = \<const0> ;
  assign m_axi_gmem0_AWADDR[21] = \<const0> ;
  assign m_axi_gmem0_AWADDR[20] = \<const0> ;
  assign m_axi_gmem0_AWADDR[19] = \<const0> ;
  assign m_axi_gmem0_AWADDR[18] = \<const0> ;
  assign m_axi_gmem0_AWADDR[17] = \<const0> ;
  assign m_axi_gmem0_AWADDR[16] = \<const0> ;
  assign m_axi_gmem0_AWADDR[15] = \<const0> ;
  assign m_axi_gmem0_AWADDR[14] = \<const0> ;
  assign m_axi_gmem0_AWADDR[13] = \<const0> ;
  assign m_axi_gmem0_AWADDR[12] = \<const0> ;
  assign m_axi_gmem0_AWADDR[11] = \<const0> ;
  assign m_axi_gmem0_AWADDR[10] = \<const0> ;
  assign m_axi_gmem0_AWADDR[9] = \<const0> ;
  assign m_axi_gmem0_AWADDR[8] = \<const0> ;
  assign m_axi_gmem0_AWADDR[7] = \<const0> ;
  assign m_axi_gmem0_AWADDR[6] = \<const0> ;
  assign m_axi_gmem0_AWADDR[5] = \<const0> ;
  assign m_axi_gmem0_AWADDR[4] = \<const0> ;
  assign m_axi_gmem0_AWADDR[3] = \<const0> ;
  assign m_axi_gmem0_AWADDR[2] = \<const0> ;
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3] = \<const0> ;
  assign m_axi_gmem0_AWLEN[2] = \<const0> ;
  assign m_axi_gmem0_AWLEN[1] = \<const0> ;
  assign m_axi_gmem0_AWLEN[0] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWVALID = \<const0> ;
  assign m_axi_gmem0_BREADY = \<const1> ;
  assign m_axi_gmem0_WDATA[31] = \<const0> ;
  assign m_axi_gmem0_WDATA[30] = \<const0> ;
  assign m_axi_gmem0_WDATA[29] = \<const0> ;
  assign m_axi_gmem0_WDATA[28] = \<const0> ;
  assign m_axi_gmem0_WDATA[27] = \<const0> ;
  assign m_axi_gmem0_WDATA[26] = \<const0> ;
  assign m_axi_gmem0_WDATA[25] = \<const0> ;
  assign m_axi_gmem0_WDATA[24] = \<const0> ;
  assign m_axi_gmem0_WDATA[23] = \<const0> ;
  assign m_axi_gmem0_WDATA[22] = \<const0> ;
  assign m_axi_gmem0_WDATA[21] = \<const0> ;
  assign m_axi_gmem0_WDATA[20] = \<const0> ;
  assign m_axi_gmem0_WDATA[19] = \<const0> ;
  assign m_axi_gmem0_WDATA[18] = \<const0> ;
  assign m_axi_gmem0_WDATA[17] = \<const0> ;
  assign m_axi_gmem0_WDATA[16] = \<const0> ;
  assign m_axi_gmem0_WDATA[15] = \<const0> ;
  assign m_axi_gmem0_WDATA[14] = \<const0> ;
  assign m_axi_gmem0_WDATA[13] = \<const0> ;
  assign m_axi_gmem0_WDATA[12] = \<const0> ;
  assign m_axi_gmem0_WDATA[11] = \<const0> ;
  assign m_axi_gmem0_WDATA[10] = \<const0> ;
  assign m_axi_gmem0_WDATA[9] = \<const0> ;
  assign m_axi_gmem0_WDATA[8] = \<const0> ;
  assign m_axi_gmem0_WDATA[7] = \<const0> ;
  assign m_axi_gmem0_WDATA[6] = \<const0> ;
  assign m_axi_gmem0_WDATA[5] = \<const0> ;
  assign m_axi_gmem0_WDATA[4] = \<const0> ;
  assign m_axi_gmem0_WDATA[3] = \<const0> ;
  assign m_axi_gmem0_WDATA[2] = \<const0> ;
  assign m_axi_gmem0_WDATA[1] = \<const0> ;
  assign m_axi_gmem0_WDATA[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem0_WLAST = \<const0> ;
  assign m_axi_gmem0_WSTRB[3] = \<const0> ;
  assign m_axi_gmem0_WSTRB[2] = \<const0> ;
  assign m_axi_gmem0_WSTRB[1] = \<const0> ;
  assign m_axi_gmem0_WSTRB[0] = \<const0> ;
  assign m_axi_gmem0_WUSER[0] = \<const0> ;
  assign m_axi_gmem0_WVALID = \<const0> ;
  assign m_axi_gmem1_ARADDR[31:2] = \^m_axi_gmem1_ARADDR [31:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31:2] = \^m_axi_gmem1_AWADDR [31:2];
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3:0] = \^m_axi_gmem1_AWLEN [3:0];
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[26]_i_2 
       (.I0(exitcond_flatten_fu_635_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .O(\ap_CS_fsm[26]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[26]_i_2_n_6 ),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_6_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_pp0_stage16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_pp0_stage17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage17),
        .Q(ap_CS_fsm_pp0_stage18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage18),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage19),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage20),
        .Q(ap_CS_fsm_pp0_stage21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage21),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage22),
        .Q(ap_CS_fsm_pp0_stage23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage23),
        .Q(ap_CS_fsm_pp0_stage24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_93),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[28]),
        .Q(\ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0_n_6 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  FDRE \ap_CS_fsm_reg[30]_ap_CS_fsm_reg_r_1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0_n_6 ),
        .Q(\ap_CS_fsm_reg[30]_ap_CS_fsm_reg_r_1_n_6 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate__2_n_6),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(sobel_filter_gmem1_m_axi_U_n_94),
        .Q(\ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0_n_6 ));
  FDRE \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0_n_6 ),
        .Q(\ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1_n_6 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate__1_n_6),
        .Q(\ap_CS_fsm_reg_n_6_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_pp4_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[45]_srl3___ap_CS_fsm_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[45]_srl3___ap_CS_fsm_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm1156_out),
        .Q(\ap_CS_fsm_reg[45]_srl3___ap_CS_fsm_reg_r_1_n_6 ));
  FDRE \ap_CS_fsm_reg[46]_ap_CS_fsm_reg_r_2 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[45]_srl3___ap_CS_fsm_reg_r_1_n_6 ),
        .Q(\ap_CS_fsm_reg[46]_ap_CS_fsm_reg_r_2_n_6 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate__0_n_6),
        .Q(\ap_CS_fsm_reg_n_6_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[48]),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(ap_CS_fsm_pp5_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[51]_srl2___ap_CS_fsm_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[51]_srl2___ap_CS_fsm_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[50]),
        .Q(\ap_CS_fsm_reg[51]_srl2___ap_CS_fsm_reg_r_0_n_6 ));
  FDRE \ap_CS_fsm_reg[52]_ap_CS_fsm_reg_r_1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[51]_srl2___ap_CS_fsm_reg_r_0_n_6 ),
        .Q(\ap_CS_fsm_reg[52]_ap_CS_fsm_reg_r_1_n_6 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_6),
        .Q(\ap_CS_fsm_reg_n_6_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[54]),
        .Q(ap_CS_fsm_state90),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[52]_ap_CS_fsm_reg_r_1_n_6 ),
        .I1(ap_CS_fsm_reg_r_1_n_6),
        .O(ap_CS_fsm_reg_gate_n_6));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate__0
       (.I0(\ap_CS_fsm_reg[46]_ap_CS_fsm_reg_r_2_n_6 ),
        .I1(ap_CS_fsm_reg_r_2_n_6),
        .O(ap_CS_fsm_reg_gate__0_n_6));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate__1
       (.I0(\ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1_n_6 ),
        .I1(ap_CS_fsm_reg_r_1_n_6),
        .O(ap_CS_fsm_reg_gate__1_n_6));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate__2
       (.I0(\ap_CS_fsm_reg[30]_ap_CS_fsm_reg_r_1_n_6 ),
        .I1(ap_CS_fsm_reg_r_1_n_6),
        .O(ap_CS_fsm_reg_gate__2_n_6));
  FDRE ap_CS_fsm_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_CS_fsm_reg_r_n_6),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_n_6),
        .Q(ap_CS_fsm_reg_r_0_n_6),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_0_n_6),
        .Q(ap_CS_fsm_reg_r_1_n_6),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_1_n_6),
        .Q(ap_CS_fsm_reg_r_2_n_6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_AXILiteS_s_axi_U_n_10),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_AXILiteS_s_axi_U_n_6),
        .Q(ap_enable_reg_pp0_iter1_reg_n_6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_62),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_15),
        .Q(ap_enable_reg_pp1_iter1_reg_n_6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_63),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_13),
        .Q(ap_enable_reg_pp2_iter1_reg_n_6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_53),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_20),
        .Q(ap_enable_reg_pp3_iter1_reg_n_6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone24_in),
        .D(ap_enable_reg_pp3_iter1_reg_n_6),
        .Q(ap_enable_reg_pp3_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp3_iter3_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone24_in),
        .D(1'b1),
        .Q(ap_enable_reg_pp3_iter3_reg_r_n_6),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp3_iter4_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone24_in),
        .D(ap_enable_reg_pp3_iter3_reg_r_n_6),
        .Q(ap_enable_reg_pp3_iter4_reg_r_n_6),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/ap_enable_reg_pp3_iter4_reg_srl2___ap_enable_reg_pp3_iter4_reg_r" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp3_iter4_reg_srl2___ap_enable_reg_pp3_iter4_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone24_in),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp3_iter2),
        .Q(ap_enable_reg_pp3_iter4_reg_srl2___ap_enable_reg_pp3_iter4_reg_r_n_6));
  FDRE ap_enable_reg_pp3_iter5_reg_ap_enable_reg_pp3_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone24_in),
        .D(ap_enable_reg_pp3_iter4_reg_srl2___ap_enable_reg_pp3_iter4_reg_r_n_6),
        .Q(ap_enable_reg_pp3_iter5_reg_ap_enable_reg_pp3_iter5_reg_r_n_6),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp3_iter5_reg_gate
       (.I0(ap_enable_reg_pp3_iter5_reg_ap_enable_reg_pp3_iter5_reg_r_n_6),
        .I1(ap_enable_reg_pp3_iter5_reg_r_n_6),
        .O(ap_enable_reg_pp3_iter5_reg_gate_n_6));
  FDRE ap_enable_reg_pp3_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone24_in),
        .D(ap_enable_reg_pp3_iter4_reg_r_n_6),
        .Q(ap_enable_reg_pp3_iter5_reg_r_n_6),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp3_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone24_in),
        .D(ap_enable_reg_pp3_iter5_reg_gate_n_6),
        .Q(ap_enable_reg_pp3_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_22),
        .Q(ap_enable_reg_pp3_iter7_reg_n_6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_50),
        .Q(ap_enable_reg_pp4_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_10),
        .Q(ap_enable_reg_pp4_iter1_reg_n_6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp4_stage0_subdone19_in),
        .D(ap_enable_reg_pp4_iter1_reg_n_6),
        .Q(ap_enable_reg_pp4_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter3_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp4_stage0_subdone19_in),
        .D(1'b1),
        .Q(ap_enable_reg_pp4_iter3_reg_r_n_6),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter4_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp4_stage0_subdone19_in),
        .D(ap_enable_reg_pp4_iter3_reg_r_n_6),
        .Q(ap_enable_reg_pp4_iter4_reg_r_n_6),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/ap_enable_reg_pp4_iter4_reg_srl2___ap_enable_reg_pp4_iter4_reg_r" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp4_iter4_reg_srl2___ap_enable_reg_pp4_iter4_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp4_stage0_subdone19_in),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp4_iter2),
        .Q(ap_enable_reg_pp4_iter4_reg_srl2___ap_enable_reg_pp4_iter4_reg_r_n_6));
  FDRE ap_enable_reg_pp4_iter5_reg_ap_enable_reg_pp4_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp4_stage0_subdone19_in),
        .D(ap_enable_reg_pp4_iter4_reg_srl2___ap_enable_reg_pp4_iter4_reg_r_n_6),
        .Q(ap_enable_reg_pp4_iter5_reg_ap_enable_reg_pp4_iter5_reg_r_n_6),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp4_iter5_reg_gate
       (.I0(ap_enable_reg_pp4_iter5_reg_ap_enable_reg_pp4_iter5_reg_r_n_6),
        .I1(ap_enable_reg_pp4_iter5_reg_r_n_6),
        .O(ap_enable_reg_pp4_iter5_reg_gate_n_6));
  FDRE ap_enable_reg_pp4_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp4_stage0_subdone19_in),
        .D(ap_enable_reg_pp4_iter4_reg_r_n_6),
        .Q(ap_enable_reg_pp4_iter5_reg_r_n_6),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp4_stage0_subdone19_in),
        .D(ap_enable_reg_pp4_iter5_reg_gate_n_6),
        .Q(ap_enable_reg_pp4_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_12),
        .Q(ap_enable_reg_pp4_iter7_reg_n_6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp5_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_57),
        .Q(ap_enable_reg_pp5_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp5_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_17),
        .Q(ap_enable_reg_pp5_iter1_reg_n_6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp5_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_18),
        .Q(ap_enable_reg_pp5_iter2_reg_n_6),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7000)) 
    ap_reg_ioackin_gmem0_ARREADY_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(sobel_filter_gmem1_m_axi_U_n_71),
        .I2(ap_reg_ioackin_gmem0_ARREADY),
        .I3(ap_rst_n),
        .O(ap_reg_ioackin_gmem0_ARREADY_i_1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem0_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_gmem0_ARREADY_i_1_n_6),
        .Q(ap_reg_ioackin_gmem0_ARREADY),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h7F)) 
    ap_reg_ioackin_gmem1_AWREADY_i_4
       (.I0(tmp_31_reg_1867),
        .I1(ap_enable_reg_pp4_iter1_reg_n_6),
        .I2(ap_CS_fsm_pp4_stage0),
        .O(ap_reg_ioackin_gmem1_AWREADY_i_4_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem1_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_48),
        .Q(ap_reg_ioackin_gmem1_AWREADY_reg_n_6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem1_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_49),
        .Q(ap_reg_ioackin_gmem1_WREADY_reg_n_6),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i1_reg_1813[0]_i_1 
       (.I0(p_i1_fu_1395_p3),
        .I1(tmp_43_fu_1389_p2),
        .I2(tmp_28_fu_1371_p2[0]),
        .O(\edge_val_1_i1_reg_1813[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i1_reg_1813[1]_i_1 
       (.I0(p_i1_fu_1395_p3),
        .I1(tmp_43_fu_1389_p2),
        .I2(tmp_28_fu_1371_p2[1]),
        .O(\edge_val_1_i1_reg_1813[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i1_reg_1813[2]_i_1 
       (.I0(p_i1_fu_1395_p3),
        .I1(tmp_43_fu_1389_p2),
        .I2(tmp_28_fu_1371_p2[2]),
        .O(\edge_val_1_i1_reg_1813[2]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i1_reg_1813[3]_i_1 
       (.I0(p_i1_fu_1395_p3),
        .I1(tmp_43_fu_1389_p2),
        .I2(tmp_28_fu_1371_p2[3]),
        .O(\edge_val_1_i1_reg_1813[3]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'h639C9C63)) 
    \edge_val_1_i1_reg_1813[3]_i_10 
       (.I0(tmp_22_reg_1802),
        .I1(tmp_37_fu_1336_p2[1]),
        .I2(tmp_37_fu_1336_p2[0]),
        .I3(y_weight_2_2_reg_1797[1]),
        .I4(\edge_val_1_i1_reg_1813[7]_i_19_n_6 ),
        .O(\edge_val_1_i1_reg_1813[3]_i_10_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_val_1_i1_reg_1813[3]_i_11 
       (.I0(tmp_37_fu_1336_p2[0]),
        .I1(\edge_val_1_i1_reg_1813[7]_i_19_n_6 ),
        .O(\edge_val_1_i1_reg_1813[3]_i_11_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_val_1_i1_reg_1813[3]_i_3 
       (.I0(\edge_val_1_i1_reg_1813[7]_i_19_n_6 ),
        .I1(y_weight_2_2_reg_1797[0]),
        .O(\edge_val_1_i1_reg_1813[3]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'hFF0001FE)) 
    \edge_val_1_i1_reg_1813[3]_i_4 
       (.I0(tmp_37_fu_1336_p2[2]),
        .I1(tmp_37_fu_1336_p2[1]),
        .I2(tmp_37_fu_1336_p2[0]),
        .I3(tmp_37_fu_1336_p2[3]),
        .I4(tmp_22_reg_1802),
        .O(tmp_41_fu_1347_p3[3]));
  LUT4 #(
    .INIT(16'hF01E)) 
    \edge_val_1_i1_reg_1813[3]_i_5 
       (.I0(tmp_37_fu_1336_p2[0]),
        .I1(tmp_37_fu_1336_p2[1]),
        .I2(tmp_37_fu_1336_p2[2]),
        .I3(tmp_22_reg_1802),
        .O(tmp_41_fu_1347_p3[2]));
  LUT3 #(
    .INIT(8'hC6)) 
    \edge_val_1_i1_reg_1813[3]_i_6 
       (.I0(tmp_37_fu_1336_p2[0]),
        .I1(tmp_37_fu_1336_p2[1]),
        .I2(tmp_22_reg_1802),
        .O(tmp_41_fu_1347_p3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \edge_val_1_i1_reg_1813[3]_i_7 
       (.I0(tmp_37_fu_1336_p2[0]),
        .O(tmp_41_fu_1347_p3[0]));
  LUT3 #(
    .INIT(8'h69)) 
    \edge_val_1_i1_reg_1813[3]_i_8 
       (.I0(tmp_41_fu_1347_p3[3]),
        .I1(y_weight_2_2_reg_1797[3]),
        .I2(\edge_val_1_i1_reg_1813[7]_i_19_n_6 ),
        .O(\edge_val_1_i1_reg_1813[3]_i_8_n_6 ));
  LUT6 #(
    .INIT(64'h6663999C999C6663)) 
    \edge_val_1_i1_reg_1813[3]_i_9 
       (.I0(tmp_22_reg_1802),
        .I1(tmp_37_fu_1336_p2[2]),
        .I2(tmp_37_fu_1336_p2[1]),
        .I3(tmp_37_fu_1336_p2[0]),
        .I4(y_weight_2_2_reg_1797[2]),
        .I5(\edge_val_1_i1_reg_1813[7]_i_19_n_6 ),
        .O(\edge_val_1_i1_reg_1813[3]_i_9_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i1_reg_1813[4]_i_1 
       (.I0(p_i1_fu_1395_p3),
        .I1(tmp_43_fu_1389_p2),
        .I2(tmp_28_fu_1371_p2[4]),
        .O(\edge_val_1_i1_reg_1813[4]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i1_reg_1813[5]_i_1 
       (.I0(p_i1_fu_1395_p3),
        .I1(tmp_43_fu_1389_p2),
        .I2(tmp_28_fu_1371_p2[5]),
        .O(\edge_val_1_i1_reg_1813[5]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i1_reg_1813[6]_i_1 
       (.I0(p_i1_fu_1395_p3),
        .I1(tmp_43_fu_1389_p2),
        .I2(tmp_28_fu_1371_p2[6]),
        .O(\edge_val_1_i1_reg_1813[6]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFFFF00000001FFFE)) 
    \edge_val_1_i1_reg_1813[7]_i_10 
       (.I0(tmp_37_fu_1336_p2[3]),
        .I1(tmp_37_fu_1336_p2[0]),
        .I2(tmp_37_fu_1336_p2[1]),
        .I3(tmp_37_fu_1336_p2[2]),
        .I4(tmp_37_fu_1336_p2[4]),
        .I5(tmp_22_reg_1802),
        .O(tmp_41_fu_1347_p3[4]));
  LUT6 #(
    .INIT(64'h663699C999C96636)) 
    \edge_val_1_i1_reg_1813[7]_i_11 
       (.I0(tmp_22_reg_1802),
        .I1(tmp_37_fu_1336_p2[7]),
        .I2(\edge_val_1_i1_reg_1813[7]_i_15_n_6 ),
        .I3(tmp_37_fu_1336_p2[6]),
        .I4(y_weight_2_2_reg_1797[7]),
        .I5(\edge_val_1_i1_reg_1813[7]_i_19_n_6 ),
        .O(\edge_val_1_i1_reg_1813[7]_i_11_n_6 ));
  LUT5 #(
    .INIT(32'h36C9C936)) 
    \edge_val_1_i1_reg_1813[7]_i_12 
       (.I0(tmp_22_reg_1802),
        .I1(tmp_37_fu_1336_p2[6]),
        .I2(\edge_val_1_i1_reg_1813[7]_i_15_n_6 ),
        .I3(y_weight_2_2_reg_1797[6]),
        .I4(\edge_val_1_i1_reg_1813[7]_i_19_n_6 ),
        .O(\edge_val_1_i1_reg_1813[7]_i_12_n_6 ));
  LUT5 #(
    .INIT(32'h36C9C936)) 
    \edge_val_1_i1_reg_1813[7]_i_13 
       (.I0(tmp_22_reg_1802),
        .I1(tmp_37_fu_1336_p2[5]),
        .I2(\edge_val_1_i1_reg_1813[7]_i_17_n_6 ),
        .I3(y_weight_2_2_reg_1797[5]),
        .I4(\edge_val_1_i1_reg_1813[7]_i_19_n_6 ),
        .O(\edge_val_1_i1_reg_1813[7]_i_13_n_6 ));
  LUT3 #(
    .INIT(8'h69)) 
    \edge_val_1_i1_reg_1813[7]_i_14 
       (.I0(tmp_41_fu_1347_p3[4]),
        .I1(y_weight_2_2_reg_1797[4]),
        .I2(\edge_val_1_i1_reg_1813[7]_i_19_n_6 ),
        .O(\edge_val_1_i1_reg_1813[7]_i_14_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \edge_val_1_i1_reg_1813[7]_i_15 
       (.I0(tmp_37_fu_1336_p2[4]),
        .I1(tmp_37_fu_1336_p2[2]),
        .I2(tmp_37_fu_1336_p2[1]),
        .I3(tmp_37_fu_1336_p2[0]),
        .I4(tmp_37_fu_1336_p2[3]),
        .I5(tmp_37_fu_1336_p2[5]),
        .O(\edge_val_1_i1_reg_1813[7]_i_15_n_6 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \edge_val_1_i1_reg_1813[7]_i_17 
       (.I0(tmp_37_fu_1336_p2[3]),
        .I1(tmp_37_fu_1336_p2[0]),
        .I2(tmp_37_fu_1336_p2[1]),
        .I3(tmp_37_fu_1336_p2[2]),
        .I4(tmp_37_fu_1336_p2[4]),
        .O(\edge_val_1_i1_reg_1813[7]_i_17_n_6 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \edge_val_1_i1_reg_1813[7]_i_19 
       (.I0(y_weight_2_2_reg_1797[9]),
        .I1(y_weight_2_2_reg_1797[8]),
        .I2(y_weight_2_2_reg_1797[7]),
        .I3(y_weight_2_2_reg_1797[6]),
        .I4(\edge_val_1_i1_reg_1813[7]_i_28_n_6 ),
        .I5(y_weight_2_2_reg_1797[10]),
        .O(\edge_val_1_i1_reg_1813[7]_i_19_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i1_reg_1813[7]_i_20 
       (.I0(tmp_36_reg_1792[7]),
        .I1(reg_475[7]),
        .O(\edge_val_1_i1_reg_1813[7]_i_20_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i1_reg_1813[7]_i_21 
       (.I0(tmp_36_reg_1792[6]),
        .I1(reg_475[6]),
        .O(\edge_val_1_i1_reg_1813[7]_i_21_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i1_reg_1813[7]_i_22 
       (.I0(tmp_36_reg_1792[5]),
        .I1(reg_475[5]),
        .O(\edge_val_1_i1_reg_1813[7]_i_22_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i1_reg_1813[7]_i_23 
       (.I0(tmp_36_reg_1792[4]),
        .I1(reg_475[4]),
        .O(\edge_val_1_i1_reg_1813[7]_i_23_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i1_reg_1813[7]_i_24 
       (.I0(tmp_36_reg_1792[3]),
        .I1(reg_475[3]),
        .O(\edge_val_1_i1_reg_1813[7]_i_24_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i1_reg_1813[7]_i_25 
       (.I0(tmp_36_reg_1792[2]),
        .I1(reg_475[2]),
        .O(\edge_val_1_i1_reg_1813[7]_i_25_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i1_reg_1813[7]_i_26 
       (.I0(tmp_36_reg_1792[1]),
        .I1(reg_475[1]),
        .O(\edge_val_1_i1_reg_1813[7]_i_26_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i1_reg_1813[7]_i_27 
       (.I0(tmp_36_reg_1792[0]),
        .I1(reg_475[0]),
        .O(\edge_val_1_i1_reg_1813[7]_i_27_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \edge_val_1_i1_reg_1813[7]_i_28 
       (.I0(y_weight_2_2_reg_1797[0]),
        .I1(y_weight_2_2_reg_1797[1]),
        .I2(y_weight_2_2_reg_1797[2]),
        .I3(y_weight_2_2_reg_1797[3]),
        .I4(y_weight_2_2_reg_1797[4]),
        .I5(y_weight_2_2_reg_1797[5]),
        .O(\edge_val_1_i1_reg_1813[7]_i_28_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i1_reg_1813[7]_i_3 
       (.I0(p_i1_fu_1395_p3),
        .I1(tmp_43_fu_1389_p2),
        .I2(tmp_28_fu_1371_p2[7]),
        .O(\edge_val_1_i1_reg_1813[7]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \edge_val_1_i1_reg_1813[7]_i_4 
       (.I0(tmp_28_fu_1371_p2[2]),
        .I1(tmp_28_fu_1371_p2[4]),
        .I2(tmp_28_fu_1371_p2[5]),
        .I3(tmp_28_fu_1371_p2[0]),
        .I4(tmp_28_fu_1371_p2[1]),
        .I5(\edge_val_1_i1_reg_1813[7]_i_7_n_6 ),
        .O(p_i1_fu_1395_p3));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8888888)) 
    \edge_val_1_i1_reg_1813[7]_i_5 
       (.I0(tmp_28_fu_1371_p2[7]),
        .I1(tmp_28_fu_1371_p2[5]),
        .I2(tmp_28_fu_1371_p2[4]),
        .I3(tmp_28_fu_1371_p2[2]),
        .I4(tmp_28_fu_1371_p2[3]),
        .I5(tmp_28_fu_1371_p2[6]),
        .O(tmp_43_fu_1389_p2));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \edge_val_1_i1_reg_1813[7]_i_7 
       (.I0(tmp_28_fu_1371_p2[6]),
        .I1(tmp_28_fu_1371_p2[7]),
        .I2(tmp_28_fu_1371_p2[3]),
        .I3(tmp_28_fu_1371_p2[5]),
        .I4(tmp_28_fu_1371_p2[4]),
        .O(\edge_val_1_i1_reg_1813[7]_i_7_n_6 ));
  LUT3 #(
    .INIT(8'hC9)) 
    \edge_val_1_i1_reg_1813[7]_i_8 
       (.I0(\edge_val_1_i1_reg_1813[7]_i_15_n_6 ),
        .I1(tmp_37_fu_1336_p2[6]),
        .I2(tmp_22_reg_1802),
        .O(tmp_41_fu_1347_p3[6]));
  LUT3 #(
    .INIT(8'hC9)) 
    \edge_val_1_i1_reg_1813[7]_i_9 
       (.I0(\edge_val_1_i1_reg_1813[7]_i_17_n_6 ),
        .I1(tmp_37_fu_1336_p2[5]),
        .I2(tmp_22_reg_1802),
        .O(tmp_41_fu_1347_p3[5]));
  FDSE \edge_val_1_i1_reg_1813_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_80),
        .D(\edge_val_1_i1_reg_1813[0]_i_1_n_6 ),
        .Q(edge_val_1_i1_reg_1813[0]),
        .S(sobel_filter_gmem1_m_axi_U_n_169));
  FDSE \edge_val_1_i1_reg_1813_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_80),
        .D(\edge_val_1_i1_reg_1813[1]_i_1_n_6 ),
        .Q(edge_val_1_i1_reg_1813[1]),
        .S(sobel_filter_gmem1_m_axi_U_n_169));
  FDSE \edge_val_1_i1_reg_1813_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_80),
        .D(\edge_val_1_i1_reg_1813[2]_i_1_n_6 ),
        .Q(edge_val_1_i1_reg_1813[2]),
        .S(sobel_filter_gmem1_m_axi_U_n_169));
  FDSE \edge_val_1_i1_reg_1813_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_80),
        .D(\edge_val_1_i1_reg_1813[3]_i_1_n_6 ),
        .Q(edge_val_1_i1_reg_1813[3]),
        .S(sobel_filter_gmem1_m_axi_U_n_169));
  CARRY4 \edge_val_1_i1_reg_1813_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\edge_val_1_i1_reg_1813_reg[3]_i_2_n_6 ,\edge_val_1_i1_reg_1813_reg[3]_i_2_n_7 ,\edge_val_1_i1_reg_1813_reg[3]_i_2_n_8 ,\edge_val_1_i1_reg_1813_reg[3]_i_2_n_9 }),
        .CYINIT(\edge_val_1_i1_reg_1813[3]_i_3_n_6 ),
        .DI(tmp_41_fu_1347_p3[3:0]),
        .O(tmp_28_fu_1371_p2[3:0]),
        .S({\edge_val_1_i1_reg_1813[3]_i_8_n_6 ,\edge_val_1_i1_reg_1813[3]_i_9_n_6 ,\edge_val_1_i1_reg_1813[3]_i_10_n_6 ,\edge_val_1_i1_reg_1813[3]_i_11_n_6 }));
  FDSE \edge_val_1_i1_reg_1813_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_80),
        .D(\edge_val_1_i1_reg_1813[4]_i_1_n_6 ),
        .Q(edge_val_1_i1_reg_1813[4]),
        .S(sobel_filter_gmem1_m_axi_U_n_169));
  FDSE \edge_val_1_i1_reg_1813_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_80),
        .D(\edge_val_1_i1_reg_1813[5]_i_1_n_6 ),
        .Q(edge_val_1_i1_reg_1813[5]),
        .S(sobel_filter_gmem1_m_axi_U_n_169));
  FDSE \edge_val_1_i1_reg_1813_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_80),
        .D(\edge_val_1_i1_reg_1813[6]_i_1_n_6 ),
        .Q(edge_val_1_i1_reg_1813[6]),
        .S(sobel_filter_gmem1_m_axi_U_n_169));
  FDSE \edge_val_1_i1_reg_1813_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_80),
        .D(\edge_val_1_i1_reg_1813[7]_i_3_n_6 ),
        .Q(edge_val_1_i1_reg_1813[7]),
        .S(sobel_filter_gmem1_m_axi_U_n_169));
  CARRY4 \edge_val_1_i1_reg_1813_reg[7]_i_16 
       (.CI(\edge_val_1_i1_reg_1813_reg[7]_i_18_n_6 ),
        .CO({\NLW_edge_val_1_i1_reg_1813_reg[7]_i_16_CO_UNCONNECTED [3],\edge_val_1_i1_reg_1813_reg[7]_i_16_n_7 ,\edge_val_1_i1_reg_1813_reg[7]_i_16_n_8 ,\edge_val_1_i1_reg_1813_reg[7]_i_16_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_36_reg_1792[6:4]}),
        .O(tmp_37_fu_1336_p2[7:4]),
        .S({\edge_val_1_i1_reg_1813[7]_i_20_n_6 ,\edge_val_1_i1_reg_1813[7]_i_21_n_6 ,\edge_val_1_i1_reg_1813[7]_i_22_n_6 ,\edge_val_1_i1_reg_1813[7]_i_23_n_6 }));
  CARRY4 \edge_val_1_i1_reg_1813_reg[7]_i_18 
       (.CI(1'b0),
        .CO({\edge_val_1_i1_reg_1813_reg[7]_i_18_n_6 ,\edge_val_1_i1_reg_1813_reg[7]_i_18_n_7 ,\edge_val_1_i1_reg_1813_reg[7]_i_18_n_8 ,\edge_val_1_i1_reg_1813_reg[7]_i_18_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_36_reg_1792[3:0]),
        .O(tmp_37_fu_1336_p2[3:0]),
        .S({\edge_val_1_i1_reg_1813[7]_i_24_n_6 ,\edge_val_1_i1_reg_1813[7]_i_25_n_6 ,\edge_val_1_i1_reg_1813[7]_i_26_n_6 ,\edge_val_1_i1_reg_1813[7]_i_27_n_6 }));
  CARRY4 \edge_val_1_i1_reg_1813_reg[7]_i_6 
       (.CI(\edge_val_1_i1_reg_1813_reg[3]_i_2_n_6 ),
        .CO({\NLW_edge_val_1_i1_reg_1813_reg[7]_i_6_CO_UNCONNECTED [3],\edge_val_1_i1_reg_1813_reg[7]_i_6_n_7 ,\edge_val_1_i1_reg_1813_reg[7]_i_6_n_8 ,\edge_val_1_i1_reg_1813_reg[7]_i_6_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_41_fu_1347_p3[6:4]}),
        .O(tmp_28_fu_1371_p2[7:4]),
        .S({\edge_val_1_i1_reg_1813[7]_i_11_n_6 ,\edge_val_1_i1_reg_1813[7]_i_12_n_6 ,\edge_val_1_i1_reg_1813[7]_i_13_n_6 ,\edge_val_1_i1_reg_1813[7]_i_14_n_6 }));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i_reg_1787[0]_i_1 
       (.I0(p_i_fu_1208_p3),
        .I1(tmp_44_fu_1202_p2),
        .I2(tmp_38_fu_1184_p2[0]),
        .O(\edge_val_1_i_reg_1787[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i_reg_1787[1]_i_1 
       (.I0(p_i_fu_1208_p3),
        .I1(tmp_44_fu_1202_p2),
        .I2(tmp_38_fu_1184_p2[1]),
        .O(\edge_val_1_i_reg_1787[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i_reg_1787[2]_i_1 
       (.I0(p_i_fu_1208_p3),
        .I1(tmp_44_fu_1202_p2),
        .I2(tmp_38_fu_1184_p2[2]),
        .O(\edge_val_1_i_reg_1787[2]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i_reg_1787[3]_i_1 
       (.I0(p_i_fu_1208_p3),
        .I1(tmp_44_fu_1202_p2),
        .I2(tmp_38_fu_1184_p2[3]),
        .O(\edge_val_1_i_reg_1787[3]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'h639C9C63)) 
    \edge_val_1_i_reg_1787[3]_i_10 
       (.I0(tmp_32_reg_1766),
        .I1(tmp_59_fu_1149_p2[1]),
        .I2(tmp_59_fu_1149_p2[0]),
        .I3(y_weight_1_2_2_reg_1761[1]),
        .I4(\edge_val_1_i_reg_1787[7]_i_19_n_6 ),
        .O(\edge_val_1_i_reg_1787[3]_i_10_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_val_1_i_reg_1787[3]_i_11 
       (.I0(tmp_59_fu_1149_p2[0]),
        .I1(\edge_val_1_i_reg_1787[7]_i_19_n_6 ),
        .O(\edge_val_1_i_reg_1787[3]_i_11_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_val_1_i_reg_1787[3]_i_3 
       (.I0(\edge_val_1_i_reg_1787[7]_i_19_n_6 ),
        .I1(y_weight_1_2_2_reg_1761[0]),
        .O(\edge_val_1_i_reg_1787[3]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'hFF0001FE)) 
    \edge_val_1_i_reg_1787[3]_i_4 
       (.I0(tmp_59_fu_1149_p2[2]),
        .I1(tmp_59_fu_1149_p2[1]),
        .I2(tmp_59_fu_1149_p2[0]),
        .I3(tmp_59_fu_1149_p2[3]),
        .I4(tmp_32_reg_1766),
        .O(tmp_63_fu_1160_p3[3]));
  LUT4 #(
    .INIT(16'hF01E)) 
    \edge_val_1_i_reg_1787[3]_i_5 
       (.I0(tmp_59_fu_1149_p2[0]),
        .I1(tmp_59_fu_1149_p2[1]),
        .I2(tmp_59_fu_1149_p2[2]),
        .I3(tmp_32_reg_1766),
        .O(tmp_63_fu_1160_p3[2]));
  LUT3 #(
    .INIT(8'hC6)) 
    \edge_val_1_i_reg_1787[3]_i_6 
       (.I0(tmp_59_fu_1149_p2[0]),
        .I1(tmp_59_fu_1149_p2[1]),
        .I2(tmp_32_reg_1766),
        .O(tmp_63_fu_1160_p3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \edge_val_1_i_reg_1787[3]_i_7 
       (.I0(tmp_59_fu_1149_p2[0]),
        .O(tmp_63_fu_1160_p3[0]));
  LUT3 #(
    .INIT(8'h69)) 
    \edge_val_1_i_reg_1787[3]_i_8 
       (.I0(tmp_63_fu_1160_p3[3]),
        .I1(y_weight_1_2_2_reg_1761[3]),
        .I2(\edge_val_1_i_reg_1787[7]_i_19_n_6 ),
        .O(\edge_val_1_i_reg_1787[3]_i_8_n_6 ));
  LUT6 #(
    .INIT(64'h6663999C999C6663)) 
    \edge_val_1_i_reg_1787[3]_i_9 
       (.I0(tmp_32_reg_1766),
        .I1(tmp_59_fu_1149_p2[2]),
        .I2(tmp_59_fu_1149_p2[1]),
        .I3(tmp_59_fu_1149_p2[0]),
        .I4(y_weight_1_2_2_reg_1761[2]),
        .I5(\edge_val_1_i_reg_1787[7]_i_19_n_6 ),
        .O(\edge_val_1_i_reg_1787[3]_i_9_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i_reg_1787[4]_i_1 
       (.I0(p_i_fu_1208_p3),
        .I1(tmp_44_fu_1202_p2),
        .I2(tmp_38_fu_1184_p2[4]),
        .O(\edge_val_1_i_reg_1787[4]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i_reg_1787[5]_i_1 
       (.I0(p_i_fu_1208_p3),
        .I1(tmp_44_fu_1202_p2),
        .I2(tmp_38_fu_1184_p2[5]),
        .O(\edge_val_1_i_reg_1787[5]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i_reg_1787[6]_i_1 
       (.I0(p_i_fu_1208_p3),
        .I1(tmp_44_fu_1202_p2),
        .I2(tmp_38_fu_1184_p2[6]),
        .O(\edge_val_1_i_reg_1787[6]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFFFF00000001FFFE)) 
    \edge_val_1_i_reg_1787[7]_i_10 
       (.I0(tmp_59_fu_1149_p2[3]),
        .I1(tmp_59_fu_1149_p2[0]),
        .I2(tmp_59_fu_1149_p2[1]),
        .I3(tmp_59_fu_1149_p2[2]),
        .I4(tmp_59_fu_1149_p2[4]),
        .I5(tmp_32_reg_1766),
        .O(tmp_63_fu_1160_p3[4]));
  LUT6 #(
    .INIT(64'h663699C999C96636)) 
    \edge_val_1_i_reg_1787[7]_i_11 
       (.I0(tmp_32_reg_1766),
        .I1(tmp_59_fu_1149_p2[7]),
        .I2(\edge_val_1_i_reg_1787[7]_i_15_n_6 ),
        .I3(tmp_59_fu_1149_p2[6]),
        .I4(y_weight_1_2_2_reg_1761[7]),
        .I5(\edge_val_1_i_reg_1787[7]_i_19_n_6 ),
        .O(\edge_val_1_i_reg_1787[7]_i_11_n_6 ));
  LUT5 #(
    .INIT(32'h36C9C936)) 
    \edge_val_1_i_reg_1787[7]_i_12 
       (.I0(tmp_32_reg_1766),
        .I1(tmp_59_fu_1149_p2[6]),
        .I2(\edge_val_1_i_reg_1787[7]_i_15_n_6 ),
        .I3(y_weight_1_2_2_reg_1761[6]),
        .I4(\edge_val_1_i_reg_1787[7]_i_19_n_6 ),
        .O(\edge_val_1_i_reg_1787[7]_i_12_n_6 ));
  LUT5 #(
    .INIT(32'h36C9C936)) 
    \edge_val_1_i_reg_1787[7]_i_13 
       (.I0(tmp_32_reg_1766),
        .I1(tmp_59_fu_1149_p2[5]),
        .I2(\edge_val_1_i_reg_1787[7]_i_17_n_6 ),
        .I3(y_weight_1_2_2_reg_1761[5]),
        .I4(\edge_val_1_i_reg_1787[7]_i_19_n_6 ),
        .O(\edge_val_1_i_reg_1787[7]_i_13_n_6 ));
  LUT3 #(
    .INIT(8'h69)) 
    \edge_val_1_i_reg_1787[7]_i_14 
       (.I0(tmp_63_fu_1160_p3[4]),
        .I1(y_weight_1_2_2_reg_1761[4]),
        .I2(\edge_val_1_i_reg_1787[7]_i_19_n_6 ),
        .O(\edge_val_1_i_reg_1787[7]_i_14_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \edge_val_1_i_reg_1787[7]_i_15 
       (.I0(tmp_59_fu_1149_p2[4]),
        .I1(tmp_59_fu_1149_p2[2]),
        .I2(tmp_59_fu_1149_p2[1]),
        .I3(tmp_59_fu_1149_p2[0]),
        .I4(tmp_59_fu_1149_p2[3]),
        .I5(tmp_59_fu_1149_p2[5]),
        .O(\edge_val_1_i_reg_1787[7]_i_15_n_6 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \edge_val_1_i_reg_1787[7]_i_17 
       (.I0(tmp_59_fu_1149_p2[3]),
        .I1(tmp_59_fu_1149_p2[0]),
        .I2(tmp_59_fu_1149_p2[1]),
        .I3(tmp_59_fu_1149_p2[2]),
        .I4(tmp_59_fu_1149_p2[4]),
        .O(\edge_val_1_i_reg_1787[7]_i_17_n_6 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \edge_val_1_i_reg_1787[7]_i_19 
       (.I0(y_weight_1_2_2_reg_1761[9]),
        .I1(y_weight_1_2_2_reg_1761[8]),
        .I2(y_weight_1_2_2_reg_1761[7]),
        .I3(y_weight_1_2_2_reg_1761[6]),
        .I4(\edge_val_1_i_reg_1787[7]_i_28_n_6 ),
        .I5(y_weight_1_2_2_reg_1761[10]),
        .O(\edge_val_1_i_reg_1787[7]_i_19_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i_reg_1787[7]_i_20 
       (.I0(tmp_58_reg_1756[7]),
        .I1(reg_475[7]),
        .O(\edge_val_1_i_reg_1787[7]_i_20_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i_reg_1787[7]_i_21 
       (.I0(tmp_58_reg_1756[6]),
        .I1(reg_475[6]),
        .O(\edge_val_1_i_reg_1787[7]_i_21_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i_reg_1787[7]_i_22 
       (.I0(tmp_58_reg_1756[5]),
        .I1(reg_475[5]),
        .O(\edge_val_1_i_reg_1787[7]_i_22_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i_reg_1787[7]_i_23 
       (.I0(tmp_58_reg_1756[4]),
        .I1(reg_475[4]),
        .O(\edge_val_1_i_reg_1787[7]_i_23_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i_reg_1787[7]_i_24 
       (.I0(tmp_58_reg_1756[3]),
        .I1(reg_475[3]),
        .O(\edge_val_1_i_reg_1787[7]_i_24_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i_reg_1787[7]_i_25 
       (.I0(tmp_58_reg_1756[2]),
        .I1(reg_475[2]),
        .O(\edge_val_1_i_reg_1787[7]_i_25_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i_reg_1787[7]_i_26 
       (.I0(tmp_58_reg_1756[1]),
        .I1(reg_475[1]),
        .O(\edge_val_1_i_reg_1787[7]_i_26_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val_1_i_reg_1787[7]_i_27 
       (.I0(tmp_58_reg_1756[0]),
        .I1(reg_475[0]),
        .O(\edge_val_1_i_reg_1787[7]_i_27_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \edge_val_1_i_reg_1787[7]_i_28 
       (.I0(y_weight_1_2_2_reg_1761[0]),
        .I1(y_weight_1_2_2_reg_1761[1]),
        .I2(y_weight_1_2_2_reg_1761[2]),
        .I3(y_weight_1_2_2_reg_1761[3]),
        .I4(y_weight_1_2_2_reg_1761[4]),
        .I5(y_weight_1_2_2_reg_1761[5]),
        .O(\edge_val_1_i_reg_1787[7]_i_28_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \edge_val_1_i_reg_1787[7]_i_3 
       (.I0(p_i_fu_1208_p3),
        .I1(tmp_44_fu_1202_p2),
        .I2(tmp_38_fu_1184_p2[7]),
        .O(\edge_val_1_i_reg_1787[7]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \edge_val_1_i_reg_1787[7]_i_4 
       (.I0(tmp_38_fu_1184_p2[2]),
        .I1(tmp_38_fu_1184_p2[4]),
        .I2(tmp_38_fu_1184_p2[5]),
        .I3(tmp_38_fu_1184_p2[0]),
        .I4(tmp_38_fu_1184_p2[1]),
        .I5(\edge_val_1_i_reg_1787[7]_i_7_n_6 ),
        .O(p_i_fu_1208_p3));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8888888)) 
    \edge_val_1_i_reg_1787[7]_i_5 
       (.I0(tmp_38_fu_1184_p2[7]),
        .I1(tmp_38_fu_1184_p2[5]),
        .I2(tmp_38_fu_1184_p2[4]),
        .I3(tmp_38_fu_1184_p2[2]),
        .I4(tmp_38_fu_1184_p2[3]),
        .I5(tmp_38_fu_1184_p2[6]),
        .O(tmp_44_fu_1202_p2));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \edge_val_1_i_reg_1787[7]_i_7 
       (.I0(tmp_38_fu_1184_p2[6]),
        .I1(tmp_38_fu_1184_p2[7]),
        .I2(tmp_38_fu_1184_p2[3]),
        .I3(tmp_38_fu_1184_p2[5]),
        .I4(tmp_38_fu_1184_p2[4]),
        .O(\edge_val_1_i_reg_1787[7]_i_7_n_6 ));
  LUT3 #(
    .INIT(8'hC9)) 
    \edge_val_1_i_reg_1787[7]_i_8 
       (.I0(\edge_val_1_i_reg_1787[7]_i_15_n_6 ),
        .I1(tmp_59_fu_1149_p2[6]),
        .I2(tmp_32_reg_1766),
        .O(tmp_63_fu_1160_p3[6]));
  LUT3 #(
    .INIT(8'hC9)) 
    \edge_val_1_i_reg_1787[7]_i_9 
       (.I0(\edge_val_1_i_reg_1787[7]_i_17_n_6 ),
        .I1(tmp_59_fu_1149_p2[5]),
        .I2(tmp_32_reg_1766),
        .O(tmp_63_fu_1160_p3[5]));
  FDSE \edge_val_1_i_reg_1787_reg[0] 
       (.C(ap_clk),
        .CE(edge_val_1_i_reg_17870),
        .D(\edge_val_1_i_reg_1787[0]_i_1_n_6 ),
        .Q(edge_val_1_i_reg_1787[0]),
        .S(sobel_filter_gmem1_m_axi_U_n_167));
  FDSE \edge_val_1_i_reg_1787_reg[1] 
       (.C(ap_clk),
        .CE(edge_val_1_i_reg_17870),
        .D(\edge_val_1_i_reg_1787[1]_i_1_n_6 ),
        .Q(edge_val_1_i_reg_1787[1]),
        .S(sobel_filter_gmem1_m_axi_U_n_167));
  FDSE \edge_val_1_i_reg_1787_reg[2] 
       (.C(ap_clk),
        .CE(edge_val_1_i_reg_17870),
        .D(\edge_val_1_i_reg_1787[2]_i_1_n_6 ),
        .Q(edge_val_1_i_reg_1787[2]),
        .S(sobel_filter_gmem1_m_axi_U_n_167));
  FDSE \edge_val_1_i_reg_1787_reg[3] 
       (.C(ap_clk),
        .CE(edge_val_1_i_reg_17870),
        .D(\edge_val_1_i_reg_1787[3]_i_1_n_6 ),
        .Q(edge_val_1_i_reg_1787[3]),
        .S(sobel_filter_gmem1_m_axi_U_n_167));
  CARRY4 \edge_val_1_i_reg_1787_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\edge_val_1_i_reg_1787_reg[3]_i_2_n_6 ,\edge_val_1_i_reg_1787_reg[3]_i_2_n_7 ,\edge_val_1_i_reg_1787_reg[3]_i_2_n_8 ,\edge_val_1_i_reg_1787_reg[3]_i_2_n_9 }),
        .CYINIT(\edge_val_1_i_reg_1787[3]_i_3_n_6 ),
        .DI(tmp_63_fu_1160_p3[3:0]),
        .O(tmp_38_fu_1184_p2[3:0]),
        .S({\edge_val_1_i_reg_1787[3]_i_8_n_6 ,\edge_val_1_i_reg_1787[3]_i_9_n_6 ,\edge_val_1_i_reg_1787[3]_i_10_n_6 ,\edge_val_1_i_reg_1787[3]_i_11_n_6 }));
  FDSE \edge_val_1_i_reg_1787_reg[4] 
       (.C(ap_clk),
        .CE(edge_val_1_i_reg_17870),
        .D(\edge_val_1_i_reg_1787[4]_i_1_n_6 ),
        .Q(edge_val_1_i_reg_1787[4]),
        .S(sobel_filter_gmem1_m_axi_U_n_167));
  FDSE \edge_val_1_i_reg_1787_reg[5] 
       (.C(ap_clk),
        .CE(edge_val_1_i_reg_17870),
        .D(\edge_val_1_i_reg_1787[5]_i_1_n_6 ),
        .Q(edge_val_1_i_reg_1787[5]),
        .S(sobel_filter_gmem1_m_axi_U_n_167));
  FDSE \edge_val_1_i_reg_1787_reg[6] 
       (.C(ap_clk),
        .CE(edge_val_1_i_reg_17870),
        .D(\edge_val_1_i_reg_1787[6]_i_1_n_6 ),
        .Q(edge_val_1_i_reg_1787[6]),
        .S(sobel_filter_gmem1_m_axi_U_n_167));
  FDSE \edge_val_1_i_reg_1787_reg[7] 
       (.C(ap_clk),
        .CE(edge_val_1_i_reg_17870),
        .D(\edge_val_1_i_reg_1787[7]_i_3_n_6 ),
        .Q(edge_val_1_i_reg_1787[7]),
        .S(sobel_filter_gmem1_m_axi_U_n_167));
  CARRY4 \edge_val_1_i_reg_1787_reg[7]_i_16 
       (.CI(\edge_val_1_i_reg_1787_reg[7]_i_18_n_6 ),
        .CO({\NLW_edge_val_1_i_reg_1787_reg[7]_i_16_CO_UNCONNECTED [3],\edge_val_1_i_reg_1787_reg[7]_i_16_n_7 ,\edge_val_1_i_reg_1787_reg[7]_i_16_n_8 ,\edge_val_1_i_reg_1787_reg[7]_i_16_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_58_reg_1756[6:4]}),
        .O(tmp_59_fu_1149_p2[7:4]),
        .S({\edge_val_1_i_reg_1787[7]_i_20_n_6 ,\edge_val_1_i_reg_1787[7]_i_21_n_6 ,\edge_val_1_i_reg_1787[7]_i_22_n_6 ,\edge_val_1_i_reg_1787[7]_i_23_n_6 }));
  CARRY4 \edge_val_1_i_reg_1787_reg[7]_i_18 
       (.CI(1'b0),
        .CO({\edge_val_1_i_reg_1787_reg[7]_i_18_n_6 ,\edge_val_1_i_reg_1787_reg[7]_i_18_n_7 ,\edge_val_1_i_reg_1787_reg[7]_i_18_n_8 ,\edge_val_1_i_reg_1787_reg[7]_i_18_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_58_reg_1756[3:0]),
        .O(tmp_59_fu_1149_p2[3:0]),
        .S({\edge_val_1_i_reg_1787[7]_i_24_n_6 ,\edge_val_1_i_reg_1787[7]_i_25_n_6 ,\edge_val_1_i_reg_1787[7]_i_26_n_6 ,\edge_val_1_i_reg_1787[7]_i_27_n_6 }));
  CARRY4 \edge_val_1_i_reg_1787_reg[7]_i_6 
       (.CI(\edge_val_1_i_reg_1787_reg[3]_i_2_n_6 ),
        .CO({\NLW_edge_val_1_i_reg_1787_reg[7]_i_6_CO_UNCONNECTED [3],\edge_val_1_i_reg_1787_reg[7]_i_6_n_7 ,\edge_val_1_i_reg_1787_reg[7]_i_6_n_8 ,\edge_val_1_i_reg_1787_reg[7]_i_6_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_63_fu_1160_p3[6:4]}),
        .O(tmp_38_fu_1184_p2[7:4]),
        .S({\edge_val_1_i_reg_1787[7]_i_11_n_6 ,\edge_val_1_i_reg_1787[7]_i_12_n_6 ,\edge_val_1_i_reg_1787[7]_i_13_n_6 ,\edge_val_1_i_reg_1787[7]_i_14_n_6 }));
  FDRE \exitcond1_reg_1894_pp5_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_83),
        .Q(\exitcond1_reg_1894_pp5_iter1_reg_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \exitcond1_reg_1894_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_84),
        .Q(\exitcond1_reg_1894_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \exitcond2_reg_1838_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_76),
        .Q(\exitcond2_reg_1838_reg_n_6_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_flatten_reg_1587[0]_i_1 
       (.I0(exitcond_flatten_fu_635_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .O(\exitcond_flatten_reg_1587[0]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \exitcond_flatten_reg_1587[0]_i_10 
       (.I0(indvar_flatten_next_reg_1591_reg[13]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[13]),
        .O(\exitcond_flatten_reg_1587[0]_i_10_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \exitcond_flatten_reg_1587[0]_i_2 
       (.I0(\exitcond_flatten_reg_1587[0]_i_3_n_6 ),
        .I1(\j_mid2_reg_1596[10]_i_13_n_6 ),
        .I2(\exitcond_flatten_reg_1587[0]_i_4_n_6 ),
        .I3(\exitcond_flatten_reg_1587[0]_i_5_n_6 ),
        .I4(\exitcond_flatten_reg_1587[0]_i_6_n_6 ),
        .I5(\exitcond_flatten_reg_1587[0]_i_7_n_6 ),
        .O(exitcond_flatten_fu_635_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEAFFFF)) 
    \exitcond_flatten_reg_1587[0]_i_3 
       (.I0(\exitcond_flatten_reg_1587[0]_i_8_n_6 ),
        .I1(indvar_flatten_next_reg_1591_reg[2]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(indvar_flatten_reg_356[2]),
        .I4(\exitcond_flatten_reg_1587[0]_i_9_n_6 ),
        .I5(\exitcond_flatten_reg_1587[0]_i_10_n_6 ),
        .O(\exitcond_flatten_reg_1587[0]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hF3FFF5F5F3FFFFFF)) 
    \exitcond_flatten_reg_1587[0]_i_4 
       (.I0(indvar_flatten_reg_356[17]),
        .I1(indvar_flatten_next_reg_1591_reg[17]),
        .I2(\j_mid2_reg_1596[10]_i_22_n_6 ),
        .I3(indvar_flatten_next_reg_1591_reg[11]),
        .I4(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I5(indvar_flatten_reg_356[11]),
        .O(\exitcond_flatten_reg_1587[0]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABF)) 
    \exitcond_flatten_reg_1587[0]_i_5 
       (.I0(\j_mid2_reg_1596[10]_i_5_n_6 ),
        .I1(indvar_flatten_next_reg_1591_reg[7]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(indvar_flatten_reg_356[7]),
        .I4(\j_mid2_reg_1596[10]_i_26_n_6 ),
        .I5(\j_mid2_reg_1596[10]_i_23_n_6 ),
        .O(\exitcond_flatten_reg_1587[0]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \exitcond_flatten_reg_1587[0]_i_6 
       (.I0(\j_mid2_reg_1596[10]_i_20_n_6 ),
        .I1(indvar_flatten_next_reg_1591_reg[3]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(indvar_flatten_reg_356[3]),
        .I4(\j_mid2_reg_1596[10]_i_25_n_6 ),
        .I5(\j_mid2_reg_1596[10]_i_21_n_6 ),
        .O(\exitcond_flatten_reg_1587[0]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABF)) 
    \exitcond_flatten_reg_1587[0]_i_7 
       (.I0(\j_mid2_reg_1596[10]_i_14_n_6 ),
        .I1(indvar_flatten_next_reg_1591_reg[16]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(indvar_flatten_reg_356[16]),
        .I4(\j_mid2_reg_1596[10]_i_17_n_6 ),
        .I5(\j_mid2_reg_1596[10]_i_27_n_6 ),
        .O(\exitcond_flatten_reg_1587[0]_i_7_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \exitcond_flatten_reg_1587[0]_i_8 
       (.I0(indvar_flatten_next_reg_1591_reg[5]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[5]),
        .O(\exitcond_flatten_reg_1587[0]_i_8_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \exitcond_flatten_reg_1587[0]_i_9 
       (.I0(indvar_flatten_next_reg_1591_reg[18]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[18]),
        .O(\exitcond_flatten_reg_1587[0]_i_9_n_6 ));
  FDRE \exitcond_flatten_reg_1587_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_1587[0]_i_1_n_6 ),
        .Q(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1661_reg[0] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(gmem0_RDATA[0]),
        .Q(gmem0_addr_1_read_reg_1661[0]),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1661_reg[1] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(gmem0_RDATA[1]),
        .Q(gmem0_addr_1_read_reg_1661[1]),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1661_reg[2] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(gmem0_RDATA[2]),
        .Q(gmem0_addr_1_read_reg_1661[2]),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1661_reg[3] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(gmem0_RDATA[3]),
        .Q(gmem0_addr_1_read_reg_1661[3]),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1661_reg[4] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(gmem0_RDATA[4]),
        .Q(gmem0_addr_1_read_reg_1661[4]),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1661_reg[5] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(gmem0_RDATA[5]),
        .Q(gmem0_addr_1_read_reg_1661[5]),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1661_reg[6] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(gmem0_RDATA[6]),
        .Q(gmem0_addr_1_read_reg_1661[6]),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1661_reg[7] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(gmem0_RDATA[7]),
        .Q(gmem0_addr_1_read_reg_1661[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[11]_i_2 
       (.I0(tmp_13_cast_fu_919_p1[11]),
        .I1(tmp_5_cast_reg_1581[11]),
        .O(\gmem0_addr_1_reg_1638[11]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[11]_i_3 
       (.I0(tmp_13_cast_fu_919_p1[10]),
        .I1(tmp_5_cast_reg_1581[10]),
        .O(\gmem0_addr_1_reg_1638[11]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[11]_i_4 
       (.I0(tmp_13_cast_fu_919_p1[9]),
        .I1(tmp_5_cast_reg_1581[9]),
        .O(\gmem0_addr_1_reg_1638[11]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[11]_i_5 
       (.I0(tmp_13_cast_fu_919_p1[8]),
        .I1(tmp_5_cast_reg_1581[8]),
        .O(\gmem0_addr_1_reg_1638[11]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[15]_i_2 
       (.I0(tmp_13_cast_fu_919_p1__0[15]),
        .I1(tmp_5_cast_reg_1581[15]),
        .O(\gmem0_addr_1_reg_1638[15]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[15]_i_3 
       (.I0(tmp_13_cast_fu_919_p1__0[14]),
        .I1(tmp_5_cast_reg_1581[14]),
        .O(\gmem0_addr_1_reg_1638[15]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[15]_i_4 
       (.I0(tmp_13_cast_fu_919_p1__0[13]),
        .I1(tmp_5_cast_reg_1581[13]),
        .O(\gmem0_addr_1_reg_1638[15]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[15]_i_5 
       (.I0(tmp_13_cast_fu_919_p1[12]),
        .I1(tmp_5_cast_reg_1581[12]),
        .O(\gmem0_addr_1_reg_1638[15]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[19]_i_3 
       (.I0(tmp_13_cast_fu_919_p1__0[19]),
        .I1(tmp_5_cast_reg_1581[19]),
        .O(\gmem0_addr_1_reg_1638[19]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[19]_i_4 
       (.I0(tmp_13_cast_fu_919_p1__0[18]),
        .I1(tmp_5_cast_reg_1581[18]),
        .O(\gmem0_addr_1_reg_1638[19]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[19]_i_5 
       (.I0(tmp_13_cast_fu_919_p1__0[17]),
        .I1(tmp_5_cast_reg_1581[17]),
        .O(\gmem0_addr_1_reg_1638[19]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[19]_i_6 
       (.I0(tmp_13_cast_fu_919_p1__0[16]),
        .I1(tmp_5_cast_reg_1581[16]),
        .O(\gmem0_addr_1_reg_1638[19]_i_6_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem0_addr_1_reg_1638[23]_i_2 
       (.I0(tmp_5_cast_reg_1581[22]),
        .O(\gmem0_addr_1_reg_1638[23]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1638[23]_i_4 
       (.I0(tmp_5_cast_reg_1581[22]),
        .I1(tmp_5_cast_reg_1581[23]),
        .O(\gmem0_addr_1_reg_1638[23]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[23]_i_5 
       (.I0(tmp_5_cast_reg_1581[22]),
        .I1(tmp_13_cast_fu_919_p1__0[22]),
        .O(\gmem0_addr_1_reg_1638[23]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[23]_i_6 
       (.I0(tmp_13_cast_fu_919_p1__0[21]),
        .I1(tmp_5_cast_reg_1581[21]),
        .O(\gmem0_addr_1_reg_1638[23]_i_6_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[23]_i_7 
       (.I0(tmp_13_cast_fu_919_p1__0[20]),
        .I1(tmp_5_cast_reg_1581[20]),
        .O(\gmem0_addr_1_reg_1638[23]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1638[27]_i_2 
       (.I0(tmp_5_cast_reg_1581[26]),
        .I1(tmp_5_cast_reg_1581[27]),
        .O(\gmem0_addr_1_reg_1638[27]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1638[27]_i_3 
       (.I0(tmp_5_cast_reg_1581[25]),
        .I1(tmp_5_cast_reg_1581[26]),
        .O(\gmem0_addr_1_reg_1638[27]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1638[27]_i_4 
       (.I0(tmp_5_cast_reg_1581[24]),
        .I1(tmp_5_cast_reg_1581[25]),
        .O(\gmem0_addr_1_reg_1638[27]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1638[27]_i_5 
       (.I0(tmp_5_cast_reg_1581[23]),
        .I1(tmp_5_cast_reg_1581[24]),
        .O(\gmem0_addr_1_reg_1638[27]_i_5_n_6 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \gmem0_addr_1_reg_1638[31]_i_1 
       (.I0(\or_cond_mid2_reg_1613_reg_n_6_[0] ),
        .I1(\tmp_1_mid2_reg_1603_reg_n_6_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .O(gmem0_addr_1_reg_16380));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1638[31]_i_3 
       (.I0(tmp_5_cast_reg_1581[30]),
        .I1(tmp_5_cast_reg_1581[31]),
        .O(\gmem0_addr_1_reg_1638[31]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1638[31]_i_4 
       (.I0(tmp_5_cast_reg_1581[29]),
        .I1(tmp_5_cast_reg_1581[30]),
        .O(\gmem0_addr_1_reg_1638[31]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1638[31]_i_5 
       (.I0(tmp_5_cast_reg_1581[28]),
        .I1(tmp_5_cast_reg_1581[29]),
        .O(\gmem0_addr_1_reg_1638[31]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1638[31]_i_6 
       (.I0(tmp_5_cast_reg_1581[27]),
        .I1(tmp_5_cast_reg_1581[28]),
        .O(\gmem0_addr_1_reg_1638[31]_i_6_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[3]_i_2 
       (.I0(\j_mid2_reg_1596_reg_n_6_[3] ),
        .I1(tmp_5_cast_reg_1581[3]),
        .O(\gmem0_addr_1_reg_1638[3]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[3]_i_3 
       (.I0(\j_mid2_reg_1596_reg_n_6_[2] ),
        .I1(tmp_5_cast_reg_1581[2]),
        .O(\gmem0_addr_1_reg_1638[3]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[3]_i_4 
       (.I0(\j_mid2_reg_1596_reg_n_6_[1] ),
        .I1(tmp_5_cast_reg_1581[1]),
        .O(\gmem0_addr_1_reg_1638[3]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[3]_i_5 
       (.I0(\j_mid2_reg_1596_reg_n_6_[0] ),
        .I1(tmp_5_cast_reg_1581[0]),
        .O(\gmem0_addr_1_reg_1638[3]_i_5_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem0_addr_1_reg_1638[7]_i_2 
       (.I0(\j_mid2_reg_1596_reg_n_6_[7] ),
        .I1(tmp_2_mid2_reg_1607[7]),
        .I2(tmp_5_cast_reg_1581[7]),
        .O(\gmem0_addr_1_reg_1638[7]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[7]_i_3 
       (.I0(\j_mid2_reg_1596_reg_n_6_[6] ),
        .I1(tmp_5_cast_reg_1581[6]),
        .O(\gmem0_addr_1_reg_1638[7]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[7]_i_4 
       (.I0(\j_mid2_reg_1596_reg_n_6_[5] ),
        .I1(tmp_5_cast_reg_1581[5]),
        .O(\gmem0_addr_1_reg_1638[7]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1638[7]_i_5 
       (.I0(\j_mid2_reg_1596_reg_n_6_[4] ),
        .I1(tmp_5_cast_reg_1581[4]),
        .O(\gmem0_addr_1_reg_1638[7]_i_5_n_6 ));
  FDRE \gmem0_addr_1_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[0]),
        .Q(gmem0_addr_1_reg_1638[0]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[10]),
        .Q(gmem0_addr_1_reg_1638[10]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[11]),
        .Q(gmem0_addr_1_reg_1638[11]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1638_reg[11]_i_1 
       (.CI(\gmem0_addr_1_reg_1638_reg[7]_i_1_n_6 ),
        .CO({\gmem0_addr_1_reg_1638_reg[11]_i_1_n_6 ,\gmem0_addr_1_reg_1638_reg[11]_i_1_n_7 ,\gmem0_addr_1_reg_1638_reg[11]_i_1_n_8 ,\gmem0_addr_1_reg_1638_reg[11]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_13_cast_fu_919_p1[11:8]),
        .O(inter_pix2_sum6_fu_927_p2[11:8]),
        .S({\gmem0_addr_1_reg_1638[11]_i_2_n_6 ,\gmem0_addr_1_reg_1638[11]_i_3_n_6 ,\gmem0_addr_1_reg_1638[11]_i_4_n_6 ,\gmem0_addr_1_reg_1638[11]_i_5_n_6 }));
  FDRE \gmem0_addr_1_reg_1638_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[12]),
        .Q(gmem0_addr_1_reg_1638[12]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[13]),
        .Q(gmem0_addr_1_reg_1638[13]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[14]),
        .Q(gmem0_addr_1_reg_1638[14]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[15]),
        .Q(gmem0_addr_1_reg_1638[15]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1638_reg[15]_i_1 
       (.CI(\gmem0_addr_1_reg_1638_reg[11]_i_1_n_6 ),
        .CO({\gmem0_addr_1_reg_1638_reg[15]_i_1_n_6 ,\gmem0_addr_1_reg_1638_reg[15]_i_1_n_7 ,\gmem0_addr_1_reg_1638_reg[15]_i_1_n_8 ,\gmem0_addr_1_reg_1638_reg[15]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({tmp_13_cast_fu_919_p1__0[15:13],tmp_13_cast_fu_919_p1[12]}),
        .O(inter_pix2_sum6_fu_927_p2[15:12]),
        .S({\gmem0_addr_1_reg_1638[15]_i_2_n_6 ,\gmem0_addr_1_reg_1638[15]_i_3_n_6 ,\gmem0_addr_1_reg_1638[15]_i_4_n_6 ,\gmem0_addr_1_reg_1638[15]_i_5_n_6 }));
  FDRE \gmem0_addr_1_reg_1638_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[16]),
        .Q(gmem0_addr_1_reg_1638[16]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[17]),
        .Q(gmem0_addr_1_reg_1638[17]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[18]),
        .Q(gmem0_addr_1_reg_1638[18]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[19]),
        .Q(gmem0_addr_1_reg_1638[19]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1638_reg[19]_i_1 
       (.CI(\gmem0_addr_1_reg_1638_reg[15]_i_1_n_6 ),
        .CO({\gmem0_addr_1_reg_1638_reg[19]_i_1_n_6 ,\gmem0_addr_1_reg_1638_reg[19]_i_1_n_7 ,\gmem0_addr_1_reg_1638_reg[19]_i_1_n_8 ,\gmem0_addr_1_reg_1638_reg[19]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_13_cast_fu_919_p1__0[19:16]),
        .O(inter_pix2_sum6_fu_927_p2[19:16]),
        .S({\gmem0_addr_1_reg_1638[19]_i_3_n_6 ,\gmem0_addr_1_reg_1638[19]_i_4_n_6 ,\gmem0_addr_1_reg_1638[19]_i_5_n_6 ,\gmem0_addr_1_reg_1638[19]_i_6_n_6 }));
  CARRY4 \gmem0_addr_1_reg_1638_reg[19]_i_2 
       (.CI(\tmp_13_cast_reg_1650_reg[12]_i_1_n_6 ),
        .CO({\gmem0_addr_1_reg_1638_reg[19]_i_2_n_6 ,\gmem0_addr_1_reg_1638_reg[19]_i_2_n_7 ,\gmem0_addr_1_reg_1638_reg[19]_i_2_n_8 ,\gmem0_addr_1_reg_1638_reg[19]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_13_cast_fu_919_p1__0[18:15]),
        .S(tmp_2_mid2_reg_1607[18:15]));
  FDRE \gmem0_addr_1_reg_1638_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[1]),
        .Q(gmem0_addr_1_reg_1638[1]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[20]),
        .Q(gmem0_addr_1_reg_1638[20]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[21]),
        .Q(gmem0_addr_1_reg_1638[21]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[22]),
        .Q(gmem0_addr_1_reg_1638[22]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[23]),
        .Q(gmem0_addr_1_reg_1638[23]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1638_reg[23]_i_1 
       (.CI(\gmem0_addr_1_reg_1638_reg[19]_i_1_n_6 ),
        .CO({\gmem0_addr_1_reg_1638_reg[23]_i_1_n_6 ,\gmem0_addr_1_reg_1638_reg[23]_i_1_n_7 ,\gmem0_addr_1_reg_1638_reg[23]_i_1_n_8 ,\gmem0_addr_1_reg_1638_reg[23]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({tmp_5_cast_reg_1581[22],\gmem0_addr_1_reg_1638[23]_i_2_n_6 ,tmp_13_cast_fu_919_p1__0[21:20]}),
        .O(inter_pix2_sum6_fu_927_p2[23:20]),
        .S({\gmem0_addr_1_reg_1638[23]_i_4_n_6 ,\gmem0_addr_1_reg_1638[23]_i_5_n_6 ,\gmem0_addr_1_reg_1638[23]_i_6_n_6 ,\gmem0_addr_1_reg_1638[23]_i_7_n_6 }));
  CARRY4 \gmem0_addr_1_reg_1638_reg[23]_i_3 
       (.CI(\gmem0_addr_1_reg_1638_reg[19]_i_2_n_6 ),
        .CO({\NLW_gmem0_addr_1_reg_1638_reg[23]_i_3_CO_UNCONNECTED [3],\gmem0_addr_1_reg_1638_reg[23]_i_3_n_7 ,\gmem0_addr_1_reg_1638_reg[23]_i_3_n_8 ,\gmem0_addr_1_reg_1638_reg[23]_i_3_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_13_cast_fu_919_p1__0[22:19]),
        .S(tmp_2_mid2_reg_1607[22:19]));
  FDRE \gmem0_addr_1_reg_1638_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[24]),
        .Q(gmem0_addr_1_reg_1638[24]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[25]),
        .Q(gmem0_addr_1_reg_1638[25]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[26]),
        .Q(gmem0_addr_1_reg_1638[26]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[27]),
        .Q(gmem0_addr_1_reg_1638[27]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1638_reg[27]_i_1 
       (.CI(\gmem0_addr_1_reg_1638_reg[23]_i_1_n_6 ),
        .CO({\gmem0_addr_1_reg_1638_reg[27]_i_1_n_6 ,\gmem0_addr_1_reg_1638_reg[27]_i_1_n_7 ,\gmem0_addr_1_reg_1638_reg[27]_i_1_n_8 ,\gmem0_addr_1_reg_1638_reg[27]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_5_cast_reg_1581[26:23]),
        .O(inter_pix2_sum6_fu_927_p2[27:24]),
        .S({\gmem0_addr_1_reg_1638[27]_i_2_n_6 ,\gmem0_addr_1_reg_1638[27]_i_3_n_6 ,\gmem0_addr_1_reg_1638[27]_i_4_n_6 ,\gmem0_addr_1_reg_1638[27]_i_5_n_6 }));
  FDRE \gmem0_addr_1_reg_1638_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[28]),
        .Q(gmem0_addr_1_reg_1638[28]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[29]),
        .Q(gmem0_addr_1_reg_1638[29]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[2]),
        .Q(gmem0_addr_1_reg_1638[2]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[30]),
        .Q(gmem0_addr_1_reg_1638[30]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[31]),
        .Q(gmem0_addr_1_reg_1638[31]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1638_reg[31]_i_2 
       (.CI(\gmem0_addr_1_reg_1638_reg[27]_i_1_n_6 ),
        .CO({\NLW_gmem0_addr_1_reg_1638_reg[31]_i_2_CO_UNCONNECTED [3],\gmem0_addr_1_reg_1638_reg[31]_i_2_n_7 ,\gmem0_addr_1_reg_1638_reg[31]_i_2_n_8 ,\gmem0_addr_1_reg_1638_reg[31]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_5_cast_reg_1581[29:27]}),
        .O(inter_pix2_sum6_fu_927_p2[31:28]),
        .S({\gmem0_addr_1_reg_1638[31]_i_3_n_6 ,\gmem0_addr_1_reg_1638[31]_i_4_n_6 ,\gmem0_addr_1_reg_1638[31]_i_5_n_6 ,\gmem0_addr_1_reg_1638[31]_i_6_n_6 }));
  FDRE \gmem0_addr_1_reg_1638_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[3]),
        .Q(gmem0_addr_1_reg_1638[3]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1638_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem0_addr_1_reg_1638_reg[3]_i_1_n_6 ,\gmem0_addr_1_reg_1638_reg[3]_i_1_n_7 ,\gmem0_addr_1_reg_1638_reg[3]_i_1_n_8 ,\gmem0_addr_1_reg_1638_reg[3]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({\j_mid2_reg_1596_reg_n_6_[3] ,\j_mid2_reg_1596_reg_n_6_[2] ,\j_mid2_reg_1596_reg_n_6_[1] ,\j_mid2_reg_1596_reg_n_6_[0] }),
        .O(inter_pix2_sum6_fu_927_p2[3:0]),
        .S({\gmem0_addr_1_reg_1638[3]_i_2_n_6 ,\gmem0_addr_1_reg_1638[3]_i_3_n_6 ,\gmem0_addr_1_reg_1638[3]_i_4_n_6 ,\gmem0_addr_1_reg_1638[3]_i_5_n_6 }));
  FDRE \gmem0_addr_1_reg_1638_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[4]),
        .Q(gmem0_addr_1_reg_1638[4]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[5]),
        .Q(gmem0_addr_1_reg_1638[5]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[6]),
        .Q(gmem0_addr_1_reg_1638[6]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[7]),
        .Q(gmem0_addr_1_reg_1638[7]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1638_reg[7]_i_1 
       (.CI(\gmem0_addr_1_reg_1638_reg[3]_i_1_n_6 ),
        .CO({\gmem0_addr_1_reg_1638_reg[7]_i_1_n_6 ,\gmem0_addr_1_reg_1638_reg[7]_i_1_n_7 ,\gmem0_addr_1_reg_1638_reg[7]_i_1_n_8 ,\gmem0_addr_1_reg_1638_reg[7]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({tmp_5_cast_reg_1581[7],\j_mid2_reg_1596_reg_n_6_[6] ,\j_mid2_reg_1596_reg_n_6_[5] ,\j_mid2_reg_1596_reg_n_6_[4] }),
        .O(inter_pix2_sum6_fu_927_p2[7:4]),
        .S({\gmem0_addr_1_reg_1638[7]_i_2_n_6 ,\gmem0_addr_1_reg_1638[7]_i_3_n_6 ,\gmem0_addr_1_reg_1638[7]_i_4_n_6 ,\gmem0_addr_1_reg_1638[7]_i_5_n_6 }));
  FDRE \gmem0_addr_1_reg_1638_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[8]),
        .Q(gmem0_addr_1_reg_1638[8]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1638_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(inter_pix2_sum6_fu_927_p2[9]),
        .Q(gmem0_addr_1_reg_1638[9]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1671_reg[0] 
       (.C(ap_clk),
        .CE(p_222_in),
        .D(gmem0_RDATA[0]),
        .Q(gmem0_addr_read_reg_1671[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1671_reg[1] 
       (.C(ap_clk),
        .CE(p_222_in),
        .D(gmem0_RDATA[1]),
        .Q(gmem0_addr_read_reg_1671[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1671_reg[2] 
       (.C(ap_clk),
        .CE(p_222_in),
        .D(gmem0_RDATA[2]),
        .Q(gmem0_addr_read_reg_1671[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1671_reg[3] 
       (.C(ap_clk),
        .CE(p_222_in),
        .D(gmem0_RDATA[3]),
        .Q(gmem0_addr_read_reg_1671[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1671_reg[4] 
       (.C(ap_clk),
        .CE(p_222_in),
        .D(gmem0_RDATA[4]),
        .Q(gmem0_addr_read_reg_1671[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1671_reg[5] 
       (.C(ap_clk),
        .CE(p_222_in),
        .D(gmem0_RDATA[5]),
        .Q(gmem0_addr_read_reg_1671[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1671_reg[6] 
       (.C(ap_clk),
        .CE(p_222_in),
        .D(gmem0_RDATA[6]),
        .Q(gmem0_addr_read_reg_1671[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1671_reg[7] 
       (.C(ap_clk),
        .CE(p_222_in),
        .D(gmem0_RDATA[7]),
        .Q(gmem0_addr_read_reg_1671[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \gmem0_addr_reg_1655[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(\tmp_1_mid2_reg_1603_reg_n_6_[0] ),
        .O(gmem0_addr_reg_16550));
  FDRE \gmem0_addr_reg_1655_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[0]),
        .Q(gmem0_addr_reg_1655[0]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[10]),
        .Q(gmem0_addr_reg_1655[10]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[11]),
        .Q(gmem0_addr_reg_1655[11]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[12]),
        .Q(gmem0_addr_reg_1655[12]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[13]),
        .Q(gmem0_addr_reg_1655[13]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[14]),
        .Q(gmem0_addr_reg_1655[14]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[15]),
        .Q(gmem0_addr_reg_1655[15]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[16]),
        .Q(gmem0_addr_reg_1655[16]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[17]),
        .Q(gmem0_addr_reg_1655[17]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[18]),
        .Q(gmem0_addr_reg_1655[18]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[19]),
        .Q(gmem0_addr_reg_1655[19]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[1]),
        .Q(gmem0_addr_reg_1655[1]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[20]),
        .Q(gmem0_addr_reg_1655[20]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[21]),
        .Q(gmem0_addr_reg_1655[21]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[22]),
        .Q(gmem0_addr_reg_1655[22]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[23]),
        .Q(gmem0_addr_reg_1655[23]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[24]),
        .Q(gmem0_addr_reg_1655[24]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[25]),
        .Q(gmem0_addr_reg_1655[25]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[26]),
        .Q(gmem0_addr_reg_1655[26]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[27]),
        .Q(gmem0_addr_reg_1655[27]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[28]),
        .Q(gmem0_addr_reg_1655[28]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[29]),
        .Q(gmem0_addr_reg_1655[29]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[2]),
        .Q(gmem0_addr_reg_1655[2]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[30]),
        .Q(gmem0_addr_reg_1655[30]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[31]),
        .Q(gmem0_addr_reg_1655[31]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[3]),
        .Q(gmem0_addr_reg_1655[3]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[4]),
        .Q(gmem0_addr_reg_1655[4]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[5]),
        .Q(gmem0_addr_reg_1655[5]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[6]),
        .Q(gmem0_addr_reg_1655[6]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[7]),
        .Q(gmem0_addr_reg_1655[7]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[8]),
        .Q(gmem0_addr_reg_1655[8]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1655_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(inter_pix2_sum6_fu_927_p2[9]),
        .Q(gmem0_addr_reg_1655[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem1_addr_2_reg_1644[11]_i_10 
       (.I0(\j_mid2_reg_1596_reg_n_6_[8] ),
        .I1(\j_mid2_reg_1596_reg_n_6_[9] ),
        .I2(tmp_2_mid2_reg_1607[9]),
        .O(\gmem1_addr_2_reg_1644[11]_i_10_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_2_reg_1644[11]_i_11 
       (.I0(\j_mid2_reg_1596_reg_n_6_[8] ),
        .I1(tmp_2_mid2_reg_1607[8]),
        .O(\gmem1_addr_2_reg_1644[11]_i_11_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[11]_i_12 
       (.I0(tmp_2_mid2_reg_1607[7]),
        .I1(\j_mid2_reg_1596_reg_n_6_[7] ),
        .O(\gmem1_addr_2_reg_1644[11]_i_12_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[11]_i_3 
       (.I0(tmp_48_cast_fu_896_p1[11]),
        .I1(tmp_cast1_reg_1562[11]),
        .O(\gmem1_addr_2_reg_1644[11]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[11]_i_4 
       (.I0(tmp_48_cast_fu_896_p1[10]),
        .I1(tmp_cast1_reg_1562[10]),
        .O(\gmem1_addr_2_reg_1644[11]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[11]_i_5 
       (.I0(tmp_48_cast_fu_896_p1[9]),
        .I1(tmp_cast1_reg_1562[9]),
        .O(\gmem1_addr_2_reg_1644[11]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[11]_i_6 
       (.I0(tmp_48_cast_fu_896_p1[8]),
        .I1(tmp_cast1_reg_1562[8]),
        .O(\gmem1_addr_2_reg_1644[11]_i_6_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_2_reg_1644[11]_i_7 
       (.I0(tmp_2_mid2_reg_1607[9]),
        .I1(\j_mid2_reg_1596_reg_n_6_[9] ),
        .O(\gmem1_addr_2_reg_1644[11]_i_7_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_2_reg_1644[11]_i_8 
       (.I0(\j_mid2_reg_1596_reg_n_6_[8] ),
        .O(\gmem1_addr_2_reg_1644[11]_i_8_n_6 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem1_addr_2_reg_1644[11]_i_9 
       (.I0(\j_mid2_reg_1596_reg_n_6_[9] ),
        .I1(tmp_2_mid2_reg_1607[9]),
        .I2(\j_mid2_reg_1596_reg_n_6_[10] ),
        .I3(tmp_2_mid2_reg_1607[10]),
        .O(\gmem1_addr_2_reg_1644[11]_i_9_n_6 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem1_addr_2_reg_1644[15]_i_10 
       (.I0(\j_mid2_reg_1596_reg_n_6_[10] ),
        .I1(tmp_2_mid2_reg_1607[10]),
        .I2(tmp_2_mid2_reg_1607[11]),
        .O(\gmem1_addr_2_reg_1644[15]_i_10_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[15]_i_3 
       (.I0(tmp_48_cast_fu_896_p1[15]),
        .I1(tmp_cast1_reg_1562[15]),
        .O(\gmem1_addr_2_reg_1644[15]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[15]_i_4 
       (.I0(tmp_48_cast_fu_896_p1[14]),
        .I1(tmp_cast1_reg_1562[14]),
        .O(\gmem1_addr_2_reg_1644[15]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[15]_i_5 
       (.I0(tmp_48_cast_fu_896_p1[13]),
        .I1(tmp_cast1_reg_1562[13]),
        .O(\gmem1_addr_2_reg_1644[15]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[15]_i_6 
       (.I0(tmp_48_cast_fu_896_p1[12]),
        .I1(tmp_cast1_reg_1562[12]),
        .O(\gmem1_addr_2_reg_1644[15]_i_6_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_2_reg_1644[15]_i_7 
       (.I0(tmp_2_mid2_reg_1607[14]),
        .O(\gmem1_addr_2_reg_1644[15]_i_7_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_2_reg_1644[15]_i_8 
       (.I0(tmp_2_mid2_reg_1607[13]),
        .O(\gmem1_addr_2_reg_1644[15]_i_8_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_2_reg_1644[15]_i_9 
       (.I0(tmp_2_mid2_reg_1607[12]),
        .O(\gmem1_addr_2_reg_1644[15]_i_9_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_2_reg_1644[19]_i_10 
       (.I0(tmp_2_mid2_reg_1607[15]),
        .O(\gmem1_addr_2_reg_1644[19]_i_10_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[19]_i_3 
       (.I0(tmp_48_cast_fu_896_p1[19]),
        .I1(tmp_cast1_reg_1562[19]),
        .O(\gmem1_addr_2_reg_1644[19]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[19]_i_4 
       (.I0(tmp_48_cast_fu_896_p1[18]),
        .I1(tmp_cast1_reg_1562[18]),
        .O(\gmem1_addr_2_reg_1644[19]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[19]_i_5 
       (.I0(tmp_48_cast_fu_896_p1[17]),
        .I1(tmp_cast1_reg_1562[17]),
        .O(\gmem1_addr_2_reg_1644[19]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[19]_i_6 
       (.I0(tmp_48_cast_fu_896_p1[16]),
        .I1(tmp_cast1_reg_1562[16]),
        .O(\gmem1_addr_2_reg_1644[19]_i_6_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_2_reg_1644[19]_i_7 
       (.I0(tmp_2_mid2_reg_1607[18]),
        .O(\gmem1_addr_2_reg_1644[19]_i_7_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_2_reg_1644[19]_i_8 
       (.I0(tmp_2_mid2_reg_1607[17]),
        .O(\gmem1_addr_2_reg_1644[19]_i_8_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_2_reg_1644[19]_i_9 
       (.I0(tmp_2_mid2_reg_1607[16]),
        .O(\gmem1_addr_2_reg_1644[19]_i_9_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_2_reg_1644[23]_i_10 
       (.I0(tmp_2_mid2_reg_1607[20]),
        .O(\gmem1_addr_2_reg_1644[23]_i_10_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_2_reg_1644[23]_i_11 
       (.I0(tmp_2_mid2_reg_1607[19]),
        .O(\gmem1_addr_2_reg_1644[23]_i_11_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_2_reg_1644[23]_i_2 
       (.I0(tmp_cast1_reg_1562[22]),
        .O(\gmem1_addr_2_reg_1644[23]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_2_reg_1644[23]_i_4 
       (.I0(tmp_cast1_reg_1562[22]),
        .I1(tmp_cast1_reg_1562[23]),
        .O(\gmem1_addr_2_reg_1644[23]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[23]_i_5 
       (.I0(tmp_cast1_reg_1562[22]),
        .I1(tmp_48_cast_fu_896_p1[22]),
        .O(\gmem1_addr_2_reg_1644[23]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[23]_i_6 
       (.I0(tmp_48_cast_fu_896_p1[21]),
        .I1(tmp_cast1_reg_1562[21]),
        .O(\gmem1_addr_2_reg_1644[23]_i_6_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[23]_i_7 
       (.I0(tmp_48_cast_fu_896_p1[20]),
        .I1(tmp_cast1_reg_1562[20]),
        .O(\gmem1_addr_2_reg_1644[23]_i_7_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_2_reg_1644[23]_i_8 
       (.I0(tmp_2_mid2_reg_1607[22]),
        .O(\gmem1_addr_2_reg_1644[23]_i_8_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_2_reg_1644[23]_i_9 
       (.I0(tmp_2_mid2_reg_1607[21]),
        .O(\gmem1_addr_2_reg_1644[23]_i_9_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_2_reg_1644[27]_i_2 
       (.I0(tmp_cast1_reg_1562[26]),
        .I1(tmp_cast1_reg_1562[27]),
        .O(\gmem1_addr_2_reg_1644[27]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_2_reg_1644[27]_i_3 
       (.I0(tmp_cast1_reg_1562[25]),
        .I1(tmp_cast1_reg_1562[26]),
        .O(\gmem1_addr_2_reg_1644[27]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_2_reg_1644[27]_i_4 
       (.I0(tmp_cast1_reg_1562[24]),
        .I1(tmp_cast1_reg_1562[25]),
        .O(\gmem1_addr_2_reg_1644[27]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_2_reg_1644[27]_i_5 
       (.I0(tmp_cast1_reg_1562[23]),
        .I1(tmp_cast1_reg_1562[24]),
        .O(\gmem1_addr_2_reg_1644[27]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_2_reg_1644[29]_i_2 
       (.I0(tmp_cast1_reg_1562[28]),
        .I1(tmp_cast1_reg_1562[29]),
        .O(\gmem1_addr_2_reg_1644[29]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_2_reg_1644[29]_i_3 
       (.I0(tmp_cast1_reg_1562[27]),
        .I1(tmp_cast1_reg_1562[28]),
        .O(\gmem1_addr_2_reg_1644[29]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[3]_i_2 
       (.I0(\j_mid2_reg_1596_reg_n_6_[3] ),
        .I1(tmp_cast1_reg_1562[3]),
        .O(\gmem1_addr_2_reg_1644[3]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[3]_i_3 
       (.I0(\j_mid2_reg_1596_reg_n_6_[2] ),
        .I1(tmp_cast1_reg_1562[2]),
        .O(\gmem1_addr_2_reg_1644[3]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[3]_i_4 
       (.I0(\j_mid2_reg_1596_reg_n_6_[1] ),
        .I1(tmp_cast1_reg_1562[1]),
        .O(\gmem1_addr_2_reg_1644[3]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[3]_i_5 
       (.I0(\j_mid2_reg_1596_reg_n_6_[0] ),
        .I1(tmp_cast1_reg_1562[0]),
        .O(\gmem1_addr_2_reg_1644[3]_i_5_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem1_addr_2_reg_1644[7]_i_2 
       (.I0(\j_mid2_reg_1596_reg_n_6_[7] ),
        .I1(tmp_2_mid2_reg_1607[7]),
        .I2(tmp_cast1_reg_1562[7]),
        .O(\gmem1_addr_2_reg_1644[7]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[7]_i_3 
       (.I0(\j_mid2_reg_1596_reg_n_6_[6] ),
        .I1(tmp_cast1_reg_1562[6]),
        .O(\gmem1_addr_2_reg_1644[7]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[7]_i_4 
       (.I0(\j_mid2_reg_1596_reg_n_6_[5] ),
        .I1(tmp_cast1_reg_1562[5]),
        .O(\gmem1_addr_2_reg_1644[7]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_2_reg_1644[7]_i_5 
       (.I0(\j_mid2_reg_1596_reg_n_6_[4] ),
        .I1(tmp_cast1_reg_1562[4]),
        .O(\gmem1_addr_2_reg_1644[7]_i_5_n_6 ));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[0]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[10]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[11]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[12]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[13]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[14]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[15]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[16]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[16]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[17]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[17]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[18]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[18]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[19]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[19]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[1]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[20]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[20]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[21]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[21]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[22]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[22]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[23]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[23]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[24]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[24]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[25]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[25]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[26]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[26]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[27]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[27]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[28]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[28]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[29]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[29]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[2]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[3]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[4]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[5]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[6]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[7]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[8]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_2_reg_1644[9]),
        .Q(gmem1_addr_2_reg_1644_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[0]),
        .Q(gmem1_addr_2_reg_1644[0]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[10]),
        .Q(gmem1_addr_2_reg_1644[10]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[11]),
        .Q(gmem1_addr_2_reg_1644[11]),
        .R(1'b0));
  CARRY4 \gmem1_addr_2_reg_1644_reg[11]_i_1 
       (.CI(\gmem1_addr_2_reg_1644_reg[7]_i_1_n_6 ),
        .CO({\gmem1_addr_2_reg_1644_reg[11]_i_1_n_6 ,\gmem1_addr_2_reg_1644_reg[11]_i_1_n_7 ,\gmem1_addr_2_reg_1644_reg[11]_i_1_n_8 ,\gmem1_addr_2_reg_1644_reg[11]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_48_cast_fu_896_p1[11:8]),
        .O(out_pix4_sum5_fu_904_p2[11:8]),
        .S({\gmem1_addr_2_reg_1644[11]_i_3_n_6 ,\gmem1_addr_2_reg_1644[11]_i_4_n_6 ,\gmem1_addr_2_reg_1644[11]_i_5_n_6 ,\gmem1_addr_2_reg_1644[11]_i_6_n_6 }));
  CARRY4 \gmem1_addr_2_reg_1644_reg[11]_i_2 
       (.CI(1'b0),
        .CO({\gmem1_addr_2_reg_1644_reg[11]_i_2_n_6 ,\gmem1_addr_2_reg_1644_reg[11]_i_2_n_7 ,\gmem1_addr_2_reg_1644_reg[11]_i_2_n_8 ,\gmem1_addr_2_reg_1644_reg[11]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({\gmem1_addr_2_reg_1644[11]_i_7_n_6 ,\j_mid2_reg_1596_reg_n_6_[8] ,\gmem1_addr_2_reg_1644[11]_i_8_n_6 ,tmp_2_mid2_reg_1607[7]}),
        .O({tmp_48_cast_fu_896_p1[10:8],\NLW_gmem1_addr_2_reg_1644_reg[11]_i_2_O_UNCONNECTED [0]}),
        .S({\gmem1_addr_2_reg_1644[11]_i_9_n_6 ,\gmem1_addr_2_reg_1644[11]_i_10_n_6 ,\gmem1_addr_2_reg_1644[11]_i_11_n_6 ,\gmem1_addr_2_reg_1644[11]_i_12_n_6 }));
  FDRE \gmem1_addr_2_reg_1644_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[12]),
        .Q(gmem1_addr_2_reg_1644[12]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[13]),
        .Q(gmem1_addr_2_reg_1644[13]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[14]),
        .Q(gmem1_addr_2_reg_1644[14]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[15]),
        .Q(gmem1_addr_2_reg_1644[15]),
        .R(1'b0));
  CARRY4 \gmem1_addr_2_reg_1644_reg[15]_i_1 
       (.CI(\gmem1_addr_2_reg_1644_reg[11]_i_1_n_6 ),
        .CO({\gmem1_addr_2_reg_1644_reg[15]_i_1_n_6 ,\gmem1_addr_2_reg_1644_reg[15]_i_1_n_7 ,\gmem1_addr_2_reg_1644_reg[15]_i_1_n_8 ,\gmem1_addr_2_reg_1644_reg[15]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_48_cast_fu_896_p1[15:12]),
        .O(out_pix4_sum5_fu_904_p2[15:12]),
        .S({\gmem1_addr_2_reg_1644[15]_i_3_n_6 ,\gmem1_addr_2_reg_1644[15]_i_4_n_6 ,\gmem1_addr_2_reg_1644[15]_i_5_n_6 ,\gmem1_addr_2_reg_1644[15]_i_6_n_6 }));
  CARRY4 \gmem1_addr_2_reg_1644_reg[15]_i_2 
       (.CI(\gmem1_addr_2_reg_1644_reg[11]_i_2_n_6 ),
        .CO({\gmem1_addr_2_reg_1644_reg[15]_i_2_n_6 ,\gmem1_addr_2_reg_1644_reg[15]_i_2_n_7 ,\gmem1_addr_2_reg_1644_reg[15]_i_2_n_8 ,\gmem1_addr_2_reg_1644_reg[15]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_2_mid2_reg_1607[14:11]),
        .O(tmp_48_cast_fu_896_p1[14:11]),
        .S({\gmem1_addr_2_reg_1644[15]_i_7_n_6 ,\gmem1_addr_2_reg_1644[15]_i_8_n_6 ,\gmem1_addr_2_reg_1644[15]_i_9_n_6 ,\gmem1_addr_2_reg_1644[15]_i_10_n_6 }));
  FDRE \gmem1_addr_2_reg_1644_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[16]),
        .Q(gmem1_addr_2_reg_1644[16]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[17]),
        .Q(gmem1_addr_2_reg_1644[17]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[18]),
        .Q(gmem1_addr_2_reg_1644[18]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[19]),
        .Q(gmem1_addr_2_reg_1644[19]),
        .R(1'b0));
  CARRY4 \gmem1_addr_2_reg_1644_reg[19]_i_1 
       (.CI(\gmem1_addr_2_reg_1644_reg[15]_i_1_n_6 ),
        .CO({\gmem1_addr_2_reg_1644_reg[19]_i_1_n_6 ,\gmem1_addr_2_reg_1644_reg[19]_i_1_n_7 ,\gmem1_addr_2_reg_1644_reg[19]_i_1_n_8 ,\gmem1_addr_2_reg_1644_reg[19]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_48_cast_fu_896_p1[19:16]),
        .O(out_pix4_sum5_fu_904_p2[19:16]),
        .S({\gmem1_addr_2_reg_1644[19]_i_3_n_6 ,\gmem1_addr_2_reg_1644[19]_i_4_n_6 ,\gmem1_addr_2_reg_1644[19]_i_5_n_6 ,\gmem1_addr_2_reg_1644[19]_i_6_n_6 }));
  CARRY4 \gmem1_addr_2_reg_1644_reg[19]_i_2 
       (.CI(\gmem1_addr_2_reg_1644_reg[15]_i_2_n_6 ),
        .CO({\gmem1_addr_2_reg_1644_reg[19]_i_2_n_6 ,\gmem1_addr_2_reg_1644_reg[19]_i_2_n_7 ,\gmem1_addr_2_reg_1644_reg[19]_i_2_n_8 ,\gmem1_addr_2_reg_1644_reg[19]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_2_mid2_reg_1607[18:15]),
        .O(tmp_48_cast_fu_896_p1[18:15]),
        .S({\gmem1_addr_2_reg_1644[19]_i_7_n_6 ,\gmem1_addr_2_reg_1644[19]_i_8_n_6 ,\gmem1_addr_2_reg_1644[19]_i_9_n_6 ,\gmem1_addr_2_reg_1644[19]_i_10_n_6 }));
  FDRE \gmem1_addr_2_reg_1644_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[1]),
        .Q(gmem1_addr_2_reg_1644[1]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[20]),
        .Q(gmem1_addr_2_reg_1644[20]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[21]),
        .Q(gmem1_addr_2_reg_1644[21]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[22]),
        .Q(gmem1_addr_2_reg_1644[22]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[23]),
        .Q(gmem1_addr_2_reg_1644[23]),
        .R(1'b0));
  CARRY4 \gmem1_addr_2_reg_1644_reg[23]_i_1 
       (.CI(\gmem1_addr_2_reg_1644_reg[19]_i_1_n_6 ),
        .CO({\gmem1_addr_2_reg_1644_reg[23]_i_1_n_6 ,\gmem1_addr_2_reg_1644_reg[23]_i_1_n_7 ,\gmem1_addr_2_reg_1644_reg[23]_i_1_n_8 ,\gmem1_addr_2_reg_1644_reg[23]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({tmp_cast1_reg_1562[22],\gmem1_addr_2_reg_1644[23]_i_2_n_6 ,tmp_48_cast_fu_896_p1[21:20]}),
        .O(out_pix4_sum5_fu_904_p2[23:20]),
        .S({\gmem1_addr_2_reg_1644[23]_i_4_n_6 ,\gmem1_addr_2_reg_1644[23]_i_5_n_6 ,\gmem1_addr_2_reg_1644[23]_i_6_n_6 ,\gmem1_addr_2_reg_1644[23]_i_7_n_6 }));
  CARRY4 \gmem1_addr_2_reg_1644_reg[23]_i_3 
       (.CI(\gmem1_addr_2_reg_1644_reg[19]_i_2_n_6 ),
        .CO({\NLW_gmem1_addr_2_reg_1644_reg[23]_i_3_CO_UNCONNECTED [3],\gmem1_addr_2_reg_1644_reg[23]_i_3_n_7 ,\gmem1_addr_2_reg_1644_reg[23]_i_3_n_8 ,\gmem1_addr_2_reg_1644_reg[23]_i_3_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_2_mid2_reg_1607[21:19]}),
        .O(tmp_48_cast_fu_896_p1[22:19]),
        .S({\gmem1_addr_2_reg_1644[23]_i_8_n_6 ,\gmem1_addr_2_reg_1644[23]_i_9_n_6 ,\gmem1_addr_2_reg_1644[23]_i_10_n_6 ,\gmem1_addr_2_reg_1644[23]_i_11_n_6 }));
  FDRE \gmem1_addr_2_reg_1644_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[24]),
        .Q(gmem1_addr_2_reg_1644[24]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[25]),
        .Q(gmem1_addr_2_reg_1644[25]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[26]),
        .Q(gmem1_addr_2_reg_1644[26]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[27]),
        .Q(gmem1_addr_2_reg_1644[27]),
        .R(1'b0));
  CARRY4 \gmem1_addr_2_reg_1644_reg[27]_i_1 
       (.CI(\gmem1_addr_2_reg_1644_reg[23]_i_1_n_6 ),
        .CO({\gmem1_addr_2_reg_1644_reg[27]_i_1_n_6 ,\gmem1_addr_2_reg_1644_reg[27]_i_1_n_7 ,\gmem1_addr_2_reg_1644_reg[27]_i_1_n_8 ,\gmem1_addr_2_reg_1644_reg[27]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_cast1_reg_1562[26:23]),
        .O(out_pix4_sum5_fu_904_p2[27:24]),
        .S({\gmem1_addr_2_reg_1644[27]_i_2_n_6 ,\gmem1_addr_2_reg_1644[27]_i_3_n_6 ,\gmem1_addr_2_reg_1644[27]_i_4_n_6 ,\gmem1_addr_2_reg_1644[27]_i_5_n_6 }));
  FDRE \gmem1_addr_2_reg_1644_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[28]),
        .Q(gmem1_addr_2_reg_1644[28]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[29]),
        .Q(gmem1_addr_2_reg_1644[29]),
        .R(1'b0));
  CARRY4 \gmem1_addr_2_reg_1644_reg[29]_i_1 
       (.CI(\gmem1_addr_2_reg_1644_reg[27]_i_1_n_6 ),
        .CO({\NLW_gmem1_addr_2_reg_1644_reg[29]_i_1_CO_UNCONNECTED [3:1],\gmem1_addr_2_reg_1644_reg[29]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_cast1_reg_1562[27]}),
        .O({\NLW_gmem1_addr_2_reg_1644_reg[29]_i_1_O_UNCONNECTED [3:2],out_pix4_sum5_fu_904_p2[29:28]}),
        .S({1'b0,1'b0,\gmem1_addr_2_reg_1644[29]_i_2_n_6 ,\gmem1_addr_2_reg_1644[29]_i_3_n_6 }));
  FDRE \gmem1_addr_2_reg_1644_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[2]),
        .Q(gmem1_addr_2_reg_1644[2]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[3]),
        .Q(gmem1_addr_2_reg_1644[3]),
        .R(1'b0));
  CARRY4 \gmem1_addr_2_reg_1644_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem1_addr_2_reg_1644_reg[3]_i_1_n_6 ,\gmem1_addr_2_reg_1644_reg[3]_i_1_n_7 ,\gmem1_addr_2_reg_1644_reg[3]_i_1_n_8 ,\gmem1_addr_2_reg_1644_reg[3]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({\j_mid2_reg_1596_reg_n_6_[3] ,\j_mid2_reg_1596_reg_n_6_[2] ,\j_mid2_reg_1596_reg_n_6_[1] ,\j_mid2_reg_1596_reg_n_6_[0] }),
        .O(out_pix4_sum5_fu_904_p2[3:0]),
        .S({\gmem1_addr_2_reg_1644[3]_i_2_n_6 ,\gmem1_addr_2_reg_1644[3]_i_3_n_6 ,\gmem1_addr_2_reg_1644[3]_i_4_n_6 ,\gmem1_addr_2_reg_1644[3]_i_5_n_6 }));
  FDRE \gmem1_addr_2_reg_1644_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[4]),
        .Q(gmem1_addr_2_reg_1644[4]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[5]),
        .Q(gmem1_addr_2_reg_1644[5]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[6]),
        .Q(gmem1_addr_2_reg_1644[6]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[7]),
        .Q(gmem1_addr_2_reg_1644[7]),
        .R(1'b0));
  CARRY4 \gmem1_addr_2_reg_1644_reg[7]_i_1 
       (.CI(\gmem1_addr_2_reg_1644_reg[3]_i_1_n_6 ),
        .CO({\gmem1_addr_2_reg_1644_reg[7]_i_1_n_6 ,\gmem1_addr_2_reg_1644_reg[7]_i_1_n_7 ,\gmem1_addr_2_reg_1644_reg[7]_i_1_n_8 ,\gmem1_addr_2_reg_1644_reg[7]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({tmp_cast1_reg_1562[7],\j_mid2_reg_1596_reg_n_6_[6] ,\j_mid2_reg_1596_reg_n_6_[5] ,\j_mid2_reg_1596_reg_n_6_[4] }),
        .O(out_pix4_sum5_fu_904_p2[7:4]),
        .S({\gmem1_addr_2_reg_1644[7]_i_2_n_6 ,\gmem1_addr_2_reg_1644[7]_i_3_n_6 ,\gmem1_addr_2_reg_1644[7]_i_4_n_6 ,\gmem1_addr_2_reg_1644[7]_i_5_n_6 }));
  FDRE \gmem1_addr_2_reg_1644_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[8]),
        .Q(gmem1_addr_2_reg_1644[8]),
        .R(1'b0));
  FDRE \gmem1_addr_2_reg_1644_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_reg_16380),
        .D(out_pix4_sum5_fu_904_p2[9]),
        .Q(gmem1_addr_2_reg_1644[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010)) 
    \gmem1_addr_3_reg_1632[29]_i_1 
       (.I0(\or_cond_mid2_reg_1613_reg_n_6_[0] ),
        .I1(\tmp_1_mid2_reg_1603_reg_n_6_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .O(gmem1_addr_3_reg_16320));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[0]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[10]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[11]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[12]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[13]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[14]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[15]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[16]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[16]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[17]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[17]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[18]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[18]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[19]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[19]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[1]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[20]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[20]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[21]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[21]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[22]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[22]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[23]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[23]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[24]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[24]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[25]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[25]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[26]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[26]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[27]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[27]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[28]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[28]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[29]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[29]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[2]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[3]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[4]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[5]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[6]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[7]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[8]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(gmem1_addr_3_reg_1632[9]),
        .Q(gmem1_addr_3_reg_1632_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[0]),
        .Q(gmem1_addr_3_reg_1632[0]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[10]),
        .Q(gmem1_addr_3_reg_1632[10]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[11]),
        .Q(gmem1_addr_3_reg_1632[11]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[12]),
        .Q(gmem1_addr_3_reg_1632[12]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[13]),
        .Q(gmem1_addr_3_reg_1632[13]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[14]),
        .Q(gmem1_addr_3_reg_1632[14]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[15]),
        .Q(gmem1_addr_3_reg_1632[15]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[16]),
        .Q(gmem1_addr_3_reg_1632[16]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[17]),
        .Q(gmem1_addr_3_reg_1632[17]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[18]),
        .Q(gmem1_addr_3_reg_1632[18]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[19]),
        .Q(gmem1_addr_3_reg_1632[19]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[1]),
        .Q(gmem1_addr_3_reg_1632[1]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[20]),
        .Q(gmem1_addr_3_reg_1632[20]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[21]),
        .Q(gmem1_addr_3_reg_1632[21]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[22]),
        .Q(gmem1_addr_3_reg_1632[22]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[23]),
        .Q(gmem1_addr_3_reg_1632[23]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[24]),
        .Q(gmem1_addr_3_reg_1632[24]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[25]),
        .Q(gmem1_addr_3_reg_1632[25]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[26]),
        .Q(gmem1_addr_3_reg_1632[26]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[27]),
        .Q(gmem1_addr_3_reg_1632[27]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[28]),
        .Q(gmem1_addr_3_reg_1632[28]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[29]),
        .Q(gmem1_addr_3_reg_1632[29]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[2]),
        .Q(gmem1_addr_3_reg_1632[2]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[3]),
        .Q(gmem1_addr_3_reg_1632[3]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[4]),
        .Q(gmem1_addr_3_reg_1632[4]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[5]),
        .Q(gmem1_addr_3_reg_1632[5]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[6]),
        .Q(gmem1_addr_3_reg_1632[6]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[7]),
        .Q(gmem1_addr_3_reg_1632[7]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[8]),
        .Q(gmem1_addr_3_reg_1632[8]),
        .R(1'b0));
  FDRE \gmem1_addr_3_reg_1632_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_3_reg_16320),
        .D(out_pix4_sum5_fu_904_p2[9]),
        .Q(gmem1_addr_3_reg_1632[9]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[0]),
        .Q(gmem1_addr_6_reg_1887_reg__0[0]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[10]),
        .Q(gmem1_addr_6_reg_1887_reg__0[10]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[11]),
        .Q(gmem1_addr_6_reg_1887_reg__0[11]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[12]),
        .Q(gmem1_addr_6_reg_1887_reg__0[12]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[13]),
        .Q(gmem1_addr_6_reg_1887_reg__0[13]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[14]),
        .Q(gmem1_addr_6_reg_1887_reg__0[14]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[15]),
        .Q(gmem1_addr_6_reg_1887_reg__0[15]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[16]),
        .Q(gmem1_addr_6_reg_1887_reg__0[16]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[17]),
        .Q(gmem1_addr_6_reg_1887_reg__0[17]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[18]),
        .Q(gmem1_addr_6_reg_1887_reg__0[18]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[19]),
        .Q(gmem1_addr_6_reg_1887_reg__0[19]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[1]),
        .Q(gmem1_addr_6_reg_1887_reg__0[1]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[20]),
        .Q(gmem1_addr_6_reg_1887_reg__0[20]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[21]),
        .Q(gmem1_addr_6_reg_1887_reg__0[21]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[22]),
        .Q(gmem1_addr_6_reg_1887_reg__0[22]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[23]),
        .Q(gmem1_addr_6_reg_1887_reg__0[23]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[24]),
        .Q(gmem1_addr_6_reg_1887_reg__0[24]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[25]),
        .Q(gmem1_addr_6_reg_1887_reg__0[25]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[26]),
        .Q(gmem1_addr_6_reg_1887_reg__0[26]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[27]),
        .Q(gmem1_addr_6_reg_1887_reg__0[27]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[28]),
        .Q(gmem1_addr_6_reg_1887_reg__0[28]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[29]),
        .Q(gmem1_addr_6_reg_1887_reg__0[29]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[2]),
        .Q(gmem1_addr_6_reg_1887_reg__0[2]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[3]),
        .Q(gmem1_addr_6_reg_1887_reg__0[3]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[4]),
        .Q(gmem1_addr_6_reg_1887_reg__0[4]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[5]),
        .Q(gmem1_addr_6_reg_1887_reg__0[5]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[6]),
        .Q(gmem1_addr_6_reg_1887_reg__0[6]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[7]),
        .Q(gmem1_addr_6_reg_1887_reg__0[7]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[8]),
        .Q(gmem1_addr_6_reg_1887_reg__0[8]),
        .R(1'b0));
  FDRE \gmem1_addr_6_reg_1887_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1156_out),
        .D(tmp_cast1_reg_1562[9]),
        .Q(gmem1_addr_6_reg_1887_reg__0[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_getVal grp_getVal_fu_444
       (.Q({ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage18,ap_CS_fsm_pp0_stage17,ap_CS_fsm_pp0_stage16,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .addr0(superCache_address0),
        .\ap_CS_fsm_reg[10] (grp_getVal_fu_444_n_8),
        .\ap_CS_fsm_reg[11] (superCache_U_n_18),
        .\ap_CS_fsm_reg[4] (grp_getVal_fu_444_n_9),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_6),
        .ap_reg_ioackin_gmem1_WREADY_reg(grp_getVal_fu_444_n_7),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\exitcond_flatten_reg_1587_reg[0] (\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .\exitcond_flatten_reg_1587_reg[0]_0 (superCache_U_n_17),
        .\fullIndex_1_reg_168_reg[12]_0 (grp_getVal_fu_444_n_23),
        .\fullIndex_1_reg_168_reg[12]_1 (grp_getVal_fu_444_n_24),
        .grp_getVal_fu_444_ap_ce(grp_getVal_fu_444_ap_ce),
        .grp_getVal_fu_444_ap_start_reg_reg(sobel_filter_gmem1_m_axi_U_n_6),
        .\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] (\or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0] ),
        .\or_cond_mid2_reg_1613_reg[0] (\or_cond_mid2_reg_1613_reg_n_6_[0] ),
        .\reg_470_reg[13] (reg_470),
        .\tmp_13_cast_reg_1650_reg[12] (tmp_13_cast_reg_1650_reg__0),
        .\tmp_15_reg_1666_reg[12] (tmp_15_reg_1666),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0] ),
        .\tmp_1_mid2_reg_1603_reg[0] (\tmp_1_mid2_reg_1603_reg_n_6_[0] ));
  LUT4 #(
    .INIT(16'h1000)) 
    grp_getVal_fu_444_ap_start_reg_i_4
       (.I0(\or_cond_mid2_reg_1613_reg_n_6_[0] ),
        .I1(\tmp_1_mid2_reg_1603_reg_n_6_[0] ),
        .I2(ap_CS_fsm_pp0_stage24),
        .I3(ap_enable_reg_pp0_iter0),
        .O(grp_getVal_fu_444_ap_start_reg_i_4_n_6));
  FDRE #(
    .INIT(1'b0)) 
    grp_getVal_fu_444_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_75),
        .Q(grp_getVal_fu_444_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \i1_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_85),
        .Q(i1_reg_389_reg[0]),
        .R(ap_NS_fsm1169_out));
  FDRE \i1_reg_389_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_61),
        .Q(i1_reg_389_reg[10]),
        .R(1'b0));
  FDRE \i1_reg_389_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_59),
        .Q(i1_reg_389_reg[1]),
        .R(1'b0));
  FDRE \i1_reg_389_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_86),
        .Q(i1_reg_389_reg[2]),
        .R(ap_NS_fsm1169_out));
  FDRE \i1_reg_389_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_87),
        .Q(i1_reg_389_reg[3]),
        .R(ap_NS_fsm1169_out));
  FDRE \i1_reg_389_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_88),
        .Q(i1_reg_389_reg[4]),
        .R(ap_NS_fsm1169_out));
  FDRE \i1_reg_389_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_89),
        .Q(i1_reg_389_reg[5]),
        .R(ap_NS_fsm1169_out));
  FDRE \i1_reg_389_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_90),
        .Q(i1_reg_389_reg[6]),
        .R(ap_NS_fsm1169_out));
  FDRE \i1_reg_389_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_91),
        .Q(i1_reg_389_reg[7]),
        .R(ap_NS_fsm1169_out));
  FDRE \i1_reg_389_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_92),
        .Q(i1_reg_389_reg[8]),
        .R(ap_NS_fsm1169_out));
  FDRE \i1_reg_389_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_60),
        .Q(i1_reg_389_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \i2_reg_400[0]_i_4 
       (.I0(\i2_reg_400[0]_i_6_n_6 ),
        .I1(i2_reg_400_reg[2]),
        .I2(i2_reg_400_reg[6]),
        .I3(i2_reg_400_reg[13]),
        .I4(i2_reg_400_reg[12]),
        .I5(\i2_reg_400[0]_i_7_n_6 ),
        .O(exitcond2_fu_1448_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \i2_reg_400[0]_i_5 
       (.I0(i2_reg_400_reg[0]),
        .O(\i2_reg_400[0]_i_5_n_6 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \i2_reg_400[0]_i_6 
       (.I0(i2_reg_400_reg[14]),
        .I1(i2_reg_400_reg[1]),
        .I2(i2_reg_400_reg[15]),
        .I3(i2_reg_400_reg[8]),
        .O(\i2_reg_400[0]_i_6_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i2_reg_400[0]_i_7 
       (.I0(i2_reg_400_reg[0]),
        .I1(i2_reg_400_reg[3]),
        .I2(i2_reg_400_reg[4]),
        .I3(i2_reg_400_reg[9]),
        .I4(\i2_reg_400[0]_i_8_n_6 ),
        .O(\i2_reg_400[0]_i_7_n_6 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \i2_reg_400[0]_i_8 
       (.I0(i2_reg_400_reg[10]),
        .I1(i2_reg_400_reg[7]),
        .I2(i2_reg_400_reg[11]),
        .I3(i2_reg_400_reg[5]),
        .O(\i2_reg_400[0]_i_8_n_6 ));
  FDRE \i2_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[0]_i_3_n_13 ),
        .Q(i2_reg_400_reg[0]),
        .R(I_BREADY1));
  CARRY4 \i2_reg_400_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i2_reg_400_reg[0]_i_3_n_6 ,\i2_reg_400_reg[0]_i_3_n_7 ,\i2_reg_400_reg[0]_i_3_n_8 ,\i2_reg_400_reg[0]_i_3_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i2_reg_400_reg[0]_i_3_n_10 ,\i2_reg_400_reg[0]_i_3_n_11 ,\i2_reg_400_reg[0]_i_3_n_12 ,\i2_reg_400_reg[0]_i_3_n_13 }),
        .S({i2_reg_400_reg[3:1],\i2_reg_400[0]_i_5_n_6 }));
  FDSE \i2_reg_400_reg[10] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[8]_i_1_n_11 ),
        .Q(i2_reg_400_reg[10]),
        .S(I_BREADY1));
  FDSE \i2_reg_400_reg[11] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[8]_i_1_n_10 ),
        .Q(i2_reg_400_reg[11]),
        .S(I_BREADY1));
  FDSE \i2_reg_400_reg[12] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[12]_i_1_n_13 ),
        .Q(i2_reg_400_reg[12]),
        .S(I_BREADY1));
  CARRY4 \i2_reg_400_reg[12]_i_1 
       (.CI(\i2_reg_400_reg[8]_i_1_n_6 ),
        .CO({\NLW_i2_reg_400_reg[12]_i_1_CO_UNCONNECTED [3],\i2_reg_400_reg[12]_i_1_n_7 ,\i2_reg_400_reg[12]_i_1_n_8 ,\i2_reg_400_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i2_reg_400_reg[12]_i_1_n_10 ,\i2_reg_400_reg[12]_i_1_n_11 ,\i2_reg_400_reg[12]_i_1_n_12 ,\i2_reg_400_reg[12]_i_1_n_13 }),
        .S(i2_reg_400_reg[15:12]));
  FDRE \i2_reg_400_reg[13] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[12]_i_1_n_12 ),
        .Q(i2_reg_400_reg[13]),
        .R(I_BREADY1));
  FDRE \i2_reg_400_reg[14] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[12]_i_1_n_11 ),
        .Q(i2_reg_400_reg[14]),
        .R(I_BREADY1));
  FDSE \i2_reg_400_reg[15] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[12]_i_1_n_10 ),
        .Q(i2_reg_400_reg[15]),
        .S(I_BREADY1));
  FDRE \i2_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[0]_i_3_n_12 ),
        .Q(i2_reg_400_reg[1]),
        .R(I_BREADY1));
  FDRE \i2_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[0]_i_3_n_11 ),
        .Q(i2_reg_400_reg[2]),
        .R(I_BREADY1));
  FDRE \i2_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[0]_i_3_n_10 ),
        .Q(i2_reg_400_reg[3]),
        .R(I_BREADY1));
  FDRE \i2_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[4]_i_1_n_13 ),
        .Q(i2_reg_400_reg[4]),
        .R(I_BREADY1));
  CARRY4 \i2_reg_400_reg[4]_i_1 
       (.CI(\i2_reg_400_reg[0]_i_3_n_6 ),
        .CO({\i2_reg_400_reg[4]_i_1_n_6 ,\i2_reg_400_reg[4]_i_1_n_7 ,\i2_reg_400_reg[4]_i_1_n_8 ,\i2_reg_400_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i2_reg_400_reg[4]_i_1_n_10 ,\i2_reg_400_reg[4]_i_1_n_11 ,\i2_reg_400_reg[4]_i_1_n_12 ,\i2_reg_400_reg[4]_i_1_n_13 }),
        .S(i2_reg_400_reg[7:4]));
  FDRE \i2_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[4]_i_1_n_12 ),
        .Q(i2_reg_400_reg[5]),
        .R(I_BREADY1));
  FDRE \i2_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[4]_i_1_n_11 ),
        .Q(i2_reg_400_reg[6]),
        .R(I_BREADY1));
  FDSE \i2_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[4]_i_1_n_10 ),
        .Q(i2_reg_400_reg[7]),
        .S(I_BREADY1));
  FDRE \i2_reg_400_reg[8] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[8]_i_1_n_13 ),
        .Q(i2_reg_400_reg[8]),
        .R(I_BREADY1));
  CARRY4 \i2_reg_400_reg[8]_i_1 
       (.CI(\i2_reg_400_reg[4]_i_1_n_6 ),
        .CO({\i2_reg_400_reg[8]_i_1_n_6 ,\i2_reg_400_reg[8]_i_1_n_7 ,\i2_reg_400_reg[8]_i_1_n_8 ,\i2_reg_400_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i2_reg_400_reg[8]_i_1_n_10 ,\i2_reg_400_reg[8]_i_1_n_11 ,\i2_reg_400_reg[8]_i_1_n_12 ,\i2_reg_400_reg[8]_i_1_n_13 }),
        .S(i2_reg_400_reg[11:8]));
  FDRE \i2_reg_400_reg[9] 
       (.C(ap_clk),
        .CE(i2_reg_4000),
        .D(\i2_reg_400_reg[8]_i_1_n_12 ),
        .Q(i2_reg_400_reg[9]),
        .R(I_BREADY1));
  LUT1 #(
    .INIT(2'h1)) 
    \i3_reg_411[7]_i_4 
       (.I0(i3_reg_411_reg[10]),
        .O(\i3_reg_411[7]_i_4_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i3_reg_411[7]_i_5 
       (.I0(i3_reg_411_reg[9]),
        .O(\i3_reg_411[7]_i_5_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i3_reg_411[7]_i_6 
       (.I0(i3_reg_411_reg[8]),
        .O(\i3_reg_411[7]_i_6_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i3_reg_411[7]_i_7 
       (.I0(i3_reg_411_reg[7]),
        .O(\i3_reg_411[7]_i_7_n_6 ));
  FDRE \i3_reg_411_reg[10] 
       (.C(ap_clk),
        .CE(i3_reg_4110),
        .D(\i3_reg_411_reg[7]_i_3_n_10 ),
        .Q(i3_reg_411_reg[10]),
        .R(I_BREADY4));
  FDRE \i3_reg_411_reg[11] 
       (.C(ap_clk),
        .CE(i3_reg_4110),
        .D(\i3_reg_411_reg[11]_i_1_n_13 ),
        .Q(i3_reg_411_reg[11]),
        .R(I_BREADY4));
  CARRY4 \i3_reg_411_reg[11]_i_1 
       (.CI(\i3_reg_411_reg[7]_i_3_n_6 ),
        .CO({\i3_reg_411_reg[11]_i_1_n_6 ,\i3_reg_411_reg[11]_i_1_n_7 ,\i3_reg_411_reg[11]_i_1_n_8 ,\i3_reg_411_reg[11]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i3_reg_411_reg[11]_i_1_n_10 ,\i3_reg_411_reg[11]_i_1_n_11 ,\i3_reg_411_reg[11]_i_1_n_12 ,\i3_reg_411_reg[11]_i_1_n_13 }),
        .S(i3_reg_411_reg[14:11]));
  FDRE \i3_reg_411_reg[12] 
       (.C(ap_clk),
        .CE(i3_reg_4110),
        .D(\i3_reg_411_reg[11]_i_1_n_12 ),
        .Q(i3_reg_411_reg[12]),
        .R(I_BREADY4));
  FDRE \i3_reg_411_reg[13] 
       (.C(ap_clk),
        .CE(i3_reg_4110),
        .D(\i3_reg_411_reg[11]_i_1_n_11 ),
        .Q(i3_reg_411_reg[13]),
        .R(I_BREADY4));
  FDRE \i3_reg_411_reg[14] 
       (.C(ap_clk),
        .CE(i3_reg_4110),
        .D(\i3_reg_411_reg[11]_i_1_n_10 ),
        .Q(i3_reg_411_reg[14]),
        .R(I_BREADY4));
  FDRE \i3_reg_411_reg[15] 
       (.C(ap_clk),
        .CE(i3_reg_4110),
        .D(\i3_reg_411_reg[15]_i_1_n_13 ),
        .Q(i3_reg_411_reg[15]),
        .R(I_BREADY4));
  CARRY4 \i3_reg_411_reg[15]_i_1 
       (.CI(\i3_reg_411_reg[11]_i_1_n_6 ),
        .CO({\i3_reg_411_reg[15]_i_1_n_6 ,\i3_reg_411_reg[15]_i_1_n_7 ,\i3_reg_411_reg[15]_i_1_n_8 ,\i3_reg_411_reg[15]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i3_reg_411_reg[15]_i_1_n_10 ,\i3_reg_411_reg[15]_i_1_n_11 ,\i3_reg_411_reg[15]_i_1_n_12 ,\i3_reg_411_reg[15]_i_1_n_13 }),
        .S(i3_reg_411_reg[18:15]));
  FDRE \i3_reg_411_reg[16] 
       (.C(ap_clk),
        .CE(i3_reg_4110),
        .D(\i3_reg_411_reg[15]_i_1_n_12 ),
        .Q(i3_reg_411_reg[16]),
        .R(I_BREADY4));
  FDRE \i3_reg_411_reg[17] 
       (.C(ap_clk),
        .CE(i3_reg_4110),
        .D(\i3_reg_411_reg[15]_i_1_n_11 ),
        .Q(i3_reg_411_reg[17]),
        .R(I_BREADY4));
  FDRE \i3_reg_411_reg[18] 
       (.C(ap_clk),
        .CE(i3_reg_4110),
        .D(\i3_reg_411_reg[15]_i_1_n_10 ),
        .Q(i3_reg_411_reg[18]),
        .R(I_BREADY4));
  FDRE \i3_reg_411_reg[19] 
       (.C(ap_clk),
        .CE(i3_reg_4110),
        .D(\i3_reg_411_reg[19]_i_1_n_13 ),
        .Q(i3_reg_411_reg[19]),
        .R(I_BREADY4));
  CARRY4 \i3_reg_411_reg[19]_i_1 
       (.CI(\i3_reg_411_reg[15]_i_1_n_6 ),
        .CO({\NLW_i3_reg_411_reg[19]_i_1_CO_UNCONNECTED [3:1],\i3_reg_411_reg[19]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i3_reg_411_reg[19]_i_1_O_UNCONNECTED [3:2],\i3_reg_411_reg[19]_i_1_n_12 ,\i3_reg_411_reg[19]_i_1_n_13 }),
        .S({1'b0,1'b0,i3_reg_411_reg[20:19]}));
  FDRE \i3_reg_411_reg[20] 
       (.C(ap_clk),
        .CE(i3_reg_4110),
        .D(\i3_reg_411_reg[19]_i_1_n_12 ),
        .Q(i3_reg_411_reg[20]),
        .R(I_BREADY4));
  FDRE \i3_reg_411_reg[7] 
       (.C(ap_clk),
        .CE(i3_reg_4110),
        .D(\i3_reg_411_reg[7]_i_3_n_13 ),
        .Q(i3_reg_411_reg[7]),
        .R(I_BREADY4));
  CARRY4 \i3_reg_411_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\i3_reg_411_reg[7]_i_3_n_6 ,\i3_reg_411_reg[7]_i_3_n_7 ,\i3_reg_411_reg[7]_i_3_n_8 ,\i3_reg_411_reg[7]_i_3_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\i3_reg_411_reg[7]_i_3_n_10 ,\i3_reg_411_reg[7]_i_3_n_11 ,\i3_reg_411_reg[7]_i_3_n_12 ,\i3_reg_411_reg[7]_i_3_n_13 }),
        .S({\i3_reg_411[7]_i_4_n_6 ,\i3_reg_411[7]_i_5_n_6 ,\i3_reg_411[7]_i_6_n_6 ,\i3_reg_411[7]_i_7_n_6 }));
  FDRE \i3_reg_411_reg[8] 
       (.C(ap_clk),
        .CE(i3_reg_4110),
        .D(\i3_reg_411_reg[7]_i_3_n_12 ),
        .Q(i3_reg_411_reg[8]),
        .R(I_BREADY4));
  FDRE \i3_reg_411_reg[9] 
       (.C(ap_clk),
        .CE(i3_reg_4110),
        .D(\i3_reg_411_reg[7]_i_3_n_11 ),
        .Q(i3_reg_411_reg[9]),
        .R(I_BREADY4));
  LUT1 #(
    .INIT(2'h1)) 
    \i4_reg_422[7]_i_3 
       (.I0(i4_reg_422_reg[10]),
        .O(\i4_reg_422[7]_i_3_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i4_reg_422[7]_i_4 
       (.I0(i4_reg_422_reg[9]),
        .O(\i4_reg_422[7]_i_4_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i4_reg_422[7]_i_5 
       (.I0(i4_reg_422_reg[8]),
        .O(\i4_reg_422[7]_i_5_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i4_reg_422[7]_i_6 
       (.I0(i4_reg_422_reg[7]),
        .O(\i4_reg_422[7]_i_6_n_6 ));
  FDSE \i4_reg_422_reg[10] 
       (.C(ap_clk),
        .CE(i4_reg_4220),
        .D(\i4_reg_422_reg[7]_i_2_n_10 ),
        .Q(i4_reg_422_reg[10]),
        .S(ap_CS_fsm_state67));
  FDRE \i4_reg_422_reg[11] 
       (.C(ap_clk),
        .CE(i4_reg_4220),
        .D(\i4_reg_422_reg[11]_i_1_n_13 ),
        .Q(i4_reg_422_reg[11]),
        .R(ap_CS_fsm_state67));
  CARRY4 \i4_reg_422_reg[11]_i_1 
       (.CI(\i4_reg_422_reg[7]_i_2_n_6 ),
        .CO({\i4_reg_422_reg[11]_i_1_n_6 ,\i4_reg_422_reg[11]_i_1_n_7 ,\i4_reg_422_reg[11]_i_1_n_8 ,\i4_reg_422_reg[11]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i4_reg_422_reg[11]_i_1_n_10 ,\i4_reg_422_reg[11]_i_1_n_11 ,\i4_reg_422_reg[11]_i_1_n_12 ,\i4_reg_422_reg[11]_i_1_n_13 }),
        .S(i4_reg_422_reg[14:11]));
  FDRE \i4_reg_422_reg[12] 
       (.C(ap_clk),
        .CE(i4_reg_4220),
        .D(\i4_reg_422_reg[11]_i_1_n_12 ),
        .Q(i4_reg_422_reg[12]),
        .R(ap_CS_fsm_state67));
  FDRE \i4_reg_422_reg[13] 
       (.C(ap_clk),
        .CE(i4_reg_4220),
        .D(\i4_reg_422_reg[11]_i_1_n_11 ),
        .Q(i4_reg_422_reg[13]),
        .R(ap_CS_fsm_state67));
  FDRE \i4_reg_422_reg[14] 
       (.C(ap_clk),
        .CE(i4_reg_4220),
        .D(\i4_reg_422_reg[11]_i_1_n_10 ),
        .Q(i4_reg_422_reg[14]),
        .R(ap_CS_fsm_state67));
  FDRE \i4_reg_422_reg[15] 
       (.C(ap_clk),
        .CE(i4_reg_4220),
        .D(\i4_reg_422_reg[15]_i_1_n_13 ),
        .Q(i4_reg_422_reg[15]),
        .R(ap_CS_fsm_state67));
  CARRY4 \i4_reg_422_reg[15]_i_1 
       (.CI(\i4_reg_422_reg[11]_i_1_n_6 ),
        .CO({\i4_reg_422_reg[15]_i_1_n_6 ,\i4_reg_422_reg[15]_i_1_n_7 ,\i4_reg_422_reg[15]_i_1_n_8 ,\i4_reg_422_reg[15]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i4_reg_422_reg[15]_i_1_n_10 ,\i4_reg_422_reg[15]_i_1_n_11 ,\i4_reg_422_reg[15]_i_1_n_12 ,\i4_reg_422_reg[15]_i_1_n_13 }),
        .S(i4_reg_422_reg[18:15]));
  FDRE \i4_reg_422_reg[16] 
       (.C(ap_clk),
        .CE(i4_reg_4220),
        .D(\i4_reg_422_reg[15]_i_1_n_12 ),
        .Q(i4_reg_422_reg[16]),
        .R(ap_CS_fsm_state67));
  FDRE \i4_reg_422_reg[17] 
       (.C(ap_clk),
        .CE(i4_reg_4220),
        .D(\i4_reg_422_reg[15]_i_1_n_11 ),
        .Q(i4_reg_422_reg[17]),
        .R(ap_CS_fsm_state67));
  FDRE \i4_reg_422_reg[18] 
       (.C(ap_clk),
        .CE(i4_reg_4220),
        .D(\i4_reg_422_reg[15]_i_1_n_10 ),
        .Q(i4_reg_422_reg[18]),
        .R(ap_CS_fsm_state67));
  FDRE \i4_reg_422_reg[19] 
       (.C(ap_clk),
        .CE(i4_reg_4220),
        .D(\i4_reg_422_reg[19]_i_1_n_13 ),
        .Q(i4_reg_422_reg[19]),
        .R(ap_CS_fsm_state67));
  CARRY4 \i4_reg_422_reg[19]_i_1 
       (.CI(\i4_reg_422_reg[15]_i_1_n_6 ),
        .CO({\NLW_i4_reg_422_reg[19]_i_1_CO_UNCONNECTED [3:1],\i4_reg_422_reg[19]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i4_reg_422_reg[19]_i_1_O_UNCONNECTED [3:2],\i4_reg_422_reg[19]_i_1_n_12 ,\i4_reg_422_reg[19]_i_1_n_13 }),
        .S({1'b0,1'b0,i4_reg_422_reg[20:19]}));
  FDRE \i4_reg_422_reg[20] 
       (.C(ap_clk),
        .CE(i4_reg_4220),
        .D(\i4_reg_422_reg[19]_i_1_n_12 ),
        .Q(i4_reg_422_reg[20]),
        .R(ap_CS_fsm_state67));
  FDRE \i4_reg_422_reg[7] 
       (.C(ap_clk),
        .CE(i4_reg_4220),
        .D(\i4_reg_422_reg[7]_i_2_n_13 ),
        .Q(i4_reg_422_reg[7]),
        .R(ap_CS_fsm_state67));
  CARRY4 \i4_reg_422_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\i4_reg_422_reg[7]_i_2_n_6 ,\i4_reg_422_reg[7]_i_2_n_7 ,\i4_reg_422_reg[7]_i_2_n_8 ,\i4_reg_422_reg[7]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\i4_reg_422_reg[7]_i_2_n_10 ,\i4_reg_422_reg[7]_i_2_n_11 ,\i4_reg_422_reg[7]_i_2_n_12 ,\i4_reg_422_reg[7]_i_2_n_13 }),
        .S({\i4_reg_422[7]_i_3_n_6 ,\i4_reg_422[7]_i_4_n_6 ,\i4_reg_422[7]_i_5_n_6 ,\i4_reg_422[7]_i_6_n_6 }));
  FDSE \i4_reg_422_reg[8] 
       (.C(ap_clk),
        .CE(i4_reg_4220),
        .D(\i4_reg_422_reg[7]_i_2_n_12 ),
        .Q(i4_reg_422_reg[8]),
        .S(ap_CS_fsm_state67));
  FDSE \i4_reg_422_reg[9] 
       (.C(ap_clk),
        .CE(i4_reg_4220),
        .D(\i4_reg_422_reg[7]_i_2_n_11 ),
        .Q(i4_reg_422_reg[9]),
        .S(ap_CS_fsm_state67));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \i5_reg_433[0]_i_4 
       (.I0(\i5_reg_433[0]_i_6_n_6 ),
        .I1(i5_reg_433_reg[10]),
        .I2(i5_reg_433_reg[16]),
        .I3(i5_reg_433_reg[8]),
        .I4(\i5_reg_433[0]_i_7_n_6 ),
        .I5(\i5_reg_433[0]_i_8_n_6 ),
        .O(exitcond1_fu_1532_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \i5_reg_433[0]_i_5 
       (.I0(i5_reg_433_reg[0]),
        .O(\i5_reg_433[0]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \i5_reg_433[0]_i_6 
       (.I0(i5_reg_433_reg[14]),
        .I1(i5_reg_433_reg[0]),
        .I2(i5_reg_433_reg[12]),
        .I3(i5_reg_433_reg[5]),
        .I4(i5_reg_433_reg[1]),
        .I5(i5_reg_433_reg[18]),
        .O(\i5_reg_433[0]_i_6_n_6 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \i5_reg_433[0]_i_7 
       (.I0(i5_reg_433_reg[7]),
        .I1(i5_reg_433_reg[3]),
        .I2(i5_reg_433_reg[15]),
        .I3(i5_reg_433_reg[9]),
        .O(\i5_reg_433[0]_i_7_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \i5_reg_433[0]_i_8 
       (.I0(i5_reg_433_reg[19]),
        .I1(i5_reg_433_reg[13]),
        .I2(i5_reg_433_reg[6]),
        .I3(i5_reg_433_reg[20]),
        .I4(\i5_reg_433[0]_i_9_n_6 ),
        .O(\i5_reg_433[0]_i_8_n_6 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \i5_reg_433[0]_i_9 
       (.I0(i5_reg_433_reg[17]),
        .I1(i5_reg_433_reg[11]),
        .I2(i5_reg_433_reg[2]),
        .I3(i5_reg_433_reg[4]),
        .O(\i5_reg_433[0]_i_9_n_6 ));
  FDRE \i5_reg_433_reg[0] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[0]_i_3_n_13 ),
        .Q(i5_reg_433_reg[0]),
        .R(ap_NS_fsm1));
  CARRY4 \i5_reg_433_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i5_reg_433_reg[0]_i_3_n_6 ,\i5_reg_433_reg[0]_i_3_n_7 ,\i5_reg_433_reg[0]_i_3_n_8 ,\i5_reg_433_reg[0]_i_3_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i5_reg_433_reg[0]_i_3_n_10 ,\i5_reg_433_reg[0]_i_3_n_11 ,\i5_reg_433_reg[0]_i_3_n_12 ,\i5_reg_433_reg[0]_i_3_n_13 }),
        .S({i5_reg_433_reg[3:1],\i5_reg_433[0]_i_5_n_6 }));
  FDRE \i5_reg_433_reg[10] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[8]_i_1_n_11 ),
        .Q(i5_reg_433_reg[10]),
        .R(ap_NS_fsm1));
  FDRE \i5_reg_433_reg[11] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[8]_i_1_n_10 ),
        .Q(i5_reg_433_reg[11]),
        .R(ap_NS_fsm1));
  FDRE \i5_reg_433_reg[12] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[12]_i_1_n_13 ),
        .Q(i5_reg_433_reg[12]),
        .R(ap_NS_fsm1));
  CARRY4 \i5_reg_433_reg[12]_i_1 
       (.CI(\i5_reg_433_reg[8]_i_1_n_6 ),
        .CO({\i5_reg_433_reg[12]_i_1_n_6 ,\i5_reg_433_reg[12]_i_1_n_7 ,\i5_reg_433_reg[12]_i_1_n_8 ,\i5_reg_433_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i5_reg_433_reg[12]_i_1_n_10 ,\i5_reg_433_reg[12]_i_1_n_11 ,\i5_reg_433_reg[12]_i_1_n_12 ,\i5_reg_433_reg[12]_i_1_n_13 }),
        .S(i5_reg_433_reg[15:12]));
  FDRE \i5_reg_433_reg[13] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[12]_i_1_n_12 ),
        .Q(i5_reg_433_reg[13]),
        .R(ap_NS_fsm1));
  FDRE \i5_reg_433_reg[14] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[12]_i_1_n_11 ),
        .Q(i5_reg_433_reg[14]),
        .R(ap_NS_fsm1));
  FDRE \i5_reg_433_reg[15] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[12]_i_1_n_10 ),
        .Q(i5_reg_433_reg[15]),
        .R(ap_NS_fsm1));
  FDRE \i5_reg_433_reg[16] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[16]_i_1_n_13 ),
        .Q(i5_reg_433_reg[16]),
        .R(ap_NS_fsm1));
  CARRY4 \i5_reg_433_reg[16]_i_1 
       (.CI(\i5_reg_433_reg[12]_i_1_n_6 ),
        .CO({\i5_reg_433_reg[16]_i_1_n_6 ,\i5_reg_433_reg[16]_i_1_n_7 ,\i5_reg_433_reg[16]_i_1_n_8 ,\i5_reg_433_reg[16]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i5_reg_433_reg[16]_i_1_n_10 ,\i5_reg_433_reg[16]_i_1_n_11 ,\i5_reg_433_reg[16]_i_1_n_12 ,\i5_reg_433_reg[16]_i_1_n_13 }),
        .S(i5_reg_433_reg[19:16]));
  FDRE \i5_reg_433_reg[17] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[16]_i_1_n_12 ),
        .Q(i5_reg_433_reg[17]),
        .R(ap_NS_fsm1));
  FDRE \i5_reg_433_reg[18] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[16]_i_1_n_11 ),
        .Q(i5_reg_433_reg[18]),
        .R(ap_NS_fsm1));
  FDRE \i5_reg_433_reg[19] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[16]_i_1_n_10 ),
        .Q(i5_reg_433_reg[19]),
        .R(ap_NS_fsm1));
  FDRE \i5_reg_433_reg[1] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[0]_i_3_n_12 ),
        .Q(i5_reg_433_reg[1]),
        .R(ap_NS_fsm1));
  FDRE \i5_reg_433_reg[20] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[20]_i_1_n_13 ),
        .Q(i5_reg_433_reg[20]),
        .R(ap_NS_fsm1));
  CARRY4 \i5_reg_433_reg[20]_i_1 
       (.CI(\i5_reg_433_reg[16]_i_1_n_6 ),
        .CO(\NLW_i5_reg_433_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i5_reg_433_reg[20]_i_1_O_UNCONNECTED [3:1],\i5_reg_433_reg[20]_i_1_n_13 }),
        .S({1'b0,1'b0,1'b0,i5_reg_433_reg[20]}));
  FDRE \i5_reg_433_reg[2] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[0]_i_3_n_11 ),
        .Q(i5_reg_433_reg[2]),
        .R(ap_NS_fsm1));
  FDRE \i5_reg_433_reg[3] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[0]_i_3_n_10 ),
        .Q(i5_reg_433_reg[3]),
        .R(ap_NS_fsm1));
  FDRE \i5_reg_433_reg[4] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[4]_i_1_n_13 ),
        .Q(i5_reg_433_reg[4]),
        .R(ap_NS_fsm1));
  CARRY4 \i5_reg_433_reg[4]_i_1 
       (.CI(\i5_reg_433_reg[0]_i_3_n_6 ),
        .CO({\i5_reg_433_reg[4]_i_1_n_6 ,\i5_reg_433_reg[4]_i_1_n_7 ,\i5_reg_433_reg[4]_i_1_n_8 ,\i5_reg_433_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i5_reg_433_reg[4]_i_1_n_10 ,\i5_reg_433_reg[4]_i_1_n_11 ,\i5_reg_433_reg[4]_i_1_n_12 ,\i5_reg_433_reg[4]_i_1_n_13 }),
        .S(i5_reg_433_reg[7:4]));
  FDRE \i5_reg_433_reg[5] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[4]_i_1_n_12 ),
        .Q(i5_reg_433_reg[5]),
        .R(ap_NS_fsm1));
  FDRE \i5_reg_433_reg[6] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[4]_i_1_n_11 ),
        .Q(i5_reg_433_reg[6]),
        .R(ap_NS_fsm1));
  FDRE \i5_reg_433_reg[7] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[4]_i_1_n_10 ),
        .Q(i5_reg_433_reg[7]),
        .R(ap_NS_fsm1));
  FDRE \i5_reg_433_reg[8] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[8]_i_1_n_13 ),
        .Q(i5_reg_433_reg[8]),
        .R(ap_NS_fsm1));
  CARRY4 \i5_reg_433_reg[8]_i_1 
       (.CI(\i5_reg_433_reg[4]_i_1_n_6 ),
        .CO({\i5_reg_433_reg[8]_i_1_n_6 ,\i5_reg_433_reg[8]_i_1_n_7 ,\i5_reg_433_reg[8]_i_1_n_8 ,\i5_reg_433_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i5_reg_433_reg[8]_i_1_n_10 ,\i5_reg_433_reg[8]_i_1_n_11 ,\i5_reg_433_reg[8]_i_1_n_12 ,\i5_reg_433_reg[8]_i_1_n_13 }),
        .S(i5_reg_433_reg[11:8]));
  FDRE \i5_reg_433_reg[9] 
       (.C(ap_clk),
        .CE(i5_reg_4330),
        .D(\i5_reg_433_reg[8]_i_1_n_12 ),
        .Q(i5_reg_433_reg[9]),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \i_mid2_reg_1627[0]_i_1 
       (.I0(\i_reg_367_reg_n_6_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(i_mid2_reg_1627[0]),
        .I5(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .O(i_mid2_fu_831_p3[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \i_mid2_reg_1627[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\i_mid2_reg_1627[10]_i_3_n_6 ),
        .O(i_mid2_reg_16270));
  LUT6 #(
    .INIT(64'hFFFFFFF3F5F5FFF3)) 
    \i_mid2_reg_1627[10]_i_10 
       (.I0(j_1_reg_1676[10]),
        .I1(j_reg_378[10]),
        .I2(sel0[0]),
        .I3(j_reg_378[3]),
        .I4(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I5(j_1_reg_1676[3]),
        .O(\i_mid2_reg_1627[10]_i_10_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAE)) 
    \i_mid2_reg_1627[10]_i_11 
       (.I0(sel0[6]),
        .I1(j_reg_378[5]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(j_1_reg_1676[5]),
        .I4(sel0[2]),
        .I5(sel0[1]),
        .O(\i_mid2_reg_1627[10]_i_11_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \i_mid2_reg_1627[10]_i_12 
       (.I0(j_1_reg_1676[8]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_378[8]),
        .O(\i_mid2_reg_1627[10]_i_12_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \i_mid2_reg_1627[10]_i_13 
       (.I0(j_1_reg_1676[9]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_378[9]),
        .O(\i_mid2_reg_1627[10]_i_13_n_6 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA56A6AAAA)) 
    \i_mid2_reg_1627[10]_i_2 
       (.I0(\i_mid2_reg_1627[10]_i_4_n_6 ),
        .I1(\i_reg_367_reg_n_6_[9] ),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(i_mid2_reg_1627[9]),
        .I4(\i_mid2_reg_1627[10]_i_5_n_6 ),
        .I5(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .O(i_mid2_fu_831_p3[10]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \i_mid2_reg_1627[10]_i_3 
       (.I0(\i_mid2_reg_1627[10]_i_7_n_6 ),
        .I1(\j_mid2_reg_1596[10]_i_24_n_6 ),
        .I2(\j_mid2_reg_1596[10]_i_8_n_6 ),
        .I3(\j_mid2_reg_1596[10]_i_7_n_6 ),
        .I4(\j_mid2_reg_1596[10]_i_6_n_6 ),
        .I5(\j_mid2_reg_1596[10]_i_5_n_6 ),
        .O(\i_mid2_reg_1627[10]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \i_mid2_reg_1627[10]_i_4 
       (.I0(\i_reg_367_reg_n_6_[10] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(i_mid2_reg_1627[10]),
        .O(\i_mid2_reg_1627[10]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \i_mid2_reg_1627[10]_i_5 
       (.I0(\i_mid2_reg_1627[10]_i_8_n_6 ),
        .I1(\i_mid2_reg_1627[6]_i_2_n_6 ),
        .I2(i_mid2_reg_1627[7]),
        .I3(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I4(\i_reg_367_reg_n_6_[7] ),
        .I5(\i_mid2_reg_1627[10]_i_9_n_6 ),
        .O(\i_mid2_reg_1627[10]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \i_mid2_reg_1627[10]_i_6 
       (.I0(\i_mid2_reg_1627[10]_i_10_n_6 ),
        .I1(\i_mid2_reg_1627[10]_i_11_n_6 ),
        .I2(\i_mid2_reg_1627[10]_i_12_n_6 ),
        .I3(\j_mid2_reg_1596[10]_i_12_n_6 ),
        .I4(sel0[4]),
        .I5(\i_mid2_reg_1627[10]_i_13_n_6 ),
        .O(\i_mid2_reg_1627[10]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABF)) 
    \i_mid2_reg_1627[10]_i_7 
       (.I0(\j_mid2_reg_1596[10]_i_23_n_6 ),
        .I1(indvar_flatten_next_reg_1591_reg[8]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(indvar_flatten_reg_356[8]),
        .I4(\j_mid2_reg_1596[10]_i_21_n_6 ),
        .I5(\j_mid2_reg_1596[10]_i_20_n_6 ),
        .O(\i_mid2_reg_1627[10]_i_7_n_6 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \i_mid2_reg_1627[10]_i_8 
       (.I0(i_mid2_reg_1627[6]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\i_reg_367_reg_n_6_[6] ),
        .O(\i_mid2_reg_1627[10]_i_8_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \i_mid2_reg_1627[10]_i_9 
       (.I0(\i_reg_367_reg_n_6_[8] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(i_mid2_reg_1627[8]),
        .O(\i_mid2_reg_1627[10]_i_9_n_6 ));
  LUT6 #(
    .INIT(64'hBB44AFAFBB445050)) 
    \i_mid2_reg_1627[1]_i_1 
       (.I0(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I1(i_mid2_reg_1627[0]),
        .I2(\i_reg_367_reg_n_6_[0] ),
        .I3(i_mid2_reg_1627[1]),
        .I4(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I5(\i_reg_367_reg_n_6_[1] ),
        .O(i_mid2_fu_831_p3[1]));
  LUT5 #(
    .INIT(32'hEEE111E1)) 
    \i_mid2_reg_1627[2]_i_1 
       (.I0(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I1(\i_mid2_reg_1627[2]_i_2_n_6 ),
        .I2(\i_reg_367_reg_n_6_[2] ),
        .I3(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I4(i_mid2_reg_1627[2]),
        .O(i_mid2_fu_831_p3[2]));
  LUT5 #(
    .INIT(32'h5F335FFF)) 
    \i_mid2_reg_1627[2]_i_2 
       (.I0(i_mid2_reg_1627[1]),
        .I1(\i_reg_367_reg_n_6_[1] ),
        .I2(i_mid2_reg_1627[0]),
        .I3(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I4(\i_reg_367_reg_n_6_[0] ),
        .O(\i_mid2_reg_1627[2]_i_2_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_mid2_reg_1627[3]_i_1 
       (.I0(\i_mid2_reg_1627[3]_i_2_n_6 ),
        .O(i_mid2_fu_831_p3[3]));
  LUT6 #(
    .INIT(64'h3636363333333633)) 
    \i_mid2_reg_1627[3]_i_2 
       (.I0(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I1(\i_mid2_reg_1627[3]_i_3_n_6 ),
        .I2(\i_mid2_reg_1627[2]_i_2_n_6 ),
        .I3(\i_reg_367_reg_n_6_[2] ),
        .I4(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I5(i_mid2_reg_1627[2]),
        .O(\i_mid2_reg_1627[3]_i_2_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_mid2_reg_1627[3]_i_3 
       (.I0(i_mid2_reg_1627[3]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\i_reg_367_reg_n_6_[3] ),
        .O(\i_mid2_reg_1627[3]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'hB847B8B8)) 
    \i_mid2_reg_1627[4]_i_1 
       (.I0(i_mid2_reg_1627[4]),
        .I1(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I2(\i_reg_367_reg_n_6_[4] ),
        .I3(\i_mid2_reg_1627[4]_i_2_n_6 ),
        .I4(tmp_s_fu_647_p2),
        .O(\i_mid2_reg_1627[4]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \i_mid2_reg_1627[4]_i_2 
       (.I0(i_mid2_reg_1627[2]),
        .I1(\i_reg_367_reg_n_6_[2] ),
        .I2(\i_mid2_reg_1627[2]_i_2_n_6 ),
        .I3(\i_reg_367_reg_n_6_[3] ),
        .I4(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I5(i_mid2_reg_1627[3]),
        .O(\i_mid2_reg_1627[4]_i_2_n_6 ));
  LUT5 #(
    .INIT(32'hB8B8B847)) 
    \i_mid2_reg_1627[5]_i_1 
       (.I0(i_mid2_reg_1627[5]),
        .I1(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I2(\i_reg_367_reg_n_6_[5] ),
        .I3(\i_mid2_reg_1627[5]_i_2_n_6 ),
        .I4(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .O(i_mid2_fu_831_p3[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF5F335FFF)) 
    \i_mid2_reg_1627[5]_i_2 
       (.I0(i_mid2_reg_1627[4]),
        .I1(\i_reg_367_reg_n_6_[4] ),
        .I2(i_mid2_reg_1627[3]),
        .I3(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I4(\i_reg_367_reg_n_6_[3] ),
        .I5(\i_mid2_reg_1627[5]_i_3_n_6 ),
        .O(\i_mid2_reg_1627[5]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1D3FDDFF)) 
    \i_mid2_reg_1627[5]_i_3 
       (.I0(\i_reg_367_reg_n_6_[0] ),
        .I1(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I2(i_mid2_reg_1627[0]),
        .I3(\i_reg_367_reg_n_6_[1] ),
        .I4(i_mid2_reg_1627[1]),
        .I5(\or_cond_mid2_reg_1613[0]_i_14_n_6 ),
        .O(\i_mid2_reg_1627[5]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hFC0C0151FD5DFD5D)) 
    \i_mid2_reg_1627[6]_i_1 
       (.I0(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I1(\i_reg_367_reg_n_6_[6] ),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(i_mid2_reg_1627[6]),
        .I4(\i_mid2_reg_1627[6]_i_2_n_6 ),
        .I5(tmp_s_fu_647_p2),
        .O(i_mid2_fu_831_p3[6]));
  LUT5 #(
    .INIT(32'hDDDFFFDF)) 
    \i_mid2_reg_1627[6]_i_2 
       (.I0(\i_mid2_reg_1627[6]_i_3_n_6 ),
        .I1(\i_mid2_reg_1627[2]_i_2_n_6 ),
        .I2(\i_reg_367_reg_n_6_[2] ),
        .I3(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I4(i_mid2_reg_1627[2]),
        .O(\i_mid2_reg_1627[6]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'hA808A00008080000)) 
    \i_mid2_reg_1627[6]_i_3 
       (.I0(\i_mid2_reg_1627[3]_i_3_n_6 ),
        .I1(\i_reg_367_reg_n_6_[5] ),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(i_mid2_reg_1627[5]),
        .I4(\i_reg_367_reg_n_6_[4] ),
        .I5(i_mid2_reg_1627[4]),
        .O(\i_mid2_reg_1627[6]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hFC0C0151FD5DFD5D)) 
    \i_mid2_reg_1627[7]_i_1 
       (.I0(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I1(\i_reg_367_reg_n_6_[7] ),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(i_mid2_reg_1627[7]),
        .I4(\i_mid2_reg_1627[7]_i_2_n_6 ),
        .I5(tmp_s_fu_647_p2),
        .O(i_mid2_fu_831_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF551555D5)) 
    \i_mid2_reg_1627[7]_i_2 
       (.I0(\i_reg_367_reg_n_6_[6] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(i_mid2_reg_1627[6]),
        .I5(\i_mid2_reg_1627[6]_i_2_n_6 ),
        .O(\i_mid2_reg_1627[7]_i_2_n_6 ));
  LUT5 #(
    .INIT(32'hFC0C56A6)) 
    \i_mid2_reg_1627[8]_i_1 
       (.I0(\i_mid2_reg_1627[8]_i_2_n_6 ),
        .I1(\i_reg_367_reg_n_6_[8] ),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(i_mid2_reg_1627[8]),
        .I4(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .O(i_mid2_fu_831_p3[8]));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \i_mid2_reg_1627[8]_i_2 
       (.I0(\i_reg_367_reg_n_6_[7] ),
        .I1(i_mid2_reg_1627[7]),
        .I2(\i_mid2_reg_1627[6]_i_2_n_6 ),
        .I3(i_mid2_reg_1627[6]),
        .I4(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I5(\i_reg_367_reg_n_6_[6] ),
        .O(\i_mid2_reg_1627[8]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h1015CFC0DFD5DFD5)) 
    \i_mid2_reg_1627[9]_i_1 
       (.I0(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I1(i_mid2_reg_1627[9]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(\i_reg_367_reg_n_6_[9] ),
        .I4(\i_mid2_reg_1627[10]_i_5_n_6 ),
        .I5(tmp_s_fu_647_p2),
        .O(i_mid2_fu_831_p3[9]));
  FDRE \i_mid2_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(i_mid2_reg_16270),
        .D(i_mid2_fu_831_p3[0]),
        .Q(i_mid2_reg_1627[0]),
        .R(1'b0));
  FDRE \i_mid2_reg_1627_reg[10] 
       (.C(ap_clk),
        .CE(i_mid2_reg_16270),
        .D(i_mid2_fu_831_p3[10]),
        .Q(i_mid2_reg_1627[10]),
        .R(1'b0));
  FDRE \i_mid2_reg_1627_reg[1] 
       (.C(ap_clk),
        .CE(i_mid2_reg_16270),
        .D(i_mid2_fu_831_p3[1]),
        .Q(i_mid2_reg_1627[1]),
        .R(1'b0));
  FDRE \i_mid2_reg_1627_reg[2] 
       (.C(ap_clk),
        .CE(i_mid2_reg_16270),
        .D(i_mid2_fu_831_p3[2]),
        .Q(i_mid2_reg_1627[2]),
        .R(1'b0));
  FDRE \i_mid2_reg_1627_reg[3] 
       (.C(ap_clk),
        .CE(i_mid2_reg_16270),
        .D(i_mid2_fu_831_p3[3]),
        .Q(i_mid2_reg_1627[3]),
        .R(1'b0));
  FDRE \i_mid2_reg_1627_reg[4] 
       (.C(ap_clk),
        .CE(i_mid2_reg_16270),
        .D(\i_mid2_reg_1627[4]_i_1_n_6 ),
        .Q(i_mid2_reg_1627[4]),
        .R(1'b0));
  FDRE \i_mid2_reg_1627_reg[5] 
       (.C(ap_clk),
        .CE(i_mid2_reg_16270),
        .D(i_mid2_fu_831_p3[5]),
        .Q(i_mid2_reg_1627[5]),
        .R(1'b0));
  FDRE \i_mid2_reg_1627_reg[6] 
       (.C(ap_clk),
        .CE(i_mid2_reg_16270),
        .D(i_mid2_fu_831_p3[6]),
        .Q(i_mid2_reg_1627[6]),
        .R(1'b0));
  FDRE \i_mid2_reg_1627_reg[7] 
       (.C(ap_clk),
        .CE(i_mid2_reg_16270),
        .D(i_mid2_fu_831_p3[7]),
        .Q(i_mid2_reg_1627[7]),
        .R(1'b0));
  FDRE \i_mid2_reg_1627_reg[8] 
       (.C(ap_clk),
        .CE(i_mid2_reg_16270),
        .D(i_mid2_fu_831_p3[8]),
        .Q(i_mid2_reg_1627[8]),
        .R(1'b0));
  FDRE \i_mid2_reg_1627_reg[9] 
       (.C(ap_clk),
        .CE(i_mid2_reg_16270),
        .D(i_mid2_fu_831_p3[9]),
        .Q(i_mid2_reg_1627[9]),
        .R(1'b0));
  FDRE \i_reg_367_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(i_mid2_reg_1627[0]),
        .Q(\i_reg_367_reg_n_6_[0] ),
        .R(i_reg_367));
  FDRE \i_reg_367_reg[10] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(i_mid2_reg_1627[10]),
        .Q(\i_reg_367_reg_n_6_[10] ),
        .R(i_reg_367));
  FDRE \i_reg_367_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(i_mid2_reg_1627[1]),
        .Q(\i_reg_367_reg_n_6_[1] ),
        .R(i_reg_367));
  FDRE \i_reg_367_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(i_mid2_reg_1627[2]),
        .Q(\i_reg_367_reg_n_6_[2] ),
        .R(i_reg_367));
  FDRE \i_reg_367_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(i_mid2_reg_1627[3]),
        .Q(\i_reg_367_reg_n_6_[3] ),
        .R(i_reg_367));
  FDRE \i_reg_367_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(i_mid2_reg_1627[4]),
        .Q(\i_reg_367_reg_n_6_[4] ),
        .R(i_reg_367));
  FDRE \i_reg_367_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(i_mid2_reg_1627[5]),
        .Q(\i_reg_367_reg_n_6_[5] ),
        .R(i_reg_367));
  FDRE \i_reg_367_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(i_mid2_reg_1627[6]),
        .Q(\i_reg_367_reg_n_6_[6] ),
        .R(i_reg_367));
  FDRE \i_reg_367_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(i_mid2_reg_1627[7]),
        .Q(\i_reg_367_reg_n_6_[7] ),
        .R(i_reg_367));
  FDRE \i_reg_367_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(i_mid2_reg_1627[8]),
        .Q(\i_reg_367_reg_n_6_[8] ),
        .R(i_reg_367));
  FDRE \i_reg_367_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(i_mid2_reg_1627[9]),
        .Q(\i_reg_367_reg_n_6_[9] ),
        .R(i_reg_367));
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten_next_reg_1591[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(p_31_in));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten_next_reg_1591[0]_i_3 
       (.I0(indvar_flatten_next_reg_1591_reg[3]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[3]),
        .O(\indvar_flatten_next_reg_1591[0]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten_next_reg_1591[0]_i_4 
       (.I0(indvar_flatten_next_reg_1591_reg[2]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[2]),
        .O(\indvar_flatten_next_reg_1591[0]_i_4_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten_next_reg_1591[0]_i_5 
       (.I0(indvar_flatten_next_reg_1591_reg[1]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[1]),
        .O(\indvar_flatten_next_reg_1591[0]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \indvar_flatten_next_reg_1591[0]_i_6 
       (.I0(indvar_flatten_next_reg_1591_reg[0]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[0]),
        .O(\indvar_flatten_next_reg_1591[0]_i_6_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \indvar_flatten_next_reg_1591[12]_i_2 
       (.I0(indvar_flatten_reg_356[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(indvar_flatten_next_reg_1591_reg[15]),
        .O(\indvar_flatten_next_reg_1591[12]_i_2_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten_next_reg_1591[12]_i_3 
       (.I0(indvar_flatten_next_reg_1591_reg[14]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[14]),
        .O(\indvar_flatten_next_reg_1591[12]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \indvar_flatten_next_reg_1591[12]_i_4 
       (.I0(indvar_flatten_reg_356[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(indvar_flatten_next_reg_1591_reg[13]),
        .O(\indvar_flatten_next_reg_1591[12]_i_4_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten_next_reg_1591[12]_i_5 
       (.I0(indvar_flatten_next_reg_1591_reg[12]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[12]),
        .O(\indvar_flatten_next_reg_1591[12]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \indvar_flatten_next_reg_1591[16]_i_2 
       (.I0(indvar_flatten_reg_356[19]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(indvar_flatten_next_reg_1591_reg[19]),
        .O(\indvar_flatten_next_reg_1591[16]_i_2_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten_next_reg_1591[16]_i_3 
       (.I0(indvar_flatten_next_reg_1591_reg[18]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[18]),
        .O(\indvar_flatten_next_reg_1591[16]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \indvar_flatten_next_reg_1591[16]_i_4 
       (.I0(indvar_flatten_reg_356[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(indvar_flatten_next_reg_1591_reg[17]),
        .O(\indvar_flatten_next_reg_1591[16]_i_4_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \indvar_flatten_next_reg_1591[16]_i_5 
       (.I0(indvar_flatten_reg_356[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(indvar_flatten_next_reg_1591_reg[16]),
        .O(\indvar_flatten_next_reg_1591[16]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \indvar_flatten_next_reg_1591[20]_i_2 
       (.I0(indvar_flatten_reg_356[20]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(indvar_flatten_next_reg_1591_reg[20]),
        .O(\indvar_flatten_next_reg_1591[20]_i_2_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \indvar_flatten_next_reg_1591[4]_i_2 
       (.I0(indvar_flatten_reg_356[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(indvar_flatten_next_reg_1591_reg[7]),
        .O(\indvar_flatten_next_reg_1591[4]_i_2_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten_next_reg_1591[4]_i_3 
       (.I0(indvar_flatten_next_reg_1591_reg[6]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[6]),
        .O(\indvar_flatten_next_reg_1591[4]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten_next_reg_1591[4]_i_4 
       (.I0(indvar_flatten_next_reg_1591_reg[5]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[5]),
        .O(\indvar_flatten_next_reg_1591[4]_i_4_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten_next_reg_1591[4]_i_5 
       (.I0(indvar_flatten_next_reg_1591_reg[4]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[4]),
        .O(\indvar_flatten_next_reg_1591[4]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \indvar_flatten_next_reg_1591[8]_i_2 
       (.I0(indvar_flatten_reg_356[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(indvar_flatten_next_reg_1591_reg[11]),
        .O(\indvar_flatten_next_reg_1591[8]_i_2_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten_next_reg_1591[8]_i_3 
       (.I0(indvar_flatten_next_reg_1591_reg[10]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[10]),
        .O(\indvar_flatten_next_reg_1591[8]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \indvar_flatten_next_reg_1591[8]_i_4 
       (.I0(indvar_flatten_reg_356[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(indvar_flatten_next_reg_1591_reg[9]),
        .O(\indvar_flatten_next_reg_1591[8]_i_4_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \indvar_flatten_next_reg_1591[8]_i_5 
       (.I0(indvar_flatten_reg_356[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(indvar_flatten_next_reg_1591_reg[8]),
        .O(\indvar_flatten_next_reg_1591[8]_i_5_n_6 ));
  FDRE \indvar_flatten_next_reg_1591_reg[0] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[0]_i_2_n_13 ),
        .Q(indvar_flatten_next_reg_1591_reg[0]),
        .R(1'b0));
  CARRY4 \indvar_flatten_next_reg_1591_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_flatten_next_reg_1591_reg[0]_i_2_n_6 ,\indvar_flatten_next_reg_1591_reg[0]_i_2_n_7 ,\indvar_flatten_next_reg_1591_reg[0]_i_2_n_8 ,\indvar_flatten_next_reg_1591_reg[0]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_next_reg_1591_reg[0]_i_2_n_10 ,\indvar_flatten_next_reg_1591_reg[0]_i_2_n_11 ,\indvar_flatten_next_reg_1591_reg[0]_i_2_n_12 ,\indvar_flatten_next_reg_1591_reg[0]_i_2_n_13 }),
        .S({\indvar_flatten_next_reg_1591[0]_i_3_n_6 ,\indvar_flatten_next_reg_1591[0]_i_4_n_6 ,\indvar_flatten_next_reg_1591[0]_i_5_n_6 ,\indvar_flatten_next_reg_1591[0]_i_6_n_6 }));
  FDRE \indvar_flatten_next_reg_1591_reg[10] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_next_reg_1591_reg[10]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1591_reg[11] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_next_reg_1591_reg[11]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1591_reg[12] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten_next_reg_1591_reg[12]),
        .R(1'b0));
  CARRY4 \indvar_flatten_next_reg_1591_reg[12]_i_1 
       (.CI(\indvar_flatten_next_reg_1591_reg[8]_i_1_n_6 ),
        .CO({\indvar_flatten_next_reg_1591_reg[12]_i_1_n_6 ,\indvar_flatten_next_reg_1591_reg[12]_i_1_n_7 ,\indvar_flatten_next_reg_1591_reg[12]_i_1_n_8 ,\indvar_flatten_next_reg_1591_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_1591_reg[12]_i_1_n_10 ,\indvar_flatten_next_reg_1591_reg[12]_i_1_n_11 ,\indvar_flatten_next_reg_1591_reg[12]_i_1_n_12 ,\indvar_flatten_next_reg_1591_reg[12]_i_1_n_13 }),
        .S({\indvar_flatten_next_reg_1591[12]_i_2_n_6 ,\indvar_flatten_next_reg_1591[12]_i_3_n_6 ,\indvar_flatten_next_reg_1591[12]_i_4_n_6 ,\indvar_flatten_next_reg_1591[12]_i_5_n_6 }));
  FDRE \indvar_flatten_next_reg_1591_reg[13] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten_next_reg_1591_reg[13]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1591_reg[14] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten_next_reg_1591_reg[14]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1591_reg[15] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_next_reg_1591_reg[15]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1591_reg[16] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten_next_reg_1591_reg[16]),
        .R(1'b0));
  CARRY4 \indvar_flatten_next_reg_1591_reg[16]_i_1 
       (.CI(\indvar_flatten_next_reg_1591_reg[12]_i_1_n_6 ),
        .CO({\indvar_flatten_next_reg_1591_reg[16]_i_1_n_6 ,\indvar_flatten_next_reg_1591_reg[16]_i_1_n_7 ,\indvar_flatten_next_reg_1591_reg[16]_i_1_n_8 ,\indvar_flatten_next_reg_1591_reg[16]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_1591_reg[16]_i_1_n_10 ,\indvar_flatten_next_reg_1591_reg[16]_i_1_n_11 ,\indvar_flatten_next_reg_1591_reg[16]_i_1_n_12 ,\indvar_flatten_next_reg_1591_reg[16]_i_1_n_13 }),
        .S({\indvar_flatten_next_reg_1591[16]_i_2_n_6 ,\indvar_flatten_next_reg_1591[16]_i_3_n_6 ,\indvar_flatten_next_reg_1591[16]_i_4_n_6 ,\indvar_flatten_next_reg_1591[16]_i_5_n_6 }));
  FDRE \indvar_flatten_next_reg_1591_reg[17] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[16]_i_1_n_12 ),
        .Q(indvar_flatten_next_reg_1591_reg[17]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1591_reg[18] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten_next_reg_1591_reg[18]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1591_reg[19] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten_next_reg_1591_reg[19]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1591_reg[1] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[0]_i_2_n_12 ),
        .Q(indvar_flatten_next_reg_1591_reg[1]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1591_reg[20] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[20]_i_1_n_13 ),
        .Q(indvar_flatten_next_reg_1591_reg[20]),
        .R(1'b0));
  CARRY4 \indvar_flatten_next_reg_1591_reg[20]_i_1 
       (.CI(\indvar_flatten_next_reg_1591_reg[16]_i_1_n_6 ),
        .CO(\NLW_indvar_flatten_next_reg_1591_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_next_reg_1591_reg[20]_i_1_O_UNCONNECTED [3:1],\indvar_flatten_next_reg_1591_reg[20]_i_1_n_13 }),
        .S({1'b0,1'b0,1'b0,\indvar_flatten_next_reg_1591[20]_i_2_n_6 }));
  FDRE \indvar_flatten_next_reg_1591_reg[2] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[0]_i_2_n_11 ),
        .Q(indvar_flatten_next_reg_1591_reg[2]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1591_reg[3] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[0]_i_2_n_10 ),
        .Q(indvar_flatten_next_reg_1591_reg[3]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1591_reg[4] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten_next_reg_1591_reg[4]),
        .R(1'b0));
  CARRY4 \indvar_flatten_next_reg_1591_reg[4]_i_1 
       (.CI(\indvar_flatten_next_reg_1591_reg[0]_i_2_n_6 ),
        .CO({\indvar_flatten_next_reg_1591_reg[4]_i_1_n_6 ,\indvar_flatten_next_reg_1591_reg[4]_i_1_n_7 ,\indvar_flatten_next_reg_1591_reg[4]_i_1_n_8 ,\indvar_flatten_next_reg_1591_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_1591_reg[4]_i_1_n_10 ,\indvar_flatten_next_reg_1591_reg[4]_i_1_n_11 ,\indvar_flatten_next_reg_1591_reg[4]_i_1_n_12 ,\indvar_flatten_next_reg_1591_reg[4]_i_1_n_13 }),
        .S({\indvar_flatten_next_reg_1591[4]_i_2_n_6 ,\indvar_flatten_next_reg_1591[4]_i_3_n_6 ,\indvar_flatten_next_reg_1591[4]_i_4_n_6 ,\indvar_flatten_next_reg_1591[4]_i_5_n_6 }));
  FDRE \indvar_flatten_next_reg_1591_reg[5] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten_next_reg_1591_reg[5]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1591_reg[6] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_next_reg_1591_reg[6]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1591_reg[7] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_next_reg_1591_reg[7]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_1591_reg[8] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_next_reg_1591_reg[8]),
        .R(1'b0));
  CARRY4 \indvar_flatten_next_reg_1591_reg[8]_i_1 
       (.CI(\indvar_flatten_next_reg_1591_reg[4]_i_1_n_6 ),
        .CO({\indvar_flatten_next_reg_1591_reg[8]_i_1_n_6 ,\indvar_flatten_next_reg_1591_reg[8]_i_1_n_7 ,\indvar_flatten_next_reg_1591_reg[8]_i_1_n_8 ,\indvar_flatten_next_reg_1591_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_1591_reg[8]_i_1_n_10 ,\indvar_flatten_next_reg_1591_reg[8]_i_1_n_11 ,\indvar_flatten_next_reg_1591_reg[8]_i_1_n_12 ,\indvar_flatten_next_reg_1591_reg[8]_i_1_n_13 }),
        .S({\indvar_flatten_next_reg_1591[8]_i_2_n_6 ,\indvar_flatten_next_reg_1591[8]_i_3_n_6 ,\indvar_flatten_next_reg_1591[8]_i_4_n_6 ,\indvar_flatten_next_reg_1591[8]_i_5_n_6 }));
  FDRE \indvar_flatten_next_reg_1591_reg[9] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\indvar_flatten_next_reg_1591_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_next_reg_1591_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \indvar_flatten_reg_356[20]_i_2 
       (.I0(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\indvar_flatten_reg_356[20]_i_2_n_6 ));
  FDRE \indvar_flatten_reg_356_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[0]),
        .Q(indvar_flatten_reg_356[0]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[10] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[10]),
        .Q(indvar_flatten_reg_356[10]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[11] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[11]),
        .Q(indvar_flatten_reg_356[11]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[12] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[12]),
        .Q(indvar_flatten_reg_356[12]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[13] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[13]),
        .Q(indvar_flatten_reg_356[13]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[14] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[14]),
        .Q(indvar_flatten_reg_356[14]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[15] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[15]),
        .Q(indvar_flatten_reg_356[15]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[16] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[16]),
        .Q(indvar_flatten_reg_356[16]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[17] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[17]),
        .Q(indvar_flatten_reg_356[17]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[18] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[18]),
        .Q(indvar_flatten_reg_356[18]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[19] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[19]),
        .Q(indvar_flatten_reg_356[19]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[1]),
        .Q(indvar_flatten_reg_356[1]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[20] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[20]),
        .Q(indvar_flatten_reg_356[20]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[2]),
        .Q(indvar_flatten_reg_356[2]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[3]),
        .Q(indvar_flatten_reg_356[3]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[4]),
        .Q(indvar_flatten_reg_356[4]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[5]),
        .Q(indvar_flatten_reg_356[5]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[6]),
        .Q(indvar_flatten_reg_356[6]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[7]),
        .Q(indvar_flatten_reg_356[7]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[8]),
        .Q(indvar_flatten_reg_356[8]),
        .R(i_reg_367));
  FDRE \indvar_flatten_reg_356_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(indvar_flatten_next_reg_1591_reg[9]),
        .Q(indvar_flatten_reg_356[9]),
        .R(i_reg_367));
  LUT1 #(
    .INIT(2'h1)) 
    \j_1_reg_1676[0]_i_1 
       (.I0(\j_mid2_reg_1596_reg_n_6_[0] ),
        .O(j_1_fu_951_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_1_reg_1676[10]_i_2 
       (.I0(\j_mid2_reg_1596_reg_n_6_[10] ),
        .I1(\j_mid2_reg_1596_reg_n_6_[6] ),
        .I2(\j_1_reg_1676[10]_i_3_n_6 ),
        .I3(\j_mid2_reg_1596_reg_n_6_[7] ),
        .I4(\j_mid2_reg_1596_reg_n_6_[8] ),
        .I5(\j_mid2_reg_1596_reg_n_6_[9] ),
        .O(j_1_fu_951_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_1_reg_1676[10]_i_3 
       (.I0(\j_mid2_reg_1596_reg_n_6_[5] ),
        .I1(\j_mid2_reg_1596_reg_n_6_[3] ),
        .I2(\j_mid2_reg_1596_reg_n_6_[0] ),
        .I3(\j_mid2_reg_1596_reg_n_6_[1] ),
        .I4(\j_mid2_reg_1596_reg_n_6_[2] ),
        .I5(\j_mid2_reg_1596_reg_n_6_[4] ),
        .O(\j_1_reg_1676[10]_i_3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_1_reg_1676[1]_i_1 
       (.I0(\j_mid2_reg_1596_reg_n_6_[0] ),
        .I1(\j_mid2_reg_1596_reg_n_6_[1] ),
        .O(j_1_fu_951_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_1_reg_1676[2]_i_1 
       (.I0(\j_mid2_reg_1596_reg_n_6_[2] ),
        .I1(\j_mid2_reg_1596_reg_n_6_[1] ),
        .I2(\j_mid2_reg_1596_reg_n_6_[0] ),
        .O(j_1_fu_951_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_1_reg_1676[3]_i_1 
       (.I0(\j_mid2_reg_1596_reg_n_6_[3] ),
        .I1(\j_mid2_reg_1596_reg_n_6_[0] ),
        .I2(\j_mid2_reg_1596_reg_n_6_[1] ),
        .I3(\j_mid2_reg_1596_reg_n_6_[2] ),
        .O(j_1_fu_951_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_1_reg_1676[4]_i_1 
       (.I0(\j_mid2_reg_1596_reg_n_6_[4] ),
        .I1(\j_mid2_reg_1596_reg_n_6_[2] ),
        .I2(\j_mid2_reg_1596_reg_n_6_[1] ),
        .I3(\j_mid2_reg_1596_reg_n_6_[0] ),
        .I4(\j_mid2_reg_1596_reg_n_6_[3] ),
        .O(j_1_fu_951_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_1_reg_1676[5]_i_1 
       (.I0(\j_mid2_reg_1596_reg_n_6_[5] ),
        .I1(\j_mid2_reg_1596_reg_n_6_[3] ),
        .I2(\j_mid2_reg_1596_reg_n_6_[0] ),
        .I3(\j_mid2_reg_1596_reg_n_6_[1] ),
        .I4(\j_mid2_reg_1596_reg_n_6_[2] ),
        .I5(\j_mid2_reg_1596_reg_n_6_[4] ),
        .O(j_1_fu_951_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_1_reg_1676[6]_i_1 
       (.I0(\j_mid2_reg_1596_reg_n_6_[6] ),
        .I1(\j_1_reg_1676[10]_i_3_n_6 ),
        .O(j_1_fu_951_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_1_reg_1676[7]_i_1 
       (.I0(\j_mid2_reg_1596_reg_n_6_[7] ),
        .I1(\j_1_reg_1676[10]_i_3_n_6 ),
        .I2(\j_mid2_reg_1596_reg_n_6_[6] ),
        .O(j_1_fu_951_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_1_reg_1676[8]_i_1 
       (.I0(\j_mid2_reg_1596_reg_n_6_[8] ),
        .I1(\j_mid2_reg_1596_reg_n_6_[6] ),
        .I2(\j_1_reg_1676[10]_i_3_n_6 ),
        .I3(\j_mid2_reg_1596_reg_n_6_[7] ),
        .O(j_1_fu_951_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_1_reg_1676[9]_i_1 
       (.I0(\j_mid2_reg_1596_reg_n_6_[9] ),
        .I1(\j_mid2_reg_1596_reg_n_6_[8] ),
        .I2(\j_mid2_reg_1596_reg_n_6_[7] ),
        .I3(\j_1_reg_1676[10]_i_3_n_6 ),
        .I4(\j_mid2_reg_1596_reg_n_6_[6] ),
        .O(j_1_fu_951_p2[9]));
  FDRE \j_1_reg_1676_reg[0] 
       (.C(ap_clk),
        .CE(j_1_reg_16760),
        .D(j_1_fu_951_p2[0]),
        .Q(j_1_reg_1676[0]),
        .R(1'b0));
  FDRE \j_1_reg_1676_reg[10] 
       (.C(ap_clk),
        .CE(j_1_reg_16760),
        .D(j_1_fu_951_p2[10]),
        .Q(j_1_reg_1676[10]),
        .R(1'b0));
  FDRE \j_1_reg_1676_reg[1] 
       (.C(ap_clk),
        .CE(j_1_reg_16760),
        .D(j_1_fu_951_p2[1]),
        .Q(j_1_reg_1676[1]),
        .R(1'b0));
  FDRE \j_1_reg_1676_reg[2] 
       (.C(ap_clk),
        .CE(j_1_reg_16760),
        .D(j_1_fu_951_p2[2]),
        .Q(j_1_reg_1676[2]),
        .R(1'b0));
  FDRE \j_1_reg_1676_reg[3] 
       (.C(ap_clk),
        .CE(j_1_reg_16760),
        .D(j_1_fu_951_p2[3]),
        .Q(j_1_reg_1676[3]),
        .R(1'b0));
  FDRE \j_1_reg_1676_reg[4] 
       (.C(ap_clk),
        .CE(j_1_reg_16760),
        .D(j_1_fu_951_p2[4]),
        .Q(j_1_reg_1676[4]),
        .R(1'b0));
  FDRE \j_1_reg_1676_reg[5] 
       (.C(ap_clk),
        .CE(j_1_reg_16760),
        .D(j_1_fu_951_p2[5]),
        .Q(j_1_reg_1676[5]),
        .R(1'b0));
  FDRE \j_1_reg_1676_reg[6] 
       (.C(ap_clk),
        .CE(j_1_reg_16760),
        .D(j_1_fu_951_p2[6]),
        .Q(j_1_reg_1676[6]),
        .R(1'b0));
  FDRE \j_1_reg_1676_reg[7] 
       (.C(ap_clk),
        .CE(j_1_reg_16760),
        .D(j_1_fu_951_p2[7]),
        .Q(j_1_reg_1676[7]),
        .R(1'b0));
  FDRE \j_1_reg_1676_reg[8] 
       (.C(ap_clk),
        .CE(j_1_reg_16760),
        .D(j_1_fu_951_p2[8]),
        .Q(j_1_reg_1676[8]),
        .R(1'b0));
  FDRE \j_1_reg_1676_reg[9] 
       (.C(ap_clk),
        .CE(j_1_reg_16760),
        .D(j_1_fu_951_p2[9]),
        .Q(j_1_reg_1676[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \j_mid2_reg_1596[0]_i_1 
       (.I0(j_reg_378[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(j_1_reg_1676[0]),
        .O(sel0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \j_mid2_reg_1596[10]_i_1 
       (.I0(j_mid2_reg_15960),
        .I1(tmp_s_fu_647_p2),
        .O(j_mid2_reg_1596));
  LUT6 #(
    .INIT(64'h000000A0C0C000A0)) 
    \j_mid2_reg_1596[10]_i_10 
       (.I0(j_reg_378[9]),
        .I1(j_1_reg_1676[9]),
        .I2(sel0[10]),
        .I3(j_reg_378[1]),
        .I4(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I5(j_1_reg_1676[1]),
        .O(\j_mid2_reg_1596[10]_i_10_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAE)) 
    \j_mid2_reg_1596[10]_i_11 
       (.I0(sel0[0]),
        .I1(j_reg_378[6]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(j_1_reg_1676[6]),
        .I4(\i_mid2_reg_1627[10]_i_12_n_6 ),
        .I5(sel0[2]),
        .O(\j_mid2_reg_1596[10]_i_11_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \j_mid2_reg_1596[10]_i_12 
       (.I0(j_1_reg_1676[7]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_378[7]),
        .O(\j_mid2_reg_1596[10]_i_12_n_6 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \j_mid2_reg_1596[10]_i_13 
       (.I0(indvar_flatten_reg_356[0]),
        .I1(indvar_flatten_next_reg_1591_reg[0]),
        .I2(indvar_flatten_reg_356[1]),
        .I3(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I4(indvar_flatten_next_reg_1591_reg[1]),
        .O(\j_mid2_reg_1596[10]_i_13_n_6 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \j_mid2_reg_1596[10]_i_14 
       (.I0(indvar_flatten_next_reg_1591_reg[15]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[15]),
        .O(\j_mid2_reg_1596[10]_i_14_n_6 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \j_mid2_reg_1596[10]_i_15 
       (.I0(indvar_flatten_next_reg_1591_reg[7]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[7]),
        .O(\j_mid2_reg_1596[10]_i_15_n_6 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \j_mid2_reg_1596[10]_i_16 
       (.I0(indvar_flatten_next_reg_1591_reg[11]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[11]),
        .O(\j_mid2_reg_1596[10]_i_16_n_6 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \j_mid2_reg_1596[10]_i_17 
       (.I0(indvar_flatten_next_reg_1591_reg[20]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[20]),
        .O(\j_mid2_reg_1596[10]_i_17_n_6 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \j_mid2_reg_1596[10]_i_18 
       (.I0(indvar_flatten_next_reg_1591_reg[17]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[17]),
        .O(\j_mid2_reg_1596[10]_i_18_n_6 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \j_mid2_reg_1596[10]_i_19 
       (.I0(indvar_flatten_next_reg_1591_reg[16]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[16]),
        .O(\j_mid2_reg_1596[10]_i_19_n_6 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    \j_mid2_reg_1596[10]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\j_mid2_reg_1596[10]_i_5_n_6 ),
        .I2(\j_mid2_reg_1596[10]_i_6_n_6 ),
        .I3(\j_mid2_reg_1596[10]_i_7_n_6 ),
        .I4(\j_mid2_reg_1596[10]_i_8_n_6 ),
        .I5(\j_mid2_reg_1596[10]_i_9_n_6 ),
        .O(j_mid2_reg_15960));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \j_mid2_reg_1596[10]_i_20 
       (.I0(indvar_flatten_next_reg_1591_reg[6]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[6]),
        .O(\j_mid2_reg_1596[10]_i_20_n_6 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \j_mid2_reg_1596[10]_i_21 
       (.I0(indvar_flatten_next_reg_1591_reg[19]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[19]),
        .O(\j_mid2_reg_1596[10]_i_21_n_6 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \j_mid2_reg_1596[10]_i_22 
       (.I0(indvar_flatten_next_reg_1591_reg[8]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[8]),
        .O(\j_mid2_reg_1596[10]_i_22_n_6 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \j_mid2_reg_1596[10]_i_23 
       (.I0(indvar_flatten_next_reg_1591_reg[9]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[9]),
        .O(\j_mid2_reg_1596[10]_i_23_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \j_mid2_reg_1596[10]_i_24 
       (.I0(\j_mid2_reg_1596[10]_i_25_n_6 ),
        .I1(indvar_flatten_next_reg_1591_reg[5]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(indvar_flatten_reg_356[5]),
        .I4(\j_mid2_reg_1596[10]_i_26_n_6 ),
        .I5(\j_mid2_reg_1596[10]_i_27_n_6 ),
        .O(\j_mid2_reg_1596[10]_i_24_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \j_mid2_reg_1596[10]_i_25 
       (.I0(indvar_flatten_next_reg_1591_reg[12]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[12]),
        .O(\j_mid2_reg_1596[10]_i_25_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \j_mid2_reg_1596[10]_i_26 
       (.I0(indvar_flatten_next_reg_1591_reg[4]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[4]),
        .O(\j_mid2_reg_1596[10]_i_26_n_6 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \j_mid2_reg_1596[10]_i_27 
       (.I0(indvar_flatten_next_reg_1591_reg[14]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[14]),
        .O(\j_mid2_reg_1596[10]_i_27_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \j_mid2_reg_1596[10]_i_3 
       (.I0(j_reg_378[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(j_1_reg_1676[10]),
        .O(sel0[10]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \j_mid2_reg_1596[10]_i_4 
       (.I0(\j_mid2_reg_1596[10]_i_10_n_6 ),
        .I1(\j_mid2_reg_1596[10]_i_11_n_6 ),
        .I2(\j_mid2_reg_1596[10]_i_12_n_6 ),
        .I3(sel0[3]),
        .I4(sel0[4]),
        .I5(sel0[5]),
        .O(tmp_s_fu_647_p2));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \j_mid2_reg_1596[10]_i_5 
       (.I0(indvar_flatten_next_reg_1591_reg[10]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_356[10]),
        .O(\j_mid2_reg_1596[10]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFDFDFFFF5DFD5)) 
    \j_mid2_reg_1596[10]_i_6 
       (.I0(\j_mid2_reg_1596[10]_i_13_n_6 ),
        .I1(indvar_flatten_next_reg_1591_reg[3]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(indvar_flatten_reg_356[3]),
        .I4(indvar_flatten_next_reg_1591_reg[2]),
        .I5(indvar_flatten_reg_356[2]),
        .O(\j_mid2_reg_1596[10]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABF)) 
    \j_mid2_reg_1596[10]_i_7 
       (.I0(\j_mid2_reg_1596[10]_i_14_n_6 ),
        .I1(indvar_flatten_next_reg_1591_reg[13]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(indvar_flatten_reg_356[13]),
        .I4(\j_mid2_reg_1596[10]_i_15_n_6 ),
        .I5(\j_mid2_reg_1596[10]_i_16_n_6 ),
        .O(\j_mid2_reg_1596[10]_i_7_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000004540)) 
    \j_mid2_reg_1596[10]_i_8 
       (.I0(\j_mid2_reg_1596[10]_i_17_n_6 ),
        .I1(indvar_flatten_next_reg_1591_reg[18]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(indvar_flatten_reg_356[18]),
        .I4(\j_mid2_reg_1596[10]_i_18_n_6 ),
        .I5(\j_mid2_reg_1596[10]_i_19_n_6 ),
        .O(\j_mid2_reg_1596[10]_i_8_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \j_mid2_reg_1596[10]_i_9 
       (.I0(\j_mid2_reg_1596[10]_i_20_n_6 ),
        .I1(\j_mid2_reg_1596[10]_i_21_n_6 ),
        .I2(\j_mid2_reg_1596[10]_i_22_n_6 ),
        .I3(\j_mid2_reg_1596[10]_i_23_n_6 ),
        .I4(\j_mid2_reg_1596[10]_i_24_n_6 ),
        .O(\j_mid2_reg_1596[10]_i_9_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \j_mid2_reg_1596[1]_i_1 
       (.I0(j_reg_378[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(j_1_reg_1676[1]),
        .O(sel0[1]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \j_mid2_reg_1596[2]_i_1 
       (.I0(j_reg_378[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(j_1_reg_1676[2]),
        .O(sel0[2]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \j_mid2_reg_1596[3]_i_1 
       (.I0(j_reg_378[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(j_1_reg_1676[3]),
        .O(sel0[3]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \j_mid2_reg_1596[4]_i_1 
       (.I0(j_reg_378[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(j_1_reg_1676[4]),
        .O(sel0[4]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \j_mid2_reg_1596[5]_i_1 
       (.I0(j_reg_378[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(j_1_reg_1676[5]),
        .O(sel0[5]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \j_mid2_reg_1596[6]_i_1 
       (.I0(j_reg_378[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(j_1_reg_1676[6]),
        .O(sel0[6]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \j_mid2_reg_1596[7]_i_1 
       (.I0(j_reg_378[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I3(j_1_reg_1676[7]),
        .O(sel0[7]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \j_mid2_reg_1596[8]_i_1 
       (.I0(j_reg_378[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I3(j_1_reg_1676[8]),
        .O(sel0[8]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \j_mid2_reg_1596[9]_i_1 
       (.I0(j_reg_378[9]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I3(j_1_reg_1676[9]),
        .O(sel0[9]));
  FDRE \j_mid2_reg_1596_reg[0] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(sel0[0]),
        .Q(\j_mid2_reg_1596_reg_n_6_[0] ),
        .R(j_mid2_reg_1596));
  FDRE \j_mid2_reg_1596_reg[10] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(sel0[10]),
        .Q(\j_mid2_reg_1596_reg_n_6_[10] ),
        .R(j_mid2_reg_1596));
  FDRE \j_mid2_reg_1596_reg[1] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(sel0[1]),
        .Q(\j_mid2_reg_1596_reg_n_6_[1] ),
        .R(j_mid2_reg_1596));
  FDRE \j_mid2_reg_1596_reg[2] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(sel0[2]),
        .Q(\j_mid2_reg_1596_reg_n_6_[2] ),
        .R(j_mid2_reg_1596));
  FDRE \j_mid2_reg_1596_reg[3] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(sel0[3]),
        .Q(\j_mid2_reg_1596_reg_n_6_[3] ),
        .R(j_mid2_reg_1596));
  FDRE \j_mid2_reg_1596_reg[4] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(sel0[4]),
        .Q(\j_mid2_reg_1596_reg_n_6_[4] ),
        .R(j_mid2_reg_1596));
  FDRE \j_mid2_reg_1596_reg[5] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(sel0[5]),
        .Q(\j_mid2_reg_1596_reg_n_6_[5] ),
        .R(j_mid2_reg_1596));
  FDRE \j_mid2_reg_1596_reg[6] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(sel0[6]),
        .Q(\j_mid2_reg_1596_reg_n_6_[6] ),
        .R(j_mid2_reg_1596));
  FDRE \j_mid2_reg_1596_reg[7] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(sel0[7]),
        .Q(\j_mid2_reg_1596_reg_n_6_[7] ),
        .R(j_mid2_reg_1596));
  FDRE \j_mid2_reg_1596_reg[8] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(sel0[8]),
        .Q(\j_mid2_reg_1596_reg_n_6_[8] ),
        .R(j_mid2_reg_1596));
  FDRE \j_mid2_reg_1596_reg[9] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(sel0[9]),
        .Q(\j_mid2_reg_1596_reg_n_6_[9] ),
        .R(j_mid2_reg_1596));
  FDRE \j_reg_378_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(j_1_reg_1676[0]),
        .Q(j_reg_378[0]),
        .R(i_reg_367));
  FDRE \j_reg_378_reg[10] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(j_1_reg_1676[10]),
        .Q(j_reg_378[10]),
        .R(i_reg_367));
  FDRE \j_reg_378_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(j_1_reg_1676[1]),
        .Q(j_reg_378[1]),
        .R(i_reg_367));
  FDRE \j_reg_378_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(j_1_reg_1676[2]),
        .Q(j_reg_378[2]),
        .R(i_reg_367));
  FDRE \j_reg_378_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(j_1_reg_1676[3]),
        .Q(j_reg_378[3]),
        .R(i_reg_367));
  FDRE \j_reg_378_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(j_1_reg_1676[4]),
        .Q(j_reg_378[4]),
        .R(i_reg_367));
  FDRE \j_reg_378_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(j_1_reg_1676[5]),
        .Q(j_reg_378[5]),
        .R(i_reg_367));
  FDRE \j_reg_378_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(j_1_reg_1676[6]),
        .Q(j_reg_378[6]),
        .R(i_reg_367));
  FDRE \j_reg_378_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(j_1_reg_1676[7]),
        .Q(j_reg_378[7]),
        .R(i_reg_367));
  FDRE \j_reg_378_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(j_1_reg_1676[8]),
        .Q(j_reg_378[8]),
        .R(i_reg_367));
  FDRE \j_reg_378_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .D(j_1_reg_1676[9]),
        .Q(j_reg_378[9]),
        .R(i_reg_367));
  LUT6 #(
    .INIT(64'h8BBB8B8888BB88BB)) 
    \or_cond_mid2_reg_1613[0]_i_1 
       (.I0(\or_cond_mid2_reg_1613[0]_i_2_n_6 ),
        .I1(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I2(\or_cond_mid2_reg_1613[0]_i_3_n_6 ),
        .I3(\or_cond_mid2_reg_1613[0]_i_4_n_6 ),
        .I4(\or_cond_mid2_reg_1613[0]_i_5_n_6 ),
        .I5(\or_cond_mid2_reg_1613[0]_i_6_n_6 ),
        .O(or_cond_mid2_fu_741_p3));
  LUT6 #(
    .INIT(64'h000000000000202A)) 
    \or_cond_mid2_reg_1613[0]_i_10 
       (.I0(\or_cond_mid2_reg_1613[0]_i_13_n_6 ),
        .I1(i_mid2_reg_1627[6]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(\i_reg_367_reg_n_6_[6] ),
        .I4(\i_mid2_reg_1627[10]_i_9_n_6 ),
        .I5(\or_cond_mid2_reg_1613[0]_i_12_n_6 ),
        .O(\or_cond_mid2_reg_1613[0]_i_10_n_6 ));
  LUT6 #(
    .INIT(64'h3C3C5A5533335A55)) 
    \or_cond_mid2_reg_1613[0]_i_11 
       (.I0(\i_reg_367_reg_n_6_[3] ),
        .I1(i_mid2_reg_1627[3]),
        .I2(\i_mid2_reg_1627[2]_i_2_n_6 ),
        .I3(\i_reg_367_reg_n_6_[2] ),
        .I4(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I5(i_mid2_reg_1627[2]),
        .O(\or_cond_mid2_reg_1613[0]_i_11_n_6 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \or_cond_mid2_reg_1613[0]_i_12 
       (.I0(\i_reg_367_reg_n_6_[9] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(i_mid2_reg_1627[9]),
        .O(\or_cond_mid2_reg_1613[0]_i_12_n_6 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \or_cond_mid2_reg_1613[0]_i_13 
       (.I0(i_mid2_reg_1627[7]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\i_reg_367_reg_n_6_[7] ),
        .O(\or_cond_mid2_reg_1613[0]_i_13_n_6 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \or_cond_mid2_reg_1613[0]_i_14 
       (.I0(i_mid2_reg_1627[2]),
        .I1(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\i_reg_367_reg_n_6_[2] ),
        .O(\or_cond_mid2_reg_1613[0]_i_14_n_6 ));
  LUT5 #(
    .INIT(32'h551555D5)) 
    \or_cond_mid2_reg_1613[0]_i_15 
       (.I0(\i_reg_367_reg_n_6_[1] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(i_mid2_reg_1627[1]),
        .O(\or_cond_mid2_reg_1613[0]_i_15_n_6 ));
  LUT6 #(
    .INIT(64'hFBFFFBCF33333333)) 
    \or_cond_mid2_reg_1613[0]_i_2 
       (.I0(\or_cond_mid2_reg_1613[0]_i_7_n_6 ),
        .I1(\i_mid2_reg_1627[10]_i_4_n_6 ),
        .I2(\or_cond_mid2_reg_1613[0]_i_8_n_6 ),
        .I3(\i_mid2_reg_1627[3]_i_3_n_6 ),
        .I4(\or_cond_mid2_reg_1613[0]_i_9_n_6 ),
        .I5(\or_cond_mid2_reg_1613[0]_i_10_n_6 ),
        .O(\or_cond_mid2_reg_1613[0]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h00000000E2C02200)) 
    \or_cond_mid2_reg_1613[0]_i_3 
       (.I0(\i_reg_367_reg_n_6_[5] ),
        .I1(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I2(i_mid2_reg_1627[5]),
        .I3(\i_reg_367_reg_n_6_[4] ),
        .I4(i_mid2_reg_1627[4]),
        .I5(\or_cond_mid2_reg_1613[0]_i_11_n_6 ),
        .O(\or_cond_mid2_reg_1613[0]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hAAAAAAA6AAAAAAAA)) 
    \or_cond_mid2_reg_1613[0]_i_4 
       (.I0(\i_mid2_reg_1627[10]_i_4_n_6 ),
        .I1(\or_cond_mid2_reg_1613[0]_i_12_n_6 ),
        .I2(\i_mid2_reg_1627[10]_i_8_n_6 ),
        .I3(\i_mid2_reg_1627[6]_i_2_n_6 ),
        .I4(\or_cond_mid2_reg_1613[0]_i_13_n_6 ),
        .I5(\i_mid2_reg_1627[10]_i_9_n_6 ),
        .O(\or_cond_mid2_reg_1613[0]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFEFE7FFF)) 
    \or_cond_mid2_reg_1613[0]_i_5 
       (.I0(\or_cond_mid2_reg_1613[0]_i_8_n_6 ),
        .I1(\or_cond_mid2_reg_1613[0]_i_14_n_6 ),
        .I2(\or_cond_mid2_reg_1613[0]_i_7_n_6 ),
        .I3(\or_cond_mid2_reg_1613[0]_i_15_n_6 ),
        .I4(\i_mid2_reg_1627[3]_i_3_n_6 ),
        .I5(\i_mid2_reg_1627[2]_i_2_n_6 ),
        .O(\or_cond_mid2_reg_1613[0]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'h01000080)) 
    \or_cond_mid2_reg_1613[0]_i_6 
       (.I0(\i_mid2_reg_1627[10]_i_8_n_6 ),
        .I1(\i_mid2_reg_1627[6]_i_2_n_6 ),
        .I2(\or_cond_mid2_reg_1613[0]_i_13_n_6 ),
        .I3(\i_mid2_reg_1627[10]_i_9_n_6 ),
        .I4(\or_cond_mid2_reg_1613[0]_i_12_n_6 ),
        .O(\or_cond_mid2_reg_1613[0]_i_6_n_6 ));
  LUT5 #(
    .INIT(32'h551555D5)) 
    \or_cond_mid2_reg_1613[0]_i_7 
       (.I0(\i_reg_367_reg_n_6_[4] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(i_mid2_reg_1627[4]),
        .O(\or_cond_mid2_reg_1613[0]_i_7_n_6 ));
  LUT5 #(
    .INIT(32'h551555D5)) 
    \or_cond_mid2_reg_1613[0]_i_8 
       (.I0(\i_reg_367_reg_n_6_[5] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I4(i_mid2_reg_1627[5]),
        .O(\or_cond_mid2_reg_1613[0]_i_8_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFF5DFDFDFD5)) 
    \or_cond_mid2_reg_1613[0]_i_9 
       (.I0(\i_mid2_reg_1627[2]_i_2_n_6 ),
        .I1(i_mid2_reg_1627[2]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(\i_reg_367_reg_n_6_[2] ),
        .I4(\i_reg_367_reg_n_6_[4] ),
        .I5(i_mid2_reg_1627[4]),
        .O(\or_cond_mid2_reg_1613[0]_i_9_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \or_cond_mid2_reg_1613_pp0_iter1_reg[0]_i_1 
       (.I0(\or_cond_mid2_reg_1613_reg_n_6_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0] ),
        .O(\or_cond_mid2_reg_1613_pp0_iter1_reg[0]_i_1_n_6 ));
  FDRE \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_mid2_reg_1613_pp0_iter1_reg[0]_i_1_n_6 ),
        .Q(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \or_cond_mid2_reg_1613_reg[0] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(or_cond_mid2_fu_741_p3),
        .Q(\or_cond_mid2_reg_1613_reg_n_6_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[10]_i_2 
       (.I0(i3_reg_411_reg[10]),
        .I1(tmp_cast1_reg_1562[10]),
        .O(\out_pix4_sum1_reg_1851[10]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[10]_i_3 
       (.I0(i3_reg_411_reg[9]),
        .I1(tmp_cast1_reg_1562[9]),
        .O(\out_pix4_sum1_reg_1851[10]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[10]_i_4 
       (.I0(i3_reg_411_reg[8]),
        .I1(tmp_cast1_reg_1562[8]),
        .O(\out_pix4_sum1_reg_1851[10]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[10]_i_5 
       (.I0(i3_reg_411_reg[7]),
        .I1(tmp_cast1_reg_1562[7]),
        .O(\out_pix4_sum1_reg_1851[10]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[14]_i_2 
       (.I0(i3_reg_411_reg[14]),
        .I1(tmp_cast1_reg_1562[14]),
        .O(\out_pix4_sum1_reg_1851[14]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[14]_i_3 
       (.I0(i3_reg_411_reg[13]),
        .I1(tmp_cast1_reg_1562[13]),
        .O(\out_pix4_sum1_reg_1851[14]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[14]_i_4 
       (.I0(i3_reg_411_reg[12]),
        .I1(tmp_cast1_reg_1562[12]),
        .O(\out_pix4_sum1_reg_1851[14]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[14]_i_5 
       (.I0(i3_reg_411_reg[11]),
        .I1(tmp_cast1_reg_1562[11]),
        .O(\out_pix4_sum1_reg_1851[14]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[18]_i_2 
       (.I0(i3_reg_411_reg[18]),
        .I1(tmp_cast1_reg_1562[18]),
        .O(\out_pix4_sum1_reg_1851[18]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[18]_i_3 
       (.I0(i3_reg_411_reg[17]),
        .I1(tmp_cast1_reg_1562[17]),
        .O(\out_pix4_sum1_reg_1851[18]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[18]_i_4 
       (.I0(i3_reg_411_reg[16]),
        .I1(tmp_cast1_reg_1562[16]),
        .O(\out_pix4_sum1_reg_1851[18]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[18]_i_5 
       (.I0(i3_reg_411_reg[15]),
        .I1(tmp_cast1_reg_1562[15]),
        .O(\out_pix4_sum1_reg_1851[18]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[22]_i_2 
       (.I0(i3_reg_411_reg[20]),
        .I1(tmp_cast1_reg_1562[20]),
        .O(\out_pix4_sum1_reg_1851[22]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[22]_i_3 
       (.I0(i3_reg_411_reg[19]),
        .I1(tmp_cast1_reg_1562[19]),
        .O(\out_pix4_sum1_reg_1851[22]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00015555)) 
    \out_pix4_sum1_reg_1851[29]_i_3 
       (.I0(i3_reg_411_reg[14]),
        .I1(i3_reg_411_reg[12]),
        .I2(i3_reg_411_reg[11]),
        .I3(i3_reg_411_reg[10]),
        .I4(i3_reg_411_reg[13]),
        .I5(\out_pix4_sum1_reg_1851[29]_i_4_n_6 ),
        .O(tmp_20_fu_1460_p2));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \out_pix4_sum1_reg_1851[29]_i_4 
       (.I0(i3_reg_411_reg[18]),
        .I1(i3_reg_411_reg[17]),
        .I2(i3_reg_411_reg[15]),
        .I3(i3_reg_411_reg[19]),
        .I4(i3_reg_411_reg[16]),
        .I5(i3_reg_411_reg[20]),
        .O(\out_pix4_sum1_reg_1851[29]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1851[7]_i_1 
       (.I0(i3_reg_411_reg[7]),
        .I1(tmp_cast1_reg_1562[7]),
        .O(out_pix4_sum1_fu_1470_p2[7]));
  FDRE \out_pix4_sum1_reg_1851_reg[0] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(tmp_cast1_reg_1562[0]),
        .Q(out_pix4_sum1_reg_1851[0]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[10] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[10]),
        .Q(out_pix4_sum1_reg_1851[10]),
        .R(1'b0));
  CARRY4 \out_pix4_sum1_reg_1851_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\out_pix4_sum1_reg_1851_reg[10]_i_1_n_6 ,\out_pix4_sum1_reg_1851_reg[10]_i_1_n_7 ,\out_pix4_sum1_reg_1851_reg[10]_i_1_n_8 ,\out_pix4_sum1_reg_1851_reg[10]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(i3_reg_411_reg[10:7]),
        .O({out_pix4_sum1_fu_1470_p2[10:8],\NLW_out_pix4_sum1_reg_1851_reg[10]_i_1_O_UNCONNECTED [0]}),
        .S({\out_pix4_sum1_reg_1851[10]_i_2_n_6 ,\out_pix4_sum1_reg_1851[10]_i_3_n_6 ,\out_pix4_sum1_reg_1851[10]_i_4_n_6 ,\out_pix4_sum1_reg_1851[10]_i_5_n_6 }));
  FDRE \out_pix4_sum1_reg_1851_reg[11] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[11]),
        .Q(out_pix4_sum1_reg_1851[11]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[12] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[12]),
        .Q(out_pix4_sum1_reg_1851[12]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[13] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[13]),
        .Q(out_pix4_sum1_reg_1851[13]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[14] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[14]),
        .Q(out_pix4_sum1_reg_1851[14]),
        .R(1'b0));
  CARRY4 \out_pix4_sum1_reg_1851_reg[14]_i_1 
       (.CI(\out_pix4_sum1_reg_1851_reg[10]_i_1_n_6 ),
        .CO({\out_pix4_sum1_reg_1851_reg[14]_i_1_n_6 ,\out_pix4_sum1_reg_1851_reg[14]_i_1_n_7 ,\out_pix4_sum1_reg_1851_reg[14]_i_1_n_8 ,\out_pix4_sum1_reg_1851_reg[14]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(i3_reg_411_reg[14:11]),
        .O(out_pix4_sum1_fu_1470_p2[14:11]),
        .S({\out_pix4_sum1_reg_1851[14]_i_2_n_6 ,\out_pix4_sum1_reg_1851[14]_i_3_n_6 ,\out_pix4_sum1_reg_1851[14]_i_4_n_6 ,\out_pix4_sum1_reg_1851[14]_i_5_n_6 }));
  FDRE \out_pix4_sum1_reg_1851_reg[15] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[15]),
        .Q(out_pix4_sum1_reg_1851[15]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[16] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[16]),
        .Q(out_pix4_sum1_reg_1851[16]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[17] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[17]),
        .Q(out_pix4_sum1_reg_1851[17]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[18] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[18]),
        .Q(out_pix4_sum1_reg_1851[18]),
        .R(1'b0));
  CARRY4 \out_pix4_sum1_reg_1851_reg[18]_i_1 
       (.CI(\out_pix4_sum1_reg_1851_reg[14]_i_1_n_6 ),
        .CO({\out_pix4_sum1_reg_1851_reg[18]_i_1_n_6 ,\out_pix4_sum1_reg_1851_reg[18]_i_1_n_7 ,\out_pix4_sum1_reg_1851_reg[18]_i_1_n_8 ,\out_pix4_sum1_reg_1851_reg[18]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(i3_reg_411_reg[18:15]),
        .O(out_pix4_sum1_fu_1470_p2[18:15]),
        .S({\out_pix4_sum1_reg_1851[18]_i_2_n_6 ,\out_pix4_sum1_reg_1851[18]_i_3_n_6 ,\out_pix4_sum1_reg_1851[18]_i_4_n_6 ,\out_pix4_sum1_reg_1851[18]_i_5_n_6 }));
  FDRE \out_pix4_sum1_reg_1851_reg[19] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[19]),
        .Q(out_pix4_sum1_reg_1851[19]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[1] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(tmp_cast1_reg_1562[1]),
        .Q(out_pix4_sum1_reg_1851[1]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[20] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[20]),
        .Q(out_pix4_sum1_reg_1851[20]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[21] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[21]),
        .Q(out_pix4_sum1_reg_1851[21]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[22] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[22]),
        .Q(out_pix4_sum1_reg_1851[22]),
        .R(1'b0));
  CARRY4 \out_pix4_sum1_reg_1851_reg[22]_i_1 
       (.CI(\out_pix4_sum1_reg_1851_reg[18]_i_1_n_6 ),
        .CO({\out_pix4_sum1_reg_1851_reg[22]_i_1_n_6 ,\out_pix4_sum1_reg_1851_reg[22]_i_1_n_7 ,\out_pix4_sum1_reg_1851_reg[22]_i_1_n_8 ,\out_pix4_sum1_reg_1851_reg[22]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i3_reg_411_reg[20:19]}),
        .O(out_pix4_sum1_fu_1470_p2[22:19]),
        .S({tmp_cast1_reg_1562[22:21],\out_pix4_sum1_reg_1851[22]_i_2_n_6 ,\out_pix4_sum1_reg_1851[22]_i_3_n_6 }));
  FDRE \out_pix4_sum1_reg_1851_reg[23] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[23]),
        .Q(out_pix4_sum1_reg_1851[23]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[24] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[24]),
        .Q(out_pix4_sum1_reg_1851[24]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[25] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[25]),
        .Q(out_pix4_sum1_reg_1851[25]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[26] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[26]),
        .Q(out_pix4_sum1_reg_1851[26]),
        .R(1'b0));
  CARRY4 \out_pix4_sum1_reg_1851_reg[26]_i_1 
       (.CI(\out_pix4_sum1_reg_1851_reg[22]_i_1_n_6 ),
        .CO({\out_pix4_sum1_reg_1851_reg[26]_i_1_n_6 ,\out_pix4_sum1_reg_1851_reg[26]_i_1_n_7 ,\out_pix4_sum1_reg_1851_reg[26]_i_1_n_8 ,\out_pix4_sum1_reg_1851_reg[26]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_pix4_sum1_fu_1470_p2[26:23]),
        .S(tmp_cast1_reg_1562[26:23]));
  FDRE \out_pix4_sum1_reg_1851_reg[27] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[27]),
        .Q(out_pix4_sum1_reg_1851[27]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[28] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[28]),
        .Q(out_pix4_sum1_reg_1851[28]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[29] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[29]),
        .Q(out_pix4_sum1_reg_1851[29]),
        .R(1'b0));
  CARRY4 \out_pix4_sum1_reg_1851_reg[29]_i_2 
       (.CI(\out_pix4_sum1_reg_1851_reg[26]_i_1_n_6 ),
        .CO({\NLW_out_pix4_sum1_reg_1851_reg[29]_i_2_CO_UNCONNECTED [3:2],\out_pix4_sum1_reg_1851_reg[29]_i_2_n_8 ,\out_pix4_sum1_reg_1851_reg[29]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_pix4_sum1_reg_1851_reg[29]_i_2_O_UNCONNECTED [3],out_pix4_sum1_fu_1470_p2[29:27]}),
        .S({1'b0,tmp_cast1_reg_1562[29:27]}));
  FDRE \out_pix4_sum1_reg_1851_reg[2] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(tmp_cast1_reg_1562[2]),
        .Q(out_pix4_sum1_reg_1851[2]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[3] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(tmp_cast1_reg_1562[3]),
        .Q(out_pix4_sum1_reg_1851[3]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[4] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(tmp_cast1_reg_1562[4]),
        .Q(out_pix4_sum1_reg_1851[4]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[5] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(tmp_cast1_reg_1562[5]),
        .Q(out_pix4_sum1_reg_1851[5]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[6] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(tmp_cast1_reg_1562[6]),
        .Q(out_pix4_sum1_reg_1851[6]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[7] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[7]),
        .Q(out_pix4_sum1_reg_1851[7]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[8] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[8]),
        .Q(out_pix4_sum1_reg_1851[8]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1851_reg[9] 
       (.C(ap_clk),
        .CE(out_pix4_sum1_reg_18510),
        .D(out_pix4_sum1_fu_1470_p2[9]),
        .Q(out_pix4_sum1_reg_1851[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum2_reg_1871[0]_i_1 
       (.I0(tmp_cast1_reg_1562[0]),
        .O(out_pix4_sum2_fu_1501_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1871[12]_i_2 
       (.I0(i4_reg_422_reg[12]),
        .I1(tmp_cast1_reg_1562[12]),
        .O(\out_pix4_sum2_reg_1871[12]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1871[12]_i_3 
       (.I0(i4_reg_422_reg[11]),
        .I1(tmp_cast1_reg_1562[11]),
        .O(\out_pix4_sum2_reg_1871[12]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1871[12]_i_4 
       (.I0(i4_reg_422_reg[10]),
        .I1(tmp_cast1_reg_1562[10]),
        .O(\out_pix4_sum2_reg_1871[12]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1871[12]_i_5 
       (.I0(i4_reg_422_reg[9]),
        .I1(tmp_cast1_reg_1562[9]),
        .O(\out_pix4_sum2_reg_1871[12]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1871[16]_i_2 
       (.I0(i4_reg_422_reg[16]),
        .I1(tmp_cast1_reg_1562[16]),
        .O(\out_pix4_sum2_reg_1871[16]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1871[16]_i_3 
       (.I0(i4_reg_422_reg[15]),
        .I1(tmp_cast1_reg_1562[15]),
        .O(\out_pix4_sum2_reg_1871[16]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1871[16]_i_4 
       (.I0(i4_reg_422_reg[14]),
        .I1(tmp_cast1_reg_1562[14]),
        .O(\out_pix4_sum2_reg_1871[16]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1871[16]_i_5 
       (.I0(i4_reg_422_reg[13]),
        .I1(tmp_cast1_reg_1562[13]),
        .O(\out_pix4_sum2_reg_1871[16]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1871[20]_i_2 
       (.I0(i4_reg_422_reg[20]),
        .I1(tmp_cast1_reg_1562[20]),
        .O(\out_pix4_sum2_reg_1871[20]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1871[20]_i_3 
       (.I0(i4_reg_422_reg[19]),
        .I1(tmp_cast1_reg_1562[19]),
        .O(\out_pix4_sum2_reg_1871[20]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1871[20]_i_4 
       (.I0(i4_reg_422_reg[18]),
        .I1(tmp_cast1_reg_1562[18]),
        .O(\out_pix4_sum2_reg_1871[20]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1871[20]_i_5 
       (.I0(i4_reg_422_reg[17]),
        .I1(tmp_cast1_reg_1562[17]),
        .O(\out_pix4_sum2_reg_1871[20]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00015555)) 
    \out_pix4_sum2_reg_1871[29]_i_3 
       (.I0(i4_reg_422_reg[14]),
        .I1(i4_reg_422_reg[12]),
        .I2(i4_reg_422_reg[11]),
        .I3(i4_reg_422_reg[10]),
        .I4(i4_reg_422_reg[13]),
        .I5(\out_pix4_sum2_reg_1871[29]_i_4_n_6 ),
        .O(tmp_31_fu_1491_p2));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \out_pix4_sum2_reg_1871[29]_i_4 
       (.I0(i4_reg_422_reg[20]),
        .I1(i4_reg_422_reg[17]),
        .I2(i4_reg_422_reg[15]),
        .I3(i4_reg_422_reg[19]),
        .I4(i4_reg_422_reg[16]),
        .I5(i4_reg_422_reg[18]),
        .O(\out_pix4_sum2_reg_1871[29]_i_4_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum2_reg_1871[4]_i_2 
       (.I0(tmp_cast1_reg_1562[4]),
        .O(\out_pix4_sum2_reg_1871[4]_i_2_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum2_reg_1871[4]_i_3 
       (.I0(tmp_cast1_reg_1562[3]),
        .O(\out_pix4_sum2_reg_1871[4]_i_3_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum2_reg_1871[4]_i_4 
       (.I0(tmp_cast1_reg_1562[2]),
        .O(\out_pix4_sum2_reg_1871[4]_i_4_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum2_reg_1871[4]_i_5 
       (.I0(tmp_cast1_reg_1562[1]),
        .O(\out_pix4_sum2_reg_1871[4]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1871[8]_i_2 
       (.I0(i4_reg_422_reg[8]),
        .I1(tmp_cast1_reg_1562[8]),
        .O(\out_pix4_sum2_reg_1871[8]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1871[8]_i_3 
       (.I0(i4_reg_422_reg[7]),
        .I1(tmp_cast1_reg_1562[7]),
        .O(\out_pix4_sum2_reg_1871[8]_i_3_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum2_reg_1871[8]_i_4 
       (.I0(tmp_cast1_reg_1562[6]),
        .O(\out_pix4_sum2_reg_1871[8]_i_4_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum2_reg_1871[8]_i_5 
       (.I0(tmp_cast1_reg_1562[5]),
        .O(\out_pix4_sum2_reg_1871[8]_i_5_n_6 ));
  FDRE \out_pix4_sum2_reg_1871_reg[0] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[0]),
        .Q(out_pix4_sum2_reg_1871[0]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[10] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[10]),
        .Q(out_pix4_sum2_reg_1871[10]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[11] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[11]),
        .Q(out_pix4_sum2_reg_1871[11]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[12] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[12]),
        .Q(out_pix4_sum2_reg_1871[12]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1871_reg[12]_i_1 
       (.CI(\out_pix4_sum2_reg_1871_reg[8]_i_1_n_6 ),
        .CO({\out_pix4_sum2_reg_1871_reg[12]_i_1_n_6 ,\out_pix4_sum2_reg_1871_reg[12]_i_1_n_7 ,\out_pix4_sum2_reg_1871_reg[12]_i_1_n_8 ,\out_pix4_sum2_reg_1871_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(i4_reg_422_reg[12:9]),
        .O(out_pix4_sum2_fu_1501_p2[12:9]),
        .S({\out_pix4_sum2_reg_1871[12]_i_2_n_6 ,\out_pix4_sum2_reg_1871[12]_i_3_n_6 ,\out_pix4_sum2_reg_1871[12]_i_4_n_6 ,\out_pix4_sum2_reg_1871[12]_i_5_n_6 }));
  FDRE \out_pix4_sum2_reg_1871_reg[13] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[13]),
        .Q(out_pix4_sum2_reg_1871[13]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[14] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[14]),
        .Q(out_pix4_sum2_reg_1871[14]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[15] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[15]),
        .Q(out_pix4_sum2_reg_1871[15]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[16] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[16]),
        .Q(out_pix4_sum2_reg_1871[16]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1871_reg[16]_i_1 
       (.CI(\out_pix4_sum2_reg_1871_reg[12]_i_1_n_6 ),
        .CO({\out_pix4_sum2_reg_1871_reg[16]_i_1_n_6 ,\out_pix4_sum2_reg_1871_reg[16]_i_1_n_7 ,\out_pix4_sum2_reg_1871_reg[16]_i_1_n_8 ,\out_pix4_sum2_reg_1871_reg[16]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(i4_reg_422_reg[16:13]),
        .O(out_pix4_sum2_fu_1501_p2[16:13]),
        .S({\out_pix4_sum2_reg_1871[16]_i_2_n_6 ,\out_pix4_sum2_reg_1871[16]_i_3_n_6 ,\out_pix4_sum2_reg_1871[16]_i_4_n_6 ,\out_pix4_sum2_reg_1871[16]_i_5_n_6 }));
  FDRE \out_pix4_sum2_reg_1871_reg[17] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[17]),
        .Q(out_pix4_sum2_reg_1871[17]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[18] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[18]),
        .Q(out_pix4_sum2_reg_1871[18]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[19] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[19]),
        .Q(out_pix4_sum2_reg_1871[19]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[1] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[1]),
        .Q(out_pix4_sum2_reg_1871[1]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[20] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[20]),
        .Q(out_pix4_sum2_reg_1871[20]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1871_reg[20]_i_1 
       (.CI(\out_pix4_sum2_reg_1871_reg[16]_i_1_n_6 ),
        .CO({\out_pix4_sum2_reg_1871_reg[20]_i_1_n_6 ,\out_pix4_sum2_reg_1871_reg[20]_i_1_n_7 ,\out_pix4_sum2_reg_1871_reg[20]_i_1_n_8 ,\out_pix4_sum2_reg_1871_reg[20]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(i4_reg_422_reg[20:17]),
        .O(out_pix4_sum2_fu_1501_p2[20:17]),
        .S({\out_pix4_sum2_reg_1871[20]_i_2_n_6 ,\out_pix4_sum2_reg_1871[20]_i_3_n_6 ,\out_pix4_sum2_reg_1871[20]_i_4_n_6 ,\out_pix4_sum2_reg_1871[20]_i_5_n_6 }));
  FDRE \out_pix4_sum2_reg_1871_reg[21] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[21]),
        .Q(out_pix4_sum2_reg_1871[21]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[22] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[22]),
        .Q(out_pix4_sum2_reg_1871[22]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[23] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[23]),
        .Q(out_pix4_sum2_reg_1871[23]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[24] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[24]),
        .Q(out_pix4_sum2_reg_1871[24]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1871_reg[24]_i_1 
       (.CI(\out_pix4_sum2_reg_1871_reg[20]_i_1_n_6 ),
        .CO({\out_pix4_sum2_reg_1871_reg[24]_i_1_n_6 ,\out_pix4_sum2_reg_1871_reg[24]_i_1_n_7 ,\out_pix4_sum2_reg_1871_reg[24]_i_1_n_8 ,\out_pix4_sum2_reg_1871_reg[24]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_pix4_sum2_fu_1501_p2[24:21]),
        .S(tmp_cast1_reg_1562[24:21]));
  FDRE \out_pix4_sum2_reg_1871_reg[25] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[25]),
        .Q(out_pix4_sum2_reg_1871[25]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[26] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[26]),
        .Q(out_pix4_sum2_reg_1871[26]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[27] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[27]),
        .Q(out_pix4_sum2_reg_1871[27]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[28] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[28]),
        .Q(out_pix4_sum2_reg_1871[28]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1871_reg[28]_i_1 
       (.CI(\out_pix4_sum2_reg_1871_reg[24]_i_1_n_6 ),
        .CO({\out_pix4_sum2_reg_1871_reg[28]_i_1_n_6 ,\out_pix4_sum2_reg_1871_reg[28]_i_1_n_7 ,\out_pix4_sum2_reg_1871_reg[28]_i_1_n_8 ,\out_pix4_sum2_reg_1871_reg[28]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_pix4_sum2_fu_1501_p2[28:25]),
        .S(tmp_cast1_reg_1562[28:25]));
  FDRE \out_pix4_sum2_reg_1871_reg[29] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[29]),
        .Q(out_pix4_sum2_reg_1871[29]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1871_reg[29]_i_2 
       (.CI(\out_pix4_sum2_reg_1871_reg[28]_i_1_n_6 ),
        .CO(\NLW_out_pix4_sum2_reg_1871_reg[29]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_pix4_sum2_reg_1871_reg[29]_i_2_O_UNCONNECTED [3:1],out_pix4_sum2_fu_1501_p2[29]}),
        .S({1'b0,1'b0,1'b0,tmp_cast1_reg_1562[29]}));
  FDRE \out_pix4_sum2_reg_1871_reg[2] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[2]),
        .Q(out_pix4_sum2_reg_1871[2]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[3] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[3]),
        .Q(out_pix4_sum2_reg_1871[3]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[4] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[4]),
        .Q(out_pix4_sum2_reg_1871[4]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1871_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_pix4_sum2_reg_1871_reg[4]_i_1_n_6 ,\out_pix4_sum2_reg_1871_reg[4]_i_1_n_7 ,\out_pix4_sum2_reg_1871_reg[4]_i_1_n_8 ,\out_pix4_sum2_reg_1871_reg[4]_i_1_n_9 }),
        .CYINIT(tmp_cast1_reg_1562[0]),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(out_pix4_sum2_fu_1501_p2[4:1]),
        .S({\out_pix4_sum2_reg_1871[4]_i_2_n_6 ,\out_pix4_sum2_reg_1871[4]_i_3_n_6 ,\out_pix4_sum2_reg_1871[4]_i_4_n_6 ,\out_pix4_sum2_reg_1871[4]_i_5_n_6 }));
  FDRE \out_pix4_sum2_reg_1871_reg[5] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[5]),
        .Q(out_pix4_sum2_reg_1871[5]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[6] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[6]),
        .Q(out_pix4_sum2_reg_1871[6]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[7] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[7]),
        .Q(out_pix4_sum2_reg_1871[7]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1871_reg[8] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[8]),
        .Q(out_pix4_sum2_reg_1871[8]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1871_reg[8]_i_1 
       (.CI(\out_pix4_sum2_reg_1871_reg[4]_i_1_n_6 ),
        .CO({\out_pix4_sum2_reg_1871_reg[8]_i_1_n_6 ,\out_pix4_sum2_reg_1871_reg[8]_i_1_n_7 ,\out_pix4_sum2_reg_1871_reg[8]_i_1_n_8 ,\out_pix4_sum2_reg_1871_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({i4_reg_422_reg[8:7],1'b1,1'b1}),
        .O(out_pix4_sum2_fu_1501_p2[8:5]),
        .S({\out_pix4_sum2_reg_1871[8]_i_2_n_6 ,\out_pix4_sum2_reg_1871[8]_i_3_n_6 ,\out_pix4_sum2_reg_1871[8]_i_4_n_6 ,\out_pix4_sum2_reg_1871[8]_i_5_n_6 }));
  FDRE \out_pix4_sum2_reg_1871_reg[9] 
       (.C(ap_clk),
        .CE(out_pix4_sum2_reg_18710),
        .D(out_pix4_sum2_fu_1501_p2[9]),
        .Q(out_pix4_sum2_reg_1871[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum8_reg_1827[13]_i_2 
       (.I0(tmp_cast1_reg_1562[12]),
        .O(\out_pix4_sum8_reg_1827[13]_i_2_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum8_reg_1827[13]_i_3 
       (.I0(tmp_cast1_reg_1562[11]),
        .O(\out_pix4_sum8_reg_1827[13]_i_3_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum8_reg_1827[13]_i_4 
       (.I0(tmp_cast1_reg_1562[10]),
        .O(\out_pix4_sum8_reg_1827[13]_i_4_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum8_reg_1827[17]_i_2 
       (.I0(tmp_cast1_reg_1562[17]),
        .O(\out_pix4_sum8_reg_1827[17]_i_2_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum8_reg_1827[17]_i_3 
       (.I0(tmp_cast1_reg_1562[16]),
        .O(\out_pix4_sum8_reg_1827[17]_i_3_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum8_reg_1827[17]_i_4 
       (.I0(tmp_cast1_reg_1562[15]),
        .O(\out_pix4_sum8_reg_1827[17]_i_4_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum8_reg_1827[21]_i_2 
       (.I0(tmp_cast1_reg_1562[20]),
        .O(\out_pix4_sum8_reg_1827[21]_i_2_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum8_reg_1827[21]_i_3 
       (.I0(tmp_cast1_reg_1562[19]),
        .O(\out_pix4_sum8_reg_1827[21]_i_3_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum8_reg_1827[21]_i_4 
       (.I0(tmp_cast1_reg_1562[18]),
        .O(\out_pix4_sum8_reg_1827[21]_i_4_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum8_reg_1827[9]_i_2 
       (.I0(tmp_cast1_reg_1562[7]),
        .O(\out_pix4_sum8_reg_1827[9]_i_2_n_6 ));
  FDRE \out_pix4_sum8_reg_1827_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(tmp_cast1_reg_1562[0]),
        .Q(out_pix4_sum8_reg_1827[0]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[10]),
        .Q(out_pix4_sum8_reg_1827[10]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[11]),
        .Q(out_pix4_sum8_reg_1827[11]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[12]),
        .Q(out_pix4_sum8_reg_1827[12]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[13]),
        .Q(out_pix4_sum8_reg_1827[13]),
        .R(1'b0));
  CARRY4 \out_pix4_sum8_reg_1827_reg[13]_i_1 
       (.CI(\out_pix4_sum8_reg_1827_reg[9]_i_1_n_6 ),
        .CO({\out_pix4_sum8_reg_1827_reg[13]_i_1_n_6 ,\out_pix4_sum8_reg_1827_reg[13]_i_1_n_7 ,\out_pix4_sum8_reg_1827_reg[13]_i_1_n_8 ,\out_pix4_sum8_reg_1827_reg[13]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_cast1_reg_1562[12:10]}),
        .O(out_pix4_sum8_fu_1433_p2[13:10]),
        .S({tmp_cast1_reg_1562[13],\out_pix4_sum8_reg_1827[13]_i_2_n_6 ,\out_pix4_sum8_reg_1827[13]_i_3_n_6 ,\out_pix4_sum8_reg_1827[13]_i_4_n_6 }));
  FDRE \out_pix4_sum8_reg_1827_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[14]),
        .Q(out_pix4_sum8_reg_1827[14]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[15]),
        .Q(out_pix4_sum8_reg_1827[15]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[16]),
        .Q(out_pix4_sum8_reg_1827[16]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[17]),
        .Q(out_pix4_sum8_reg_1827[17]),
        .R(1'b0));
  CARRY4 \out_pix4_sum8_reg_1827_reg[17]_i_1 
       (.CI(\out_pix4_sum8_reg_1827_reg[13]_i_1_n_6 ),
        .CO({\out_pix4_sum8_reg_1827_reg[17]_i_1_n_6 ,\out_pix4_sum8_reg_1827_reg[17]_i_1_n_7 ,\out_pix4_sum8_reg_1827_reg[17]_i_1_n_8 ,\out_pix4_sum8_reg_1827_reg[17]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({tmp_cast1_reg_1562[17:15],1'b0}),
        .O(out_pix4_sum8_fu_1433_p2[17:14]),
        .S({\out_pix4_sum8_reg_1827[17]_i_2_n_6 ,\out_pix4_sum8_reg_1827[17]_i_3_n_6 ,\out_pix4_sum8_reg_1827[17]_i_4_n_6 ,tmp_cast1_reg_1562[14]}));
  FDRE \out_pix4_sum8_reg_1827_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[18]),
        .Q(out_pix4_sum8_reg_1827[18]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[19]),
        .Q(out_pix4_sum8_reg_1827[19]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(tmp_cast1_reg_1562[1]),
        .Q(out_pix4_sum8_reg_1827[1]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[20]),
        .Q(out_pix4_sum8_reg_1827[20]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[21]),
        .Q(out_pix4_sum8_reg_1827[21]),
        .R(1'b0));
  CARRY4 \out_pix4_sum8_reg_1827_reg[21]_i_1 
       (.CI(\out_pix4_sum8_reg_1827_reg[17]_i_1_n_6 ),
        .CO({\out_pix4_sum8_reg_1827_reg[21]_i_1_n_6 ,\out_pix4_sum8_reg_1827_reg[21]_i_1_n_7 ,\out_pix4_sum8_reg_1827_reg[21]_i_1_n_8 ,\out_pix4_sum8_reg_1827_reg[21]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_cast1_reg_1562[20:18]}),
        .O(out_pix4_sum8_fu_1433_p2[21:18]),
        .S({tmp_cast1_reg_1562[21],\out_pix4_sum8_reg_1827[21]_i_2_n_6 ,\out_pix4_sum8_reg_1827[21]_i_3_n_6 ,\out_pix4_sum8_reg_1827[21]_i_4_n_6 }));
  FDRE \out_pix4_sum8_reg_1827_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[22]),
        .Q(out_pix4_sum8_reg_1827[22]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[23]),
        .Q(out_pix4_sum8_reg_1827[23]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[24]),
        .Q(out_pix4_sum8_reg_1827[24]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[25]),
        .Q(out_pix4_sum8_reg_1827[25]),
        .R(1'b0));
  CARRY4 \out_pix4_sum8_reg_1827_reg[25]_i_1 
       (.CI(\out_pix4_sum8_reg_1827_reg[21]_i_1_n_6 ),
        .CO({\out_pix4_sum8_reg_1827_reg[25]_i_1_n_6 ,\out_pix4_sum8_reg_1827_reg[25]_i_1_n_7 ,\out_pix4_sum8_reg_1827_reg[25]_i_1_n_8 ,\out_pix4_sum8_reg_1827_reg[25]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_pix4_sum8_fu_1433_p2[25:22]),
        .S(tmp_cast1_reg_1562[25:22]));
  FDRE \out_pix4_sum8_reg_1827_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[26]),
        .Q(out_pix4_sum8_reg_1827[26]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[27]),
        .Q(out_pix4_sum8_reg_1827[27]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[28]),
        .Q(out_pix4_sum8_reg_1827[28]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[29]),
        .Q(out_pix4_sum8_reg_1827[29]),
        .R(1'b0));
  CARRY4 \out_pix4_sum8_reg_1827_reg[29]_i_1 
       (.CI(\out_pix4_sum8_reg_1827_reg[25]_i_1_n_6 ),
        .CO({\NLW_out_pix4_sum8_reg_1827_reg[29]_i_1_CO_UNCONNECTED [3],\out_pix4_sum8_reg_1827_reg[29]_i_1_n_7 ,\out_pix4_sum8_reg_1827_reg[29]_i_1_n_8 ,\out_pix4_sum8_reg_1827_reg[29]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_pix4_sum8_fu_1433_p2[29:26]),
        .S(tmp_cast1_reg_1562[29:26]));
  FDRE \out_pix4_sum8_reg_1827_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(tmp_cast1_reg_1562[2]),
        .Q(out_pix4_sum8_reg_1827[2]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(tmp_cast1_reg_1562[3]),
        .Q(out_pix4_sum8_reg_1827[3]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(tmp_cast1_reg_1562[4]),
        .Q(out_pix4_sum8_reg_1827[4]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(tmp_cast1_reg_1562[5]),
        .Q(out_pix4_sum8_reg_1827[5]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[6]),
        .Q(out_pix4_sum8_reg_1827[6]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[7]),
        .Q(out_pix4_sum8_reg_1827[7]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[8]),
        .Q(out_pix4_sum8_reg_1827[8]),
        .R(1'b0));
  FDRE \out_pix4_sum8_reg_1827_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(out_pix4_sum8_fu_1433_p2[9]),
        .Q(out_pix4_sum8_reg_1827[9]),
        .R(1'b0));
  CARRY4 \out_pix4_sum8_reg_1827_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\out_pix4_sum8_reg_1827_reg[9]_i_1_n_6 ,\out_pix4_sum8_reg_1827_reg[9]_i_1_n_7 ,\out_pix4_sum8_reg_1827_reg[9]_i_1_n_8 ,\out_pix4_sum8_reg_1827_reg[9]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_cast1_reg_1562[7],1'b0}),
        .O(out_pix4_sum8_fu_1433_p2[9:6]),
        .S({tmp_cast1_reg_1562[9:8],\out_pix4_sum8_reg_1827[9]_i_2_n_6 ,tmp_cast1_reg_1562[6]}));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_470[10]_i_2 
       (.I0(tmp_9_mid2_reg_1622_reg__0[3]),
        .I1(\j_mid2_reg_1596_reg_n_6_[10] ),
        .O(\reg_470[10]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_470[10]_i_3 
       (.I0(tmp_9_mid2_reg_1622_reg__0[3]),
        .I1(\j_mid2_reg_1596_reg_n_6_[9] ),
        .O(\reg_470[10]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_470[10]_i_4 
       (.I0(tmp_9_mid2_reg_1622_reg__0[1]),
        .I1(\j_mid2_reg_1596_reg_n_6_[8] ),
        .O(\reg_470[10]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_470[10]_i_5 
       (.I0(tmp_6_mid2_reg_1617_reg__0[0]),
        .I1(\j_mid2_reg_1596_reg_n_6_[7] ),
        .O(\reg_470[10]_i_5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_470[7]_i_1 
       (.I0(tmp_6_mid2_reg_1617_reg__0[0]),
        .I1(\j_mid2_reg_1596_reg_n_6_[7] ),
        .O(tmp_15_fu_946_p2[7]));
  FDRE \reg_470_reg[0] 
       (.C(ap_clk),
        .CE(reg_4700),
        .D(\j_mid2_reg_1596_reg_n_6_[0] ),
        .Q(reg_470[0]),
        .R(1'b0));
  FDRE \reg_470_reg[10] 
       (.C(ap_clk),
        .CE(reg_4700),
        .D(grp_fu_466_p2[10]),
        .Q(reg_470[10]),
        .R(1'b0));
  CARRY4 \reg_470_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\reg_470_reg[10]_i_1_n_6 ,\reg_470_reg[10]_i_1_n_7 ,\reg_470_reg[10]_i_1_n_8 ,\reg_470_reg[10]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({tmp_9_mid2_reg_1622_reg__0[3],tmp_9_mid2_reg_1622_reg__0[3],tmp_9_mid2_reg_1622_reg__0[1],tmp_6_mid2_reg_1617_reg__0[0]}),
        .O({grp_fu_466_p2[10:8],\NLW_reg_470_reg[10]_i_1_O_UNCONNECTED [0]}),
        .S({\reg_470[10]_i_2_n_6 ,\reg_470[10]_i_3_n_6 ,\reg_470[10]_i_4_n_6 ,\reg_470[10]_i_5_n_6 }));
  FDRE \reg_470_reg[11] 
       (.C(ap_clk),
        .CE(reg_4700),
        .D(grp_fu_466_p2[11]),
        .Q(reg_470[11]),
        .R(1'b0));
  FDRE \reg_470_reg[12] 
       (.C(ap_clk),
        .CE(reg_4700),
        .D(grp_fu_466_p2[12]),
        .Q(reg_470[12]),
        .R(1'b0));
  FDRE \reg_470_reg[13] 
       (.C(ap_clk),
        .CE(reg_4700),
        .D(grp_fu_466_p2[13]),
        .Q(reg_470[13]),
        .R(1'b0));
  CARRY4 \reg_470_reg[13]_i_2 
       (.CI(\reg_470_reg[10]_i_1_n_6 ),
        .CO({\NLW_reg_470_reg[13]_i_2_CO_UNCONNECTED [3:2],\reg_470_reg[13]_i_2_n_8 ,\reg_470_reg[13]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_470_reg[13]_i_2_O_UNCONNECTED [3],grp_fu_466_p2[13:11]}),
        .S({1'b0,tmp_9_mid2_reg_1622_reg__0[6:4]}));
  FDRE \reg_470_reg[1] 
       (.C(ap_clk),
        .CE(reg_4700),
        .D(\j_mid2_reg_1596_reg_n_6_[1] ),
        .Q(reg_470[1]),
        .R(1'b0));
  FDRE \reg_470_reg[2] 
       (.C(ap_clk),
        .CE(reg_4700),
        .D(\j_mid2_reg_1596_reg_n_6_[2] ),
        .Q(reg_470[2]),
        .R(1'b0));
  FDRE \reg_470_reg[3] 
       (.C(ap_clk),
        .CE(reg_4700),
        .D(\j_mid2_reg_1596_reg_n_6_[3] ),
        .Q(reg_470[3]),
        .R(1'b0));
  FDRE \reg_470_reg[4] 
       (.C(ap_clk),
        .CE(reg_4700),
        .D(\j_mid2_reg_1596_reg_n_6_[4] ),
        .Q(reg_470[4]),
        .R(1'b0));
  FDRE \reg_470_reg[5] 
       (.C(ap_clk),
        .CE(reg_4700),
        .D(\j_mid2_reg_1596_reg_n_6_[5] ),
        .Q(reg_470[5]),
        .R(1'b0));
  FDRE \reg_470_reg[6] 
       (.C(ap_clk),
        .CE(reg_4700),
        .D(\j_mid2_reg_1596_reg_n_6_[6] ),
        .Q(reg_470[6]),
        .R(1'b0));
  FDRE \reg_470_reg[7] 
       (.C(ap_clk),
        .CE(reg_4700),
        .D(tmp_15_fu_946_p2[7]),
        .Q(reg_470[7]),
        .R(1'b0));
  FDRE \reg_470_reg[8] 
       (.C(ap_clk),
        .CE(reg_4700),
        .D(grp_fu_466_p2[8]),
        .Q(reg_470[8]),
        .R(1'b0));
  FDRE \reg_470_reg[9] 
       (.C(ap_clk),
        .CE(reg_4700),
        .D(grp_fu_466_p2[9]),
        .Q(reg_470[9]),
        .R(1'b0));
  FDRE \reg_475_reg[0] 
       (.C(ap_clk),
        .CE(reg_4750),
        .D(superCache_q0[0]),
        .Q(reg_475[0]),
        .R(1'b0));
  FDRE \reg_475_reg[1] 
       (.C(ap_clk),
        .CE(reg_4750),
        .D(superCache_q0[1]),
        .Q(reg_475[1]),
        .R(1'b0));
  FDRE \reg_475_reg[2] 
       (.C(ap_clk),
        .CE(reg_4750),
        .D(superCache_q0[2]),
        .Q(reg_475[2]),
        .R(1'b0));
  FDRE \reg_475_reg[3] 
       (.C(ap_clk),
        .CE(reg_4750),
        .D(superCache_q0[3]),
        .Q(reg_475[3]),
        .R(1'b0));
  FDRE \reg_475_reg[4] 
       (.C(ap_clk),
        .CE(reg_4750),
        .D(superCache_q0[4]),
        .Q(reg_475[4]),
        .R(1'b0));
  FDRE \reg_475_reg[5] 
       (.C(ap_clk),
        .CE(reg_4750),
        .D(superCache_q0[5]),
        .Q(reg_475[5]),
        .R(1'b0));
  FDRE \reg_475_reg[6] 
       (.C(ap_clk),
        .CE(reg_4750),
        .D(superCache_q0[6]),
        .Q(reg_475[6]),
        .R(1'b0));
  FDRE \reg_475_reg[7] 
       (.C(ap_clk),
        .CE(reg_4750),
        .D(superCache_q0[7]),
        .Q(reg_475[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi sobel_filter_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[1]),
        .Q({ap_CS_fsm_state90,ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_6_[0] }),
        .SR(i_reg_367),
        .\ap_CS_fsm_reg[25] (sobel_filter_gmem1_m_axi_U_n_52),
        .ap_NS_fsm1187_out(ap_NS_fsm1187_out),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(sobel_filter_AXILiteS_s_axi_U_n_10),
        .ap_enable_reg_pp0_iter1_reg(sobel_filter_AXILiteS_s_axi_U_n_6),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\exitcond_flatten_reg_1587_reg[0] (\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .gmem1_BVALID(gmem1_BVALID),
        .\indvar_flatten_next_reg_1591_reg[8] (\i_mid2_reg_1627[10]_i_3_n_6 ),
        .inter_pix(inter_pix),
        .interrupt(interrupt),
        .out({s_axi_AXILiteS_RVALID,s_axi_AXILiteS_ARREADY}),
        .out_pix(out_pix),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID({s_axi_AXILiteS_BVALID,s_axi_AXILiteS_WREADY,s_axi_AXILiteS_AWREADY}),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi sobel_filter_gmem0_m_axi_U
       (.ARLEN(\^m_axi_gmem0_ARLEN ),
        .D(ap_NS_fsm[4:3]),
        .E(sobel_filter_gmem0_m_axi_U_n_9),
        .I_RDATA(gmem0_RDATA),
        .I_RVALID(sobel_filter_gmem0_m_axi_U_n_11),
        .Q({ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_6),
        .ap_reg_ioackin_gmem0_ARREADY(ap_reg_ioackin_gmem0_ARREADY),
        .ap_reg_ioackin_gmem1_AWREADY_reg(sobel_filter_gmem0_m_axi_U_n_10),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\exitcond_flatten_reg_1587_reg[0] (\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .\exitcond_flatten_reg_1587_reg[0]_0 (sobel_filter_gmem1_m_axi_U_n_71),
        .gmem0_RREADY(gmem0_RREADY),
        .\gmem0_addr_1_reg_1638_reg[31] (gmem0_addr_1_reg_1638),
        .\gmem0_addr_reg_1655_reg[31] (gmem0_addr_reg_1655),
        .m_axi_gmem0_ARADDR(\^m_axi_gmem0_ARADDR ),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_RLAST({m_axi_gmem0_RLAST,m_axi_gmem0_RDATA}),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] (\or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0] ),
        .\or_cond_mid2_reg_1613_reg[0] (\or_cond_mid2_reg_1613_reg_n_6_[0] ),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] (grp_getVal_fu_444_n_8),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0] ),
        .\tmp_1_mid2_reg_1603_reg[0] (\tmp_1_mid2_reg_1603_reg_n_6_[0] ),
        .\tmp_1_mid2_reg_1603_reg[0]_0 (grp_getVal_fu_444_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi sobel_filter_gmem1_m_axi_U
       (.ARLEN(\^m_axi_gmem1_ARLEN ),
        .AWLEN(\^m_axi_gmem1_AWLEN ),
        .D(ap_NS_fsm[4]),
        .E(tmp_18_reg_16910),
        .I_BREADY1(I_BREADY1),
        .I_BREADY4(I_BREADY4),
        .I_RDATA(gmem1_RDATA),
        .I_RVALID(sobel_filter_gmem0_m_axi_U_n_11),
        .Q({ap_CS_fsm_state90,ap_CS_fsm_pp5_stage0,ap_CS_fsm_state82,ap_CS_fsm_state76,ap_CS_fsm_pp4_stage0,ap_CS_fsm_state67,ap_CS_fsm_pp3_stage0,ap_CS_fsm_state58,ap_CS_fsm_pp2_stage0,ap_CS_fsm_state51,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state44,ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage16,ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_6_[0] }),
        .WEA(superCache_we0),
        .\ap_CS_fsm_reg[10] (sobel_filter_gmem1_m_axi_U_n_71),
        .\ap_CS_fsm_reg[10]_0 (sobel_filter_gmem0_m_axi_U_n_10),
        .\ap_CS_fsm_reg[11] (superCache_U_n_18),
        .\ap_CS_fsm_reg[14] (superCache_U_n_6),
        .\ap_CS_fsm_reg[22] (grp_getVal_fu_444_n_24),
        .\ap_CS_fsm_reg[27] (sobel_filter_gmem1_m_axi_U_n_93),
        .\ap_CS_fsm_reg[31] (ap_CS_fsm_state50),
        .\ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 (sobel_filter_gmem1_m_axi_U_n_94),
        .\ap_CS_fsm_reg[37] (\ap_CS_fsm_reg_n_6_[37] ),
        .\ap_CS_fsm_reg[47] (\ap_CS_fsm_reg_n_6_[47] ),
        .\ap_CS_fsm_reg[53] (\ap_CS_fsm_reg_n_6_[53] ),
        .\ap_CS_fsm_reg[7] (grp_getVal_fu_444_n_23),
        .\ap_CS_fsm_reg[9] (tmp_32_reg_17660),
        .ap_NS_fsm({ap_NS_fsm[54],ap_NS_fsm[50:48],ap_NS_fsm[42:38],ap_NS_fsm[33:32],ap_NS_fsm[28],ap_NS_fsm[26],ap_NS_fsm[18:16],ap_NS_fsm[13:10],ap_NS_fsm[0]}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_NS_fsm1169_out(ap_NS_fsm1169_out),
        .ap_block_pp3_stage0_subdone24_in(ap_block_pp3_stage0_subdone24_in),
        .ap_block_pp4_stage0_subdone19_in(ap_block_pp4_stage0_subdone19_in),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(\ap_CS_fsm[26]_i_2_n_6 ),
        .ap_enable_reg_pp0_iter0_reg_0(superCache_U_n_15),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(sobel_filter_gmem1_m_axi_U_n_6),
        .ap_enable_reg_pp0_iter1_reg_0(sobel_filter_gmem1_m_axi_U_n_52),
        .ap_enable_reg_pp0_iter1_reg_1(superCache_U_n_14),
        .ap_enable_reg_pp0_iter1_reg_2(ap_enable_reg_pp0_iter1_reg_n_6),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(sobel_filter_gmem1_m_axi_U_n_62),
        .ap_enable_reg_pp1_iter1_reg(sobel_filter_gmem1_m_axi_U_n_15),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_n_6),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(sobel_filter_gmem1_m_axi_U_n_63),
        .ap_enable_reg_pp2_iter1_reg(sobel_filter_gmem1_m_axi_U_n_13),
        .ap_enable_reg_pp2_iter1_reg_0(ap_enable_reg_pp2_iter1_reg_n_6),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter0_reg(sobel_filter_gmem1_m_axi_U_n_53),
        .ap_enable_reg_pp3_iter1_reg(sobel_filter_gmem1_m_axi_U_n_20),
        .ap_enable_reg_pp3_iter1_reg_0(ap_enable_reg_pp3_iter1_reg_n_6),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .ap_enable_reg_pp3_iter6(ap_enable_reg_pp3_iter6),
        .ap_enable_reg_pp3_iter7_reg(sobel_filter_gmem1_m_axi_U_n_22),
        .ap_enable_reg_pp3_iter7_reg_0(ap_enable_reg_pp3_iter7_reg_n_6),
        .ap_enable_reg_pp4_iter0(ap_enable_reg_pp4_iter0),
        .ap_enable_reg_pp4_iter0_reg(sobel_filter_gmem1_m_axi_U_n_50),
        .ap_enable_reg_pp4_iter1_reg(sobel_filter_gmem1_m_axi_U_n_10),
        .ap_enable_reg_pp4_iter1_reg_0(ap_enable_reg_pp4_iter1_reg_n_6),
        .ap_enable_reg_pp4_iter2(ap_enable_reg_pp4_iter2),
        .ap_enable_reg_pp4_iter6(ap_enable_reg_pp4_iter6),
        .ap_enable_reg_pp4_iter7_reg(sobel_filter_gmem1_m_axi_U_n_12),
        .ap_enable_reg_pp4_iter7_reg_0(ap_enable_reg_pp4_iter7_reg_n_6),
        .ap_enable_reg_pp5_iter0(ap_enable_reg_pp5_iter0),
        .ap_enable_reg_pp5_iter0_reg(sobel_filter_gmem1_m_axi_U_n_57),
        .ap_enable_reg_pp5_iter1_reg(sobel_filter_gmem1_m_axi_U_n_17),
        .ap_enable_reg_pp5_iter1_reg_0(ap_enable_reg_pp5_iter1_reg_n_6),
        .ap_enable_reg_pp5_iter2_reg(sobel_filter_gmem1_m_axi_U_n_18),
        .ap_enable_reg_pp5_iter2_reg_0(ap_enable_reg_pp5_iter2_reg_n_6),
        .ap_reg_ioackin_gmem0_ARREADY_reg(sobel_filter_gmem0_m_axi_U_n_9),
        .ap_reg_ioackin_gmem1_AWREADY_reg(sobel_filter_gmem1_m_axi_U_n_48),
        .ap_reg_ioackin_gmem1_AWREADY_reg_0(ap_reg_ioackin_gmem1_AWREADY_reg_n_6),
        .ap_reg_ioackin_gmem1_WREADY_reg(sobel_filter_gmem1_m_axi_U_n_49),
        .ap_reg_ioackin_gmem1_WREADY_reg_0(ap_reg_ioackin_gmem1_WREADY_reg_n_6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ce0(superCache_ce0),
        .edge_val_1_i1_reg_1813(edge_val_1_i1_reg_1813),
        .\edge_val_1_i1_reg_1813_reg[7] (sobel_filter_gmem1_m_axi_U_n_80),
        .\edge_val_1_i1_reg_1813_reg[7]_0 (sobel_filter_gmem1_m_axi_U_n_169),
        .edge_val_1_i_reg_1787(edge_val_1_i_reg_1787),
        .edge_val_1_i_reg_17870(edge_val_1_i_reg_17870),
        .\edge_val_1_i_reg_1787_reg[7] (sobel_filter_gmem1_m_axi_U_n_167),
        .exitcond1_fu_1532_p2(exitcond1_fu_1532_p2),
        .\exitcond1_reg_1894_pp5_iter1_reg_reg[0] (sobel_filter_gmem1_m_axi_U_n_83),
        .\exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 (\exitcond1_reg_1894_pp5_iter1_reg_reg_n_6_[0] ),
        .\exitcond1_reg_1894_reg[0] (sobel_filter_gmem1_m_axi_U_n_84),
        .\exitcond1_reg_1894_reg[0]_0 (\exitcond1_reg_1894_reg_n_6_[0] ),
        .exitcond2_fu_1448_p2(exitcond2_fu_1448_p2),
        .\exitcond2_reg_1838_reg[0] (sobel_filter_gmem1_m_axi_U_n_76),
        .\exitcond2_reg_1838_reg[0]_0 (\exitcond2_reg_1838_reg_n_6_[0] ),
        .\exitcond_flatten_reg_1587_reg[0] (\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .gmem0_RREADY(gmem0_RREADY),
        .\gmem0_addr_1_read_reg_1661_reg[0] (p_189_in),
        .\gmem0_addr_read_reg_1671_reg[0] (p_222_in),
        .gmem1_BVALID(gmem1_BVALID),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] (gmem1_addr_2_reg_1644_pp0_iter1_reg),
        .\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] (gmem1_addr_3_reg_1632_pp0_iter1_reg),
        .\gmem1_addr_6_reg_1887_reg[0] (ap_NS_fsm1156_out),
        .\gmem1_addr_6_reg_1887_reg[29] (gmem1_addr_6_reg_1887_reg__0),
        .grp_getVal_fu_444_ap_ce(grp_getVal_fu_444_ap_ce),
        .grp_getVal_fu_444_ap_start_reg(grp_getVal_fu_444_ap_start_reg),
        .grp_getVal_fu_444_ap_start_reg_reg(sobel_filter_gmem1_m_axi_U_n_75),
        .i1_reg_389_reg(i1_reg_389_reg),
        .\i1_reg_389_reg[6]_0 (\tmp_10_reg_1818[0]_i_2_n_6 ),
        .i1_reg_389_reg_0_sp_1(sobel_filter_gmem1_m_axi_U_n_85),
        .i1_reg_389_reg_10_sp_1(sobel_filter_gmem1_m_axi_U_n_61),
        .i1_reg_389_reg_1_sp_1(sobel_filter_gmem1_m_axi_U_n_59),
        .i1_reg_389_reg_2_sp_1(sobel_filter_gmem1_m_axi_U_n_86),
        .i1_reg_389_reg_3_sp_1(sobel_filter_gmem1_m_axi_U_n_87),
        .i1_reg_389_reg_4_sp_1(sobel_filter_gmem1_m_axi_U_n_88),
        .i1_reg_389_reg_5_sp_1(sobel_filter_gmem1_m_axi_U_n_89),
        .i1_reg_389_reg_6_sp_1(sobel_filter_gmem1_m_axi_U_n_90),
        .i1_reg_389_reg_7_sp_1(sobel_filter_gmem1_m_axi_U_n_91),
        .i1_reg_389_reg_8_sp_1(sobel_filter_gmem1_m_axi_U_n_92),
        .i1_reg_389_reg_9_sp_1(sobel_filter_gmem1_m_axi_U_n_60),
        .i2_reg_4000(i2_reg_4000),
        .i3_reg_4110(i3_reg_4110),
        .i4_reg_4220(i4_reg_4220),
        .i5_reg_4330(i5_reg_4330),
        .\j_1_reg_1676_reg[0] (j_1_reg_16760),
        .m_axi_gmem1_ARADDR(\^m_axi_gmem1_ARADDR ),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(\^m_axi_gmem1_AWADDR ),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] (\or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0] ),
        .\or_cond_mid2_reg_1613_reg[0] (\or_cond_mid2_reg_1613_reg_n_6_[0] ),
        .\or_cond_mid2_reg_1613_reg[0]_0 (grp_getVal_fu_444_ap_start_reg_i_4_n_6),
        .\out_pix4_sum1_reg_1851_reg[0] (out_pix4_sum1_reg_18510),
        .\out_pix4_sum1_reg_1851_reg[29] (out_pix4_sum1_reg_1851),
        .\out_pix4_sum2_reg_1871_reg[0] (out_pix4_sum2_reg_18710),
        .\out_pix4_sum2_reg_1871_reg[29] (out_pix4_sum2_reg_1871),
        .\out_pix4_sum8_reg_1827_reg[29] (out_pix4_sum8_reg_1827),
        .p_i1_fu_1395_p3(p_i1_fu_1395_p3),
        .p_i_fu_1208_p3(p_i_fu_1208_p3),
        .\reg_470_reg[0] (reg_4700),
        .\reg_475_reg[0] (reg_4750),
        .\tmp_10_reg_1818_reg[0] (sobel_filter_gmem1_m_axi_U_n_77),
        .\tmp_10_reg_1818_reg[0]_0 (\tmp_10_reg_1818_reg_n_6_[0] ),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] (grp_getVal_fu_444_n_7),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 (grp_getVal_fu_444_n_8),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0] ),
        .\tmp_1_mid2_reg_1603_reg[0] (superCache_U_n_16),
        .\tmp_1_mid2_reg_1603_reg[0]_0 (\tmp_1_mid2_reg_1603_reg_n_6_[0] ),
        .\tmp_1_mid2_reg_1603_reg[0]_1 (superCache_U_n_7),
        .tmp_20_fu_1460_p2(tmp_20_fu_1460_p2),
        .tmp_20_reg_1847(tmp_20_reg_1847),
        .tmp_20_reg_1847_pp3_iter1_reg(tmp_20_reg_1847_pp3_iter1_reg),
        .\tmp_20_reg_1847_pp3_iter1_reg_reg[0] (sobel_filter_gmem1_m_axi_U_n_81),
        .tmp_20_reg_1847_pp3_iter6_reg(tmp_20_reg_1847_pp3_iter6_reg),
        .\tmp_20_reg_1847_reg[0] (sobel_filter_gmem1_m_axi_U_n_82),
        .tmp_31_fu_1491_p2(tmp_31_fu_1491_p2),
        .tmp_31_reg_1867(tmp_31_reg_1867),
        .tmp_31_reg_1867_pp4_iter1_reg(tmp_31_reg_1867_pp4_iter1_reg),
        .\tmp_31_reg_1867_pp4_iter1_reg_reg[0] (sobel_filter_gmem1_m_axi_U_n_78),
        .tmp_31_reg_1867_pp4_iter6_reg(tmp_31_reg_1867_pp4_iter6_reg),
        .\tmp_31_reg_1867_reg[0] (sobel_filter_gmem1_m_axi_U_n_79),
        .\tmp_31_reg_1867_reg[0]_0 (ap_reg_ioackin_gmem1_AWREADY_i_4_n_6),
        .\tmp_51_reg_1686_reg[7] (sobel_filter_gmem1_m_axi_U_n_46),
        .tmp_cast1_reg_1562(tmp_cast1_reg_1562),
        .val_reg_19030(val_reg_19030),
        .\val_reg_1903_reg[7] (val_reg_1903),
        .\y_weight_2_2_reg_1797_reg[10] (sobel_filter_gmem1_m_axi_U_n_95));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_supebkb superCache_U
       (.CO(superCache_U_n_27),
        .D({\tmp_58_reg_1756_reg[7]_i_1_n_10 ,\tmp_58_reg_1756_reg[7]_i_1_n_11 ,\tmp_58_reg_1756_reg[7]_i_1_n_12 ,\tmp_58_reg_1756_reg[7]_i_1_n_13 ,\tmp_58_reg_1756_reg[3]_i_1_n_10 ,\tmp_58_reg_1756_reg[3]_i_1_n_11 ,\tmp_58_reg_1756_reg[3]_i_1_n_12 ,\tmp_58_reg_1756_reg[3]_i_1_n_13 }),
        .DI({\y_weight_1_2_2_reg_1761[0]_i_2_n_6 ,\y_weight_1_2_2_reg_1761[0]_i_3_n_6 ,\y_weight_1_2_2_reg_1761[0]_i_4_n_6 }),
        .E(grp_getVal_fu_444_ap_start_reg15105_out),
        .O({superCache_U_n_19,superCache_U_n_20,superCache_U_n_21,superCache_U_n_22}),
        .Q({ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage18,ap_CS_fsm_pp0_stage17,ap_CS_fsm_pp0_stage16,ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .S(\y_weight_1_2_2_reg_1761[10]_i_18_n_6 ),
        .WEA(superCache_we0),
        .addr0(superCache_address0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_6),
        .ce0(superCache_ce0),
        .\exitcond_flatten_reg_1587_reg[0] (\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .\gmem0_addr_1_read_reg_1661_reg[7] (gmem0_addr_1_read_reg_1661),
        .\gmem0_addr_read_reg_1671_reg[7] (gmem0_addr_read_reg_1671),
        .\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] (\or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0] ),
        .\or_cond_mid2_reg_1613_reg[0] (\or_cond_mid2_reg_1613_reg_n_6_[0] ),
        .q0(superCache_q0),
        .ram_reg_0(superCache_U_n_6),
        .ram_reg_0_0(superCache_U_n_14),
        .ram_reg_0_1(superCache_U_n_16),
        .ram_reg_0_2(superCache_U_n_17),
        .ram_reg_0_3(superCache_U_n_18),
        .\reg_475_reg[0] (superCache_U_n_15),
        .\tmp13_reg_1751_reg[1] (tmp13_reg_1751[1:0]),
        .\tmp13_reg_1751_reg[2] ({\y_weight_1_2_2_reg_1761[0]_i_6_n_6 ,\y_weight_1_2_2_reg_1761[0]_i_7_n_6 }),
        .\tmp13_reg_1751_reg[6] ({\y_weight_1_2_2_reg_1761[4]_i_2_n_6 ,\y_weight_1_2_2_reg_1761[4]_i_3_n_6 ,\y_weight_1_2_2_reg_1761[4]_i_4_n_6 ,\y_weight_1_2_2_reg_1761[4]_i_5_n_6 }),
        .\tmp13_reg_1751_reg[6]_0 ({\y_weight_1_2_2_reg_1761[4]_i_6_n_6 ,\y_weight_1_2_2_reg_1761[4]_i_7_n_6 ,\y_weight_1_2_2_reg_1761[4]_i_8_n_6 ,\y_weight_1_2_2_reg_1761[4]_i_9_n_6 }),
        .\tmp13_reg_1751_reg[8] ({\y_weight_1_2_2_reg_1761[10]_i_5_n_6 ,\y_weight_1_2_2_reg_1761[10]_i_6_n_6 ,\y_weight_1_2_2_reg_1761[10]_i_7_n_6 }),
        .\tmp8_reg_1782_reg[1] (tmp8_reg_1782[1:0]),
        .\tmp8_reg_1782_reg[2] ({\y_weight_2_2_reg_1797[0]_i_2_n_6 ,\y_weight_2_2_reg_1797[0]_i_3_n_6 ,\y_weight_2_2_reg_1797[0]_i_4_n_6 }),
        .\tmp8_reg_1782_reg[2]_0 ({\y_weight_2_2_reg_1797[0]_i_6_n_6 ,\y_weight_2_2_reg_1797[0]_i_7_n_6 }),
        .\tmp8_reg_1782_reg[6] ({\y_weight_2_2_reg_1797[4]_i_2_n_6 ,\y_weight_2_2_reg_1797[4]_i_3_n_6 ,\y_weight_2_2_reg_1797[4]_i_4_n_6 ,\y_weight_2_2_reg_1797[4]_i_5_n_6 }),
        .\tmp8_reg_1782_reg[6]_0 ({\y_weight_2_2_reg_1797[4]_i_6_n_6 ,\y_weight_2_2_reg_1797[4]_i_7_n_6 ,\y_weight_2_2_reg_1797[4]_i_8_n_6 ,\y_weight_2_2_reg_1797[4]_i_9_n_6 }),
        .\tmp8_reg_1782_reg[8] ({\y_weight_2_2_reg_1797[10]_i_5_n_6 ,\y_weight_2_2_reg_1797[10]_i_6_n_6 ,\y_weight_2_2_reg_1797[10]_i_7_n_6 }),
        .\tmp_18_reg_1691_reg[0] (superCache_U_n_7),
        .\tmp_18_reg_1691_reg[7] (tmp_18_reg_1691),
        .\tmp_18_reg_1691_reg[7]_0 (\y_weight_2_2_reg_1797[10]_i_18_n_6 ),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0] ),
        .\tmp_1_mid2_reg_1603_reg[0] (\tmp_1_mid2_reg_1603_reg_n_6_[0] ),
        .\tmp_23_reg_1721_reg[0] (tmp_23_reg_17210),
        .\tmp_23_reg_1721_reg[7] ({\tmp_22_reg_1802_reg[0]_i_5_n_11 ,\tmp_22_reg_1802_reg[0]_i_5_n_12 ,\tmp_22_reg_1802_reg[0]_i_5_n_13 }),
        .\tmp_24_reg_1731_reg[0] (grp_getVal_fu_444_ap_start_reg14),
        .\tmp_24_reg_1731_reg[1] (tmp_24_reg_1731[1:0]),
        .\tmp_24_reg_1731_reg[6] ({\tmp_36_reg_1792_reg[7]_i_1_n_10 ,\tmp_36_reg_1792_reg[7]_i_1_n_11 ,\tmp_36_reg_1792_reg[7]_i_1_n_12 ,\tmp_36_reg_1792_reg[7]_i_1_n_13 ,\tmp_36_reg_1792_reg[3]_i_1_n_10 ,\tmp_36_reg_1792_reg[3]_i_1_n_11 ,\tmp_36_reg_1792_reg[3]_i_1_n_12 ,\tmp_36_reg_1792_reg[3]_i_1_n_13 }),
        .\tmp_24_reg_1731_reg[7] ({\y_weight_2_2_reg_1797[10]_i_3_n_6 ,\y_weight_2_2_reg_1797[10]_i_4_n_6 }),
        .\tmp_27_reg_1741_reg[7] (tmp_27_reg_1741),
        .\tmp_51_reg_1686_reg[7] (tmp_51_reg_1686),
        .\tmp_52_reg_1696_reg[0] (tmp_52_reg_16960),
        .\tmp_53_reg_1706_reg[0] (tmp_53_reg_17060),
        .\tmp_54_reg_1716_reg[7] ({\tmp_32_reg_1766_reg[0]_i_5_n_11 ,\tmp_32_reg_1766_reg[0]_i_5_n_12 ,\tmp_32_reg_1766_reg[0]_i_5_n_13 }),
        .\tmp_55_reg_1726_reg[1] (tmp_55_reg_1726[1:0]),
        .\tmp_55_reg_1726_reg[7] ({\y_weight_1_2_2_reg_1761[10]_i_3_n_6 ,\y_weight_1_2_2_reg_1761[10]_i_4_n_6 }),
        .\tmp_56_reg_1736_reg[0] (grp_getVal_fu_444_ap_start_reg15),
        .\tmp_56_reg_1736_reg[7] (tmp_56_reg_1736),
        .x_weight_1_2_2_fu_1088_p2(x_weight_1_2_2_fu_1088_p2),
        .x_weight_2_2_fu_1310_p2(x_weight_2_2_fu_1310_p2),
        .y_weight_1_2_2_fu_1094_p2(y_weight_1_2_2_fu_1094_p2),
        .\y_weight_1_2_2_reg_1761_reg[10] ({superCache_U_n_23,superCache_U_n_24,superCache_U_n_25,superCache_U_n_26}),
        .\y_weight_1_2_2_reg_1761_reg[10]_0 (superCache_U_n_28),
        .y_weight_2_2_fu_1316_p2(y_weight_2_2_fu_1316_p2),
        .\y_weight_2_2_reg_1797_reg[10] ({superCache_U_n_63,superCache_U_n_64,superCache_U_n_65,superCache_U_n_66}),
        .\y_weight_2_2_reg_1797_reg[10]_0 (superCache_U_n_67),
        .\y_weight_2_2_reg_1797_reg[10]_1 (superCache_U_n_68),
        .\y_weight_2_2_reg_1797_reg[7] ({superCache_U_n_59,superCache_U_n_60,superCache_U_n_61,superCache_U_n_62}));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_1751[3]_i_2 
       (.I0(tmp_52_reg_1696[3]),
        .I1(reg_475[3]),
        .O(\tmp13_reg_1751[3]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_1751[3]_i_3 
       (.I0(tmp_52_reg_1696[2]),
        .I1(reg_475[2]),
        .O(\tmp13_reg_1751[3]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_1751[3]_i_4 
       (.I0(tmp_52_reg_1696[1]),
        .I1(reg_475[1]),
        .O(\tmp13_reg_1751[3]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_1751[3]_i_5 
       (.I0(tmp_52_reg_1696[0]),
        .I1(reg_475[0]),
        .O(\tmp13_reg_1751[3]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_1751[7]_i_2 
       (.I0(tmp_52_reg_1696[7]),
        .I1(reg_475[7]),
        .O(\tmp13_reg_1751[7]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_1751[7]_i_3 
       (.I0(tmp_52_reg_1696[6]),
        .I1(reg_475[6]),
        .O(\tmp13_reg_1751[7]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_1751[7]_i_4 
       (.I0(tmp_52_reg_1696[5]),
        .I1(reg_475[5]),
        .O(\tmp13_reg_1751[7]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_1751[7]_i_5 
       (.I0(tmp_52_reg_1696[4]),
        .I1(reg_475[4]),
        .O(\tmp13_reg_1751[7]_i_5_n_6 ));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp13_reg_1751[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0] ),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0] ),
        .O(tmp13_reg_17510));
  FDRE \tmp13_reg_1751_reg[0] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(tmp13_fu_1002_p2[0]),
        .Q(tmp13_reg_1751[0]),
        .R(1'b0));
  FDRE \tmp13_reg_1751_reg[1] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(tmp13_fu_1002_p2[1]),
        .Q(tmp13_reg_1751[1]),
        .R(1'b0));
  FDRE \tmp13_reg_1751_reg[2] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(tmp13_fu_1002_p2[2]),
        .Q(tmp13_reg_1751[2]),
        .R(1'b0));
  FDRE \tmp13_reg_1751_reg[3] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(tmp13_fu_1002_p2[3]),
        .Q(tmp13_reg_1751[3]),
        .R(1'b0));
  CARRY4 \tmp13_reg_1751_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp13_reg_1751_reg[3]_i_1_n_6 ,\tmp13_reg_1751_reg[3]_i_1_n_7 ,\tmp13_reg_1751_reg[3]_i_1_n_8 ,\tmp13_reg_1751_reg[3]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_52_reg_1696[3:0]),
        .O(tmp13_fu_1002_p2[3:0]),
        .S({\tmp13_reg_1751[3]_i_2_n_6 ,\tmp13_reg_1751[3]_i_3_n_6 ,\tmp13_reg_1751[3]_i_4_n_6 ,\tmp13_reg_1751[3]_i_5_n_6 }));
  FDRE \tmp13_reg_1751_reg[4] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(tmp13_fu_1002_p2[4]),
        .Q(tmp13_reg_1751[4]),
        .R(1'b0));
  FDRE \tmp13_reg_1751_reg[5] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(tmp13_fu_1002_p2[5]),
        .Q(tmp13_reg_1751[5]),
        .R(1'b0));
  FDRE \tmp13_reg_1751_reg[6] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(tmp13_fu_1002_p2[6]),
        .Q(tmp13_reg_1751[6]),
        .R(1'b0));
  FDRE \tmp13_reg_1751_reg[7] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(tmp13_fu_1002_p2[7]),
        .Q(tmp13_reg_1751[7]),
        .R(1'b0));
  CARRY4 \tmp13_reg_1751_reg[7]_i_1 
       (.CI(\tmp13_reg_1751_reg[3]_i_1_n_6 ),
        .CO({\tmp13_reg_1751_reg[7]_i_1_n_6 ,\tmp13_reg_1751_reg[7]_i_1_n_7 ,\tmp13_reg_1751_reg[7]_i_1_n_8 ,\tmp13_reg_1751_reg[7]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_52_reg_1696[7:4]),
        .O(tmp13_fu_1002_p2[7:4]),
        .S({\tmp13_reg_1751[7]_i_2_n_6 ,\tmp13_reg_1751[7]_i_3_n_6 ,\tmp13_reg_1751[7]_i_4_n_6 ,\tmp13_reg_1751[7]_i_5_n_6 }));
  FDRE \tmp13_reg_1751_reg[8] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(tmp13_fu_1002_p2[8]),
        .Q(tmp13_reg_1751[8]),
        .R(1'b0));
  CARRY4 \tmp13_reg_1751_reg[8]_i_2 
       (.CI(\tmp13_reg_1751_reg[7]_i_1_n_6 ),
        .CO({\NLW_tmp13_reg_1751_reg[8]_i_2_CO_UNCONNECTED [3:1],tmp13_fu_1002_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp13_reg_1751_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp8_reg_1782[3]_i_2 
       (.I0(tmp_19_reg_1701[3]),
        .I1(tmp_17_reg_1681[3]),
        .O(\tmp8_reg_1782[3]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp8_reg_1782[3]_i_3 
       (.I0(tmp_19_reg_1701[2]),
        .I1(tmp_17_reg_1681[2]),
        .O(\tmp8_reg_1782[3]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp8_reg_1782[3]_i_4 
       (.I0(tmp_19_reg_1701[1]),
        .I1(tmp_17_reg_1681[1]),
        .O(\tmp8_reg_1782[3]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp8_reg_1782[3]_i_5 
       (.I0(tmp_19_reg_1701[0]),
        .I1(tmp_17_reg_1681[0]),
        .O(\tmp8_reg_1782[3]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp8_reg_1782[7]_i_2 
       (.I0(tmp_19_reg_1701[7]),
        .I1(tmp_17_reg_1681[7]),
        .O(\tmp8_reg_1782[7]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp8_reg_1782[7]_i_3 
       (.I0(tmp_19_reg_1701[6]),
        .I1(tmp_17_reg_1681[6]),
        .O(\tmp8_reg_1782[7]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp8_reg_1782[7]_i_4 
       (.I0(tmp_19_reg_1701[5]),
        .I1(tmp_17_reg_1681[5]),
        .O(\tmp8_reg_1782[7]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp8_reg_1782[7]_i_5 
       (.I0(tmp_19_reg_1701[4]),
        .I1(tmp_17_reg_1681[4]),
        .O(\tmp8_reg_1782[7]_i_5_n_6 ));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp8_reg_1782[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0] ),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0] ),
        .O(tmp8_reg_17820));
  FDRE \tmp8_reg_1782_reg[0] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(tmp8_fu_1143_p2[0]),
        .Q(tmp8_reg_1782[0]),
        .R(1'b0));
  FDRE \tmp8_reg_1782_reg[1] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(tmp8_fu_1143_p2[1]),
        .Q(tmp8_reg_1782[1]),
        .R(1'b0));
  FDRE \tmp8_reg_1782_reg[2] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(tmp8_fu_1143_p2[2]),
        .Q(tmp8_reg_1782[2]),
        .R(1'b0));
  FDRE \tmp8_reg_1782_reg[3] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(tmp8_fu_1143_p2[3]),
        .Q(tmp8_reg_1782[3]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1782_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp8_reg_1782_reg[3]_i_1_n_6 ,\tmp8_reg_1782_reg[3]_i_1_n_7 ,\tmp8_reg_1782_reg[3]_i_1_n_8 ,\tmp8_reg_1782_reg[3]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_19_reg_1701[3:0]),
        .O(tmp8_fu_1143_p2[3:0]),
        .S({\tmp8_reg_1782[3]_i_2_n_6 ,\tmp8_reg_1782[3]_i_3_n_6 ,\tmp8_reg_1782[3]_i_4_n_6 ,\tmp8_reg_1782[3]_i_5_n_6 }));
  FDRE \tmp8_reg_1782_reg[4] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(tmp8_fu_1143_p2[4]),
        .Q(tmp8_reg_1782[4]),
        .R(1'b0));
  FDRE \tmp8_reg_1782_reg[5] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(tmp8_fu_1143_p2[5]),
        .Q(tmp8_reg_1782[5]),
        .R(1'b0));
  FDRE \tmp8_reg_1782_reg[6] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(tmp8_fu_1143_p2[6]),
        .Q(tmp8_reg_1782[6]),
        .R(1'b0));
  FDRE \tmp8_reg_1782_reg[7] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(tmp8_fu_1143_p2[7]),
        .Q(tmp8_reg_1782[7]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1782_reg[7]_i_1 
       (.CI(\tmp8_reg_1782_reg[3]_i_1_n_6 ),
        .CO({\tmp8_reg_1782_reg[7]_i_1_n_6 ,\tmp8_reg_1782_reg[7]_i_1_n_7 ,\tmp8_reg_1782_reg[7]_i_1_n_8 ,\tmp8_reg_1782_reg[7]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_19_reg_1701[7:4]),
        .O(tmp8_fu_1143_p2[7:4]),
        .S({\tmp8_reg_1782[7]_i_2_n_6 ,\tmp8_reg_1782[7]_i_3_n_6 ,\tmp8_reg_1782[7]_i_4_n_6 ,\tmp8_reg_1782[7]_i_5_n_6 }));
  FDRE \tmp8_reg_1782_reg[8] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(tmp8_fu_1143_p2[8]),
        .Q(tmp8_reg_1782[8]),
        .R(1'b0));
  CARRY4 \tmp8_reg_1782_reg[8]_i_2 
       (.CI(\tmp8_reg_1782_reg[7]_i_1_n_6 ),
        .CO({\NLW_tmp8_reg_1782_reg[8]_i_2_CO_UNCONNECTED [3:1],tmp8_fu_1143_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp8_reg_1782_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_10_reg_1818[0]_i_2 
       (.I0(\tmp_10_reg_1818[0]_i_3_n_6 ),
        .I1(\tmp_10_reg_1818[0]_i_4_n_6 ),
        .I2(i1_reg_389_reg[6]),
        .I3(i1_reg_389_reg[2]),
        .I4(i1_reg_389_reg[3]),
        .I5(i1_reg_389_reg[0]),
        .O(\tmp_10_reg_1818[0]_i_2_n_6 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \tmp_10_reg_1818[0]_i_3 
       (.I0(i1_reg_389_reg[9]),
        .I1(i1_reg_389_reg[8]),
        .I2(i1_reg_389_reg[7]),
        .O(\tmp_10_reg_1818[0]_i_3_n_6 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \tmp_10_reg_1818[0]_i_4 
       (.I0(i1_reg_389_reg[10]),
        .I1(i1_reg_389_reg[4]),
        .I2(i1_reg_389_reg[5]),
        .I3(i1_reg_389_reg[1]),
        .O(\tmp_10_reg_1818[0]_i_4_n_6 ));
  FDRE \tmp_10_reg_1818_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_77),
        .Q(\tmp_10_reg_1818_reg_n_6_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_cast_reg_1650[10]_i_2 
       (.I0(tmp_2_mid2_reg_1607[10]),
        .I1(\j_mid2_reg_1596_reg_n_6_[10] ),
        .O(\tmp_13_cast_reg_1650[10]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_cast_reg_1650[10]_i_3 
       (.I0(tmp_2_mid2_reg_1607[9]),
        .I1(\j_mid2_reg_1596_reg_n_6_[9] ),
        .O(\tmp_13_cast_reg_1650[10]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_cast_reg_1650[10]_i_4 
       (.I0(tmp_2_mid2_reg_1607[8]),
        .I1(\j_mid2_reg_1596_reg_n_6_[8] ),
        .O(\tmp_13_cast_reg_1650[10]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_cast_reg_1650[10]_i_5 
       (.I0(tmp_2_mid2_reg_1607[7]),
        .I1(\j_mid2_reg_1596_reg_n_6_[7] ),
        .O(\tmp_13_cast_reg_1650[10]_i_5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_cast_reg_1650[7]_i_1 
       (.I0(tmp_2_mid2_reg_1607[7]),
        .I1(\j_mid2_reg_1596_reg_n_6_[7] ),
        .O(tmp_13_cast_fu_919_p1[7]));
  FDRE \tmp_13_cast_reg_1650_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(\j_mid2_reg_1596_reg_n_6_[0] ),
        .Q(tmp_13_cast_reg_1650_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_13_cast_reg_1650_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(tmp_13_cast_fu_919_p1[10]),
        .Q(tmp_13_cast_reg_1650_reg__0[10]),
        .R(1'b0));
  CARRY4 \tmp_13_cast_reg_1650_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\tmp_13_cast_reg_1650_reg[10]_i_1_n_6 ,\tmp_13_cast_reg_1650_reg[10]_i_1_n_7 ,\tmp_13_cast_reg_1650_reg[10]_i_1_n_8 ,\tmp_13_cast_reg_1650_reg[10]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_2_mid2_reg_1607[10:7]),
        .O({tmp_13_cast_fu_919_p1[10:8],\NLW_tmp_13_cast_reg_1650_reg[10]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_13_cast_reg_1650[10]_i_2_n_6 ,\tmp_13_cast_reg_1650[10]_i_3_n_6 ,\tmp_13_cast_reg_1650[10]_i_4_n_6 ,\tmp_13_cast_reg_1650[10]_i_5_n_6 }));
  FDRE \tmp_13_cast_reg_1650_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(tmp_13_cast_fu_919_p1[11]),
        .Q(tmp_13_cast_reg_1650_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_13_cast_reg_1650_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(tmp_13_cast_fu_919_p1[12]),
        .Q(tmp_13_cast_reg_1650_reg__0[12]),
        .R(1'b0));
  CARRY4 \tmp_13_cast_reg_1650_reg[12]_i_1 
       (.CI(\tmp_13_cast_reg_1650_reg[10]_i_1_n_6 ),
        .CO({\tmp_13_cast_reg_1650_reg[12]_i_1_n_6 ,\tmp_13_cast_reg_1650_reg[12]_i_1_n_7 ,\tmp_13_cast_reg_1650_reg[12]_i_1_n_8 ,\tmp_13_cast_reg_1650_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_13_cast_fu_919_p1__0[14:13],tmp_13_cast_fu_919_p1[12:11]}),
        .S(tmp_2_mid2_reg_1607[14:11]));
  FDRE \tmp_13_cast_reg_1650_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(\j_mid2_reg_1596_reg_n_6_[1] ),
        .Q(tmp_13_cast_reg_1650_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_13_cast_reg_1650_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(\j_mid2_reg_1596_reg_n_6_[2] ),
        .Q(tmp_13_cast_reg_1650_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_13_cast_reg_1650_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(\j_mid2_reg_1596_reg_n_6_[3] ),
        .Q(tmp_13_cast_reg_1650_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_13_cast_reg_1650_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(\j_mid2_reg_1596_reg_n_6_[4] ),
        .Q(tmp_13_cast_reg_1650_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_13_cast_reg_1650_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(\j_mid2_reg_1596_reg_n_6_[5] ),
        .Q(tmp_13_cast_reg_1650_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_13_cast_reg_1650_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(\j_mid2_reg_1596_reg_n_6_[6] ),
        .Q(tmp_13_cast_reg_1650_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_13_cast_reg_1650_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(tmp_13_cast_fu_919_p1[7]),
        .Q(tmp_13_cast_reg_1650_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_13_cast_reg_1650_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(tmp_13_cast_fu_919_p1[8]),
        .Q(tmp_13_cast_reg_1650_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_13_cast_reg_1650_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_16550),
        .D(tmp_13_cast_fu_919_p1[9]),
        .Q(tmp_13_cast_reg_1650_reg__0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_1666[10]_i_2 
       (.I0(tmp_6_mid2_reg_1617_reg__0[3]),
        .I1(\j_mid2_reg_1596_reg_n_6_[10] ),
        .O(\tmp_15_reg_1666[10]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_1666[10]_i_3 
       (.I0(tmp_6_mid2_reg_1617_reg__0[3]),
        .I1(\j_mid2_reg_1596_reg_n_6_[9] ),
        .O(\tmp_15_reg_1666[10]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_1666[10]_i_4 
       (.I0(tmp_6_mid2_reg_1617_reg__0[1]),
        .I1(\j_mid2_reg_1596_reg_n_6_[8] ),
        .O(\tmp_15_reg_1666[10]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_1666[10]_i_5 
       (.I0(tmp_6_mid2_reg_1617_reg__0[0]),
        .I1(\j_mid2_reg_1596_reg_n_6_[7] ),
        .O(\tmp_15_reg_1666[10]_i_5_n_6 ));
  FDRE \tmp_15_reg_1666_reg[0] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(\j_mid2_reg_1596_reg_n_6_[0] ),
        .Q(tmp_15_reg_1666[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_1666_reg[10] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(tmp_15_fu_946_p2[10]),
        .Q(tmp_15_reg_1666[10]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1666_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\tmp_15_reg_1666_reg[10]_i_1_n_6 ,\tmp_15_reg_1666_reg[10]_i_1_n_7 ,\tmp_15_reg_1666_reg[10]_i_1_n_8 ,\tmp_15_reg_1666_reg[10]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({tmp_6_mid2_reg_1617_reg__0[3],tmp_6_mid2_reg_1617_reg__0[3],tmp_6_mid2_reg_1617_reg__0[1:0]}),
        .O({tmp_15_fu_946_p2[10:8],\NLW_tmp_15_reg_1666_reg[10]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_15_reg_1666[10]_i_2_n_6 ,\tmp_15_reg_1666[10]_i_3_n_6 ,\tmp_15_reg_1666[10]_i_4_n_6 ,\tmp_15_reg_1666[10]_i_5_n_6 }));
  FDRE \tmp_15_reg_1666_reg[11] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(tmp_15_fu_946_p2[11]),
        .Q(tmp_15_reg_1666[11]),
        .R(1'b0));
  FDRE \tmp_15_reg_1666_reg[12] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(tmp_15_fu_946_p2[12]),
        .Q(tmp_15_reg_1666[12]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1666_reg[12]_i_2 
       (.CI(\tmp_15_reg_1666_reg[10]_i_1_n_6 ),
        .CO({\NLW_tmp_15_reg_1666_reg[12]_i_2_CO_UNCONNECTED [3:1],\tmp_15_reg_1666_reg[12]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_15_reg_1666_reg[12]_i_2_O_UNCONNECTED [3:2],tmp_15_fu_946_p2[12:11]}),
        .S({1'b0,1'b0,tmp_6_mid2_reg_1617_reg__0[5:4]}));
  FDRE \tmp_15_reg_1666_reg[1] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(\j_mid2_reg_1596_reg_n_6_[1] ),
        .Q(tmp_15_reg_1666[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_1666_reg[2] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(\j_mid2_reg_1596_reg_n_6_[2] ),
        .Q(tmp_15_reg_1666[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_1666_reg[3] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(\j_mid2_reg_1596_reg_n_6_[3] ),
        .Q(tmp_15_reg_1666[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_1666_reg[4] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(\j_mid2_reg_1596_reg_n_6_[4] ),
        .Q(tmp_15_reg_1666[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_1666_reg[5] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(\j_mid2_reg_1596_reg_n_6_[5] ),
        .Q(tmp_15_reg_1666[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_1666_reg[6] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(\j_mid2_reg_1596_reg_n_6_[6] ),
        .Q(tmp_15_reg_1666[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_1666_reg[7] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(tmp_15_fu_946_p2[7]),
        .Q(tmp_15_reg_1666[7]),
        .R(1'b0));
  FDRE \tmp_15_reg_1666_reg[8] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(tmp_15_fu_946_p2[8]),
        .Q(tmp_15_reg_1666[8]),
        .R(1'b0));
  FDRE \tmp_15_reg_1666_reg[9] 
       (.C(ap_clk),
        .CE(p_189_in),
        .D(tmp_15_fu_946_p2[9]),
        .Q(tmp_15_reg_1666[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \tmp_17_reg_1681[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(\or_cond_mid2_reg_1613_reg_n_6_[0] ),
        .I2(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\tmp_1_mid2_reg_1603_reg_n_6_[0] ),
        .O(tmp_17_reg_16810));
  FDRE \tmp_17_reg_1681_reg[0] 
       (.C(ap_clk),
        .CE(tmp_17_reg_16810),
        .D(superCache_q0[0]),
        .Q(tmp_17_reg_1681[0]),
        .R(1'b0));
  FDRE \tmp_17_reg_1681_reg[1] 
       (.C(ap_clk),
        .CE(tmp_17_reg_16810),
        .D(superCache_q0[1]),
        .Q(tmp_17_reg_1681[1]),
        .R(1'b0));
  FDRE \tmp_17_reg_1681_reg[2] 
       (.C(ap_clk),
        .CE(tmp_17_reg_16810),
        .D(superCache_q0[2]),
        .Q(tmp_17_reg_1681[2]),
        .R(1'b0));
  FDRE \tmp_17_reg_1681_reg[3] 
       (.C(ap_clk),
        .CE(tmp_17_reg_16810),
        .D(superCache_q0[3]),
        .Q(tmp_17_reg_1681[3]),
        .R(1'b0));
  FDRE \tmp_17_reg_1681_reg[4] 
       (.C(ap_clk),
        .CE(tmp_17_reg_16810),
        .D(superCache_q0[4]),
        .Q(tmp_17_reg_1681[4]),
        .R(1'b0));
  FDRE \tmp_17_reg_1681_reg[5] 
       (.C(ap_clk),
        .CE(tmp_17_reg_16810),
        .D(superCache_q0[5]),
        .Q(tmp_17_reg_1681[5]),
        .R(1'b0));
  FDRE \tmp_17_reg_1681_reg[6] 
       (.C(ap_clk),
        .CE(tmp_17_reg_16810),
        .D(superCache_q0[6]),
        .Q(tmp_17_reg_1681[6]),
        .R(1'b0));
  FDRE \tmp_17_reg_1681_reg[7] 
       (.C(ap_clk),
        .CE(tmp_17_reg_16810),
        .D(superCache_q0[7]),
        .Q(tmp_17_reg_1681[7]),
        .R(1'b0));
  FDRE \tmp_18_reg_1691_reg[0] 
       (.C(ap_clk),
        .CE(tmp_18_reg_16910),
        .D(superCache_q0[0]),
        .Q(tmp_18_reg_1691[0]),
        .R(1'b0));
  FDRE \tmp_18_reg_1691_reg[1] 
       (.C(ap_clk),
        .CE(tmp_18_reg_16910),
        .D(superCache_q0[1]),
        .Q(tmp_18_reg_1691[1]),
        .R(1'b0));
  FDRE \tmp_18_reg_1691_reg[2] 
       (.C(ap_clk),
        .CE(tmp_18_reg_16910),
        .D(superCache_q0[2]),
        .Q(tmp_18_reg_1691[2]),
        .R(1'b0));
  FDRE \tmp_18_reg_1691_reg[3] 
       (.C(ap_clk),
        .CE(tmp_18_reg_16910),
        .D(superCache_q0[3]),
        .Q(tmp_18_reg_1691[3]),
        .R(1'b0));
  FDRE \tmp_18_reg_1691_reg[4] 
       (.C(ap_clk),
        .CE(tmp_18_reg_16910),
        .D(superCache_q0[4]),
        .Q(tmp_18_reg_1691[4]),
        .R(1'b0));
  FDRE \tmp_18_reg_1691_reg[5] 
       (.C(ap_clk),
        .CE(tmp_18_reg_16910),
        .D(superCache_q0[5]),
        .Q(tmp_18_reg_1691[5]),
        .R(1'b0));
  FDRE \tmp_18_reg_1691_reg[6] 
       (.C(ap_clk),
        .CE(tmp_18_reg_16910),
        .D(superCache_q0[6]),
        .Q(tmp_18_reg_1691[6]),
        .R(1'b0));
  FDRE \tmp_18_reg_1691_reg[7] 
       (.C(ap_clk),
        .CE(tmp_18_reg_16910),
        .D(superCache_q0[7]),
        .Q(tmp_18_reg_1691[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \tmp_19_reg_1701[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(\or_cond_mid2_reg_1613_reg_n_6_[0] ),
        .I2(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\tmp_1_mid2_reg_1603_reg_n_6_[0] ),
        .O(tmp_19_reg_17010));
  FDRE \tmp_19_reg_1701_reg[0] 
       (.C(ap_clk),
        .CE(tmp_19_reg_17010),
        .D(superCache_q0[0]),
        .Q(tmp_19_reg_1701[0]),
        .R(1'b0));
  FDRE \tmp_19_reg_1701_reg[1] 
       (.C(ap_clk),
        .CE(tmp_19_reg_17010),
        .D(superCache_q0[1]),
        .Q(tmp_19_reg_1701[1]),
        .R(1'b0));
  FDRE \tmp_19_reg_1701_reg[2] 
       (.C(ap_clk),
        .CE(tmp_19_reg_17010),
        .D(superCache_q0[2]),
        .Q(tmp_19_reg_1701[2]),
        .R(1'b0));
  FDRE \tmp_19_reg_1701_reg[3] 
       (.C(ap_clk),
        .CE(tmp_19_reg_17010),
        .D(superCache_q0[3]),
        .Q(tmp_19_reg_1701[3]),
        .R(1'b0));
  FDRE \tmp_19_reg_1701_reg[4] 
       (.C(ap_clk),
        .CE(tmp_19_reg_17010),
        .D(superCache_q0[4]),
        .Q(tmp_19_reg_1701[4]),
        .R(1'b0));
  FDRE \tmp_19_reg_1701_reg[5] 
       (.C(ap_clk),
        .CE(tmp_19_reg_17010),
        .D(superCache_q0[5]),
        .Q(tmp_19_reg_1701[5]),
        .R(1'b0));
  FDRE \tmp_19_reg_1701_reg[6] 
       (.C(ap_clk),
        .CE(tmp_19_reg_17010),
        .D(superCache_q0[6]),
        .Q(tmp_19_reg_1701[6]),
        .R(1'b0));
  FDRE \tmp_19_reg_1701_reg[7] 
       (.C(ap_clk),
        .CE(tmp_19_reg_17010),
        .D(superCache_q0[7]),
        .Q(tmp_19_reg_1701[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \tmp_1_mid2_reg_1603[0]_i_1 
       (.I0(\or_cond_mid2_reg_1613[0]_i_6_n_6 ),
        .I1(\or_cond_mid2_reg_1613[0]_i_5_n_6 ),
        .I2(\or_cond_mid2_reg_1613[0]_i_4_n_6 ),
        .I3(tmp_s_fu_647_p2),
        .I4(\tmp_1_mid2_reg_1603[0]_i_2_n_6 ),
        .O(tmp_1_mid2_fu_677_p3));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \tmp_1_mid2_reg_1603[0]_i_2 
       (.I0(\or_cond_mid2_reg_1613[0]_i_10_n_6 ),
        .I1(\i_mid2_reg_1627[2]_i_2_n_6 ),
        .I2(\tmp_1_mid2_reg_1603[0]_i_3_n_6 ),
        .I3(\i_mid2_reg_1627[3]_i_3_n_6 ),
        .I4(\or_cond_mid2_reg_1613[0]_i_8_n_6 ),
        .I5(\i_mid2_reg_1627[10]_i_4_n_6 ),
        .O(\tmp_1_mid2_reg_1603[0]_i_2_n_6 ));
  LUT5 #(
    .INIT(32'h00035503)) 
    \tmp_1_mid2_reg_1603[0]_i_3 
       (.I0(i_mid2_reg_1627[4]),
        .I1(\i_reg_367_reg_n_6_[4] ),
        .I2(\i_reg_367_reg_n_6_[2] ),
        .I3(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I4(i_mid2_reg_1627[2]),
        .O(\tmp_1_mid2_reg_1603[0]_i_3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_mid2_reg_1603_pp0_iter1_reg[0]_i_1 
       (.I0(\tmp_1_mid2_reg_1603_reg_n_6_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0] ),
        .O(\tmp_1_mid2_reg_1603_pp0_iter1_reg[0]_i_1_n_6 ));
  FDRE \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_mid2_reg_1603_pp0_iter1_reg[0]_i_1_n_6 ),
        .Q(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \tmp_1_mid2_reg_1603_reg[0] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_1_mid2_fu_677_p3),
        .Q(\tmp_1_mid2_reg_1603_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \tmp_20_reg_1847_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_81),
        .Q(tmp_20_reg_1847_pp3_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\tmp_20_reg_1847_pp3_iter5_reg_reg " *) 
  (* srl_name = "inst/\tmp_20_reg_1847_pp3_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \tmp_20_reg_1847_pp3_iter5_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone24_in),
        .CLK(ap_clk),
        .D(tmp_20_reg_1847_pp3_iter1_reg),
        .Q(\tmp_20_reg_1847_pp3_iter5_reg_reg[0]_srl4_n_6 ));
  FDRE \tmp_20_reg_1847_pp3_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone24_in),
        .D(\tmp_20_reg_1847_pp3_iter5_reg_reg[0]_srl4_n_6 ),
        .Q(tmp_20_reg_1847_pp3_iter6_reg),
        .R(1'b0));
  FDRE \tmp_20_reg_1847_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_82),
        .Q(tmp_20_reg_1847),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \tmp_21_reg_1711[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage22),
        .I1(\or_cond_mid2_reg_1613_reg_n_6_[0] ),
        .I2(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\tmp_1_mid2_reg_1603_reg_n_6_[0] ),
        .O(tmp_21_reg_17110));
  FDRE \tmp_21_reg_1711_reg[0] 
       (.C(ap_clk),
        .CE(tmp_21_reg_17110),
        .D(superCache_q0[0]),
        .Q(tmp_21_reg_1711[0]),
        .R(1'b0));
  FDRE \tmp_21_reg_1711_reg[1] 
       (.C(ap_clk),
        .CE(tmp_21_reg_17110),
        .D(superCache_q0[1]),
        .Q(tmp_21_reg_1711[1]),
        .R(1'b0));
  FDRE \tmp_21_reg_1711_reg[2] 
       (.C(ap_clk),
        .CE(tmp_21_reg_17110),
        .D(superCache_q0[2]),
        .Q(tmp_21_reg_1711[2]),
        .R(1'b0));
  FDRE \tmp_21_reg_1711_reg[3] 
       (.C(ap_clk),
        .CE(tmp_21_reg_17110),
        .D(superCache_q0[3]),
        .Q(tmp_21_reg_1711[3]),
        .R(1'b0));
  FDRE \tmp_21_reg_1711_reg[4] 
       (.C(ap_clk),
        .CE(tmp_21_reg_17110),
        .D(superCache_q0[4]),
        .Q(tmp_21_reg_1711[4]),
        .R(1'b0));
  FDRE \tmp_21_reg_1711_reg[5] 
       (.C(ap_clk),
        .CE(tmp_21_reg_17110),
        .D(superCache_q0[5]),
        .Q(tmp_21_reg_1711[5]),
        .R(1'b0));
  FDRE \tmp_21_reg_1711_reg[6] 
       (.C(ap_clk),
        .CE(tmp_21_reg_17110),
        .D(superCache_q0[6]),
        .Q(tmp_21_reg_1711[6]),
        .R(1'b0));
  FDRE \tmp_21_reg_1711_reg[7] 
       (.C(ap_clk),
        .CE(tmp_21_reg_17110),
        .D(superCache_q0[7]),
        .Q(tmp_21_reg_1711[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \tmp_22_reg_1802[0]_i_1 
       (.I0(x_weight_2_2_fu_1310_p2[9]),
        .I1(x_weight_2_2_fu_1310_p2[8]),
        .I2(x_weight_2_2_fu_1310_p2[7]),
        .I3(x_weight_2_2_fu_1310_p2[6]),
        .I4(\tmp_22_reg_1802[0]_i_4_n_6 ),
        .I5(x_weight_2_2_fu_1310_p2[10]),
        .O(\tmp_22_reg_1802[0]_i_1_n_6 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_22_reg_1802[0]_i_11 
       (.I0(tmp_23_reg_1721[7]),
        .I1(x_weight_127_1_reg_1777[8]),
        .O(\tmp_22_reg_1802[0]_i_11_n_6 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_22_reg_1802[0]_i_12 
       (.I0(tmp_24_reg_1731[7]),
        .I1(x_weight_127_1_reg_1777[7]),
        .I2(tmp_23_reg_1721[6]),
        .O(\tmp_22_reg_1802[0]_i_12_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_22_reg_1802[0]_i_13 
       (.I0(x_weight_127_1_reg_1777[9]),
        .I1(x_weight_127_1_reg_1777[10]),
        .O(\tmp_22_reg_1802[0]_i_13_n_6 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_22_reg_1802[0]_i_14 
       (.I0(x_weight_127_1_reg_1777[8]),
        .I1(tmp_23_reg_1721[7]),
        .I2(x_weight_127_1_reg_1777[9]),
        .O(\tmp_22_reg_1802[0]_i_14_n_6 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \tmp_22_reg_1802[0]_i_15 
       (.I0(tmp_23_reg_1721[6]),
        .I1(x_weight_127_1_reg_1777[7]),
        .I2(tmp_24_reg_1731[7]),
        .I3(x_weight_127_1_reg_1777[8]),
        .I4(tmp_23_reg_1721[7]),
        .O(\tmp_22_reg_1802[0]_i_15_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_22_reg_1802[0]_i_4 
       (.I0(x_weight_2_2_fu_1310_p2[0]),
        .I1(x_weight_2_2_fu_1310_p2[1]),
        .I2(x_weight_2_2_fu_1310_p2[2]),
        .I3(x_weight_2_2_fu_1310_p2[3]),
        .I4(x_weight_2_2_fu_1310_p2[4]),
        .I5(x_weight_2_2_fu_1310_p2[5]),
        .O(\tmp_22_reg_1802[0]_i_4_n_6 ));
  FDRE \tmp_22_reg_1802_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(\tmp_22_reg_1802[0]_i_1_n_6 ),
        .Q(tmp_22_reg_1802),
        .R(1'b0));
  CARRY4 \tmp_22_reg_1802_reg[0]_i_5 
       (.CI(\tmp_36_reg_1792_reg[7]_i_1_n_6 ),
        .CO({\NLW_tmp_22_reg_1802_reg[0]_i_5_CO_UNCONNECTED [3:2],\tmp_22_reg_1802_reg[0]_i_5_n_8 ,\tmp_22_reg_1802_reg[0]_i_5_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_22_reg_1802[0]_i_11_n_6 ,\tmp_22_reg_1802[0]_i_12_n_6 }),
        .O({\NLW_tmp_22_reg_1802_reg[0]_i_5_O_UNCONNECTED [3],\tmp_22_reg_1802_reg[0]_i_5_n_11 ,\tmp_22_reg_1802_reg[0]_i_5_n_12 ,\tmp_22_reg_1802_reg[0]_i_5_n_13 }),
        .S({1'b0,\tmp_22_reg_1802[0]_i_13_n_6 ,\tmp_22_reg_1802[0]_i_14_n_6 ,\tmp_22_reg_1802[0]_i_15_n_6 }));
  FDRE \tmp_23_reg_1721_reg[0] 
       (.C(ap_clk),
        .CE(tmp_23_reg_17210),
        .D(superCache_q0[0]),
        .Q(tmp_23_reg_1721[0]),
        .R(1'b0));
  FDRE \tmp_23_reg_1721_reg[1] 
       (.C(ap_clk),
        .CE(tmp_23_reg_17210),
        .D(superCache_q0[1]),
        .Q(tmp_23_reg_1721[1]),
        .R(1'b0));
  FDRE \tmp_23_reg_1721_reg[2] 
       (.C(ap_clk),
        .CE(tmp_23_reg_17210),
        .D(superCache_q0[2]),
        .Q(tmp_23_reg_1721[2]),
        .R(1'b0));
  FDRE \tmp_23_reg_1721_reg[3] 
       (.C(ap_clk),
        .CE(tmp_23_reg_17210),
        .D(superCache_q0[3]),
        .Q(tmp_23_reg_1721[3]),
        .R(1'b0));
  FDRE \tmp_23_reg_1721_reg[4] 
       (.C(ap_clk),
        .CE(tmp_23_reg_17210),
        .D(superCache_q0[4]),
        .Q(tmp_23_reg_1721[4]),
        .R(1'b0));
  FDRE \tmp_23_reg_1721_reg[5] 
       (.C(ap_clk),
        .CE(tmp_23_reg_17210),
        .D(superCache_q0[5]),
        .Q(tmp_23_reg_1721[5]),
        .R(1'b0));
  FDRE \tmp_23_reg_1721_reg[6] 
       (.C(ap_clk),
        .CE(tmp_23_reg_17210),
        .D(superCache_q0[6]),
        .Q(tmp_23_reg_1721[6]),
        .R(1'b0));
  FDRE \tmp_23_reg_1721_reg[7] 
       (.C(ap_clk),
        .CE(tmp_23_reg_17210),
        .D(superCache_q0[7]),
        .Q(tmp_23_reg_1721[7]),
        .R(1'b0));
  FDRE \tmp_24_reg_1731_reg[0] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg14),
        .D(superCache_q0[0]),
        .Q(tmp_24_reg_1731[0]),
        .R(1'b0));
  FDRE \tmp_24_reg_1731_reg[1] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg14),
        .D(superCache_q0[1]),
        .Q(tmp_24_reg_1731[1]),
        .R(1'b0));
  FDRE \tmp_24_reg_1731_reg[2] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg14),
        .D(superCache_q0[2]),
        .Q(tmp_24_reg_1731[2]),
        .R(1'b0));
  FDRE \tmp_24_reg_1731_reg[3] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg14),
        .D(superCache_q0[3]),
        .Q(tmp_24_reg_1731[3]),
        .R(1'b0));
  FDRE \tmp_24_reg_1731_reg[4] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg14),
        .D(superCache_q0[4]),
        .Q(tmp_24_reg_1731[4]),
        .R(1'b0));
  FDRE \tmp_24_reg_1731_reg[5] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg14),
        .D(superCache_q0[5]),
        .Q(tmp_24_reg_1731[5]),
        .R(1'b0));
  FDRE \tmp_24_reg_1731_reg[6] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg14),
        .D(superCache_q0[6]),
        .Q(tmp_24_reg_1731[6]),
        .R(1'b0));
  FDRE \tmp_24_reg_1731_reg[7] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg14),
        .D(superCache_q0[7]),
        .Q(tmp_24_reg_1731[7]),
        .R(1'b0));
  FDRE \tmp_27_reg_1741_reg[0] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15105_out),
        .D(superCache_q0[0]),
        .Q(tmp_27_reg_1741[0]),
        .R(1'b0));
  FDRE \tmp_27_reg_1741_reg[1] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15105_out),
        .D(superCache_q0[1]),
        .Q(tmp_27_reg_1741[1]),
        .R(1'b0));
  FDRE \tmp_27_reg_1741_reg[2] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15105_out),
        .D(superCache_q0[2]),
        .Q(tmp_27_reg_1741[2]),
        .R(1'b0));
  FDRE \tmp_27_reg_1741_reg[3] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15105_out),
        .D(superCache_q0[3]),
        .Q(tmp_27_reg_1741[3]),
        .R(1'b0));
  FDRE \tmp_27_reg_1741_reg[4] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15105_out),
        .D(superCache_q0[4]),
        .Q(tmp_27_reg_1741[4]),
        .R(1'b0));
  FDRE \tmp_27_reg_1741_reg[5] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15105_out),
        .D(superCache_q0[5]),
        .Q(tmp_27_reg_1741[5]),
        .R(1'b0));
  FDRE \tmp_27_reg_1741_reg[6] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15105_out),
        .D(superCache_q0[6]),
        .Q(tmp_27_reg_1741[6]),
        .R(1'b0));
  FDRE \tmp_27_reg_1741_reg[7] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15105_out),
        .D(superCache_q0[7]),
        .Q(tmp_27_reg_1741[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_mid2_reg_1607[13]_i_2 
       (.I0(i_mid2_fu_831_p3[6]),
        .O(\tmp_2_mid2_reg_1607[13]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'hEEE111E1111EEE1E)) 
    \tmp_2_mid2_reg_1607[13]_i_3 
       (.I0(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I1(\i_mid2_reg_1627[2]_i_2_n_6 ),
        .I2(\i_reg_367_reg_n_6_[2] ),
        .I3(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I4(i_mid2_reg_1627[2]),
        .I5(i_mid2_fu_831_p3[6]),
        .O(\tmp_2_mid2_reg_1607[13]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_mid2_reg_1607[13]_i_4 
       (.I0(i_mid2_fu_831_p3[5]),
        .I1(i_mid2_fu_831_p3[1]),
        .O(\tmp_2_mid2_reg_1607[13]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_mid2_reg_1607[13]_i_5 
       (.I0(\i_mid2_reg_1627[4]_i_1_n_6 ),
        .I1(i_mid2_fu_831_p3[0]),
        .O(\tmp_2_mid2_reg_1607[13]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'h3636363333333633)) 
    \tmp_2_mid2_reg_1607[13]_i_6 
       (.I0(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I1(\i_mid2_reg_1627[3]_i_3_n_6 ),
        .I2(\i_mid2_reg_1627[2]_i_2_n_6 ),
        .I3(\i_reg_367_reg_n_6_[2] ),
        .I4(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I5(i_mid2_reg_1627[2]),
        .O(\tmp_2_mid2_reg_1607[13]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'h2F222FFF28222888)) 
    \tmp_2_mid2_reg_1607[17]_i_2 
       (.I0(tmp_s_fu_647_p2),
        .I1(\i_mid2_reg_1627[7]_i_2_n_6 ),
        .I2(i_mid2_reg_1627[7]),
        .I3(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I4(\i_reg_367_reg_n_6_[7] ),
        .I5(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .O(\tmp_2_mid2_reg_1607[17]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \tmp_2_mid2_reg_1607[17]_i_3 
       (.I0(\or_cond_mid2_reg_1613[0]_i_4_n_6 ),
        .I1(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I2(\i_reg_367_reg_n_6_[10] ),
        .I3(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I4(i_mid2_reg_1627[10]),
        .I5(i_mid2_fu_831_p3[6]),
        .O(\tmp_2_mid2_reg_1607[17]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'h707D8F82)) 
    \tmp_2_mid2_reg_1607[17]_i_4 
       (.I0(tmp_s_fu_647_p2),
        .I1(\i_mid2_reg_1627[10]_i_5_n_6 ),
        .I2(\or_cond_mid2_reg_1613[0]_i_12_n_6 ),
        .I3(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I4(i_mid2_fu_831_p3[5]),
        .O(\tmp_2_mid2_reg_1607[17]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'hFC0C56A603F3A959)) 
    \tmp_2_mid2_reg_1607[17]_i_5 
       (.I0(\i_mid2_reg_1627[8]_i_2_n_6 ),
        .I1(\i_reg_367_reg_n_6_[8] ),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(i_mid2_reg_1627[8]),
        .I4(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I5(\i_mid2_reg_1627[4]_i_1_n_6 ),
        .O(\tmp_2_mid2_reg_1607[17]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'hF2820D7D)) 
    \tmp_2_mid2_reg_1607[17]_i_6 
       (.I0(tmp_s_fu_647_p2),
        .I1(\i_mid2_reg_1627[7]_i_2_n_6 ),
        .I2(\or_cond_mid2_reg_1613[0]_i_13_n_6 ),
        .I3(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I4(\i_mid2_reg_1627[3]_i_2_n_6 ),
        .O(\tmp_2_mid2_reg_1607[17]_i_6_n_6 ));
  LUT5 #(
    .INIT(32'hFC0C56A6)) 
    \tmp_2_mid2_reg_1607[21]_i_2 
       (.I0(\i_mid2_reg_1627[8]_i_2_n_6 ),
        .I1(\i_reg_367_reg_n_6_[8] ),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(i_mid2_reg_1627[8]),
        .I4(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .O(\tmp_2_mid2_reg_1607[21]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h40444000BFBBBFFF)) 
    \tmp_2_mid2_reg_1607[21]_i_3 
       (.I0(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I1(\i_mid2_reg_1627[10]_i_5_n_6 ),
        .I2(i_mid2_reg_1627[9]),
        .I3(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I4(\i_reg_367_reg_n_6_[9] ),
        .I5(\i_mid2_reg_1627[10]_i_4_n_6 ),
        .O(\tmp_2_mid2_reg_1607[21]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h888FFF8F88822282)) 
    \tmp_2_mid2_reg_1607[21]_i_4 
       (.I0(tmp_s_fu_647_p2),
        .I1(\i_mid2_reg_1627[10]_i_5_n_6 ),
        .I2(\i_reg_367_reg_n_6_[9] ),
        .I3(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I4(i_mid2_reg_1627[9]),
        .I5(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .O(\tmp_2_mid2_reg_1607[21]_i_4_n_6 ));
  LUT5 #(
    .INIT(32'h656A303F)) 
    \tmp_2_mid2_reg_1607[21]_i_5 
       (.I0(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I1(i_mid2_reg_1627[8]),
        .I2(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I3(\i_reg_367_reg_n_6_[8] ),
        .I4(\i_mid2_reg_1627[8]_i_2_n_6 ),
        .O(\tmp_2_mid2_reg_1607[21]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'h2F222FFF28222888)) 
    \tmp_2_mid2_reg_1607[21]_i_6 
       (.I0(tmp_s_fu_647_p2),
        .I1(\i_mid2_reg_1627[7]_i_2_n_6 ),
        .I2(i_mid2_reg_1627[7]),
        .I3(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I4(\i_reg_367_reg_n_6_[7] ),
        .I5(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .O(\tmp_2_mid2_reg_1607[21]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'h9999A99999995999)) 
    \tmp_2_mid2_reg_1607[9]_i_2 
       (.I0(tmp_s_fu_647_p2),
        .I1(\i_reg_367_reg_n_6_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_6),
        .I4(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .I5(i_mid2_reg_1627[0]),
        .O(\tmp_2_mid2_reg_1607[9]_i_2_n_6 ));
  LUT5 #(
    .INIT(32'h111EEE1E)) 
    \tmp_2_mid2_reg_1607[9]_i_3 
       (.I0(\i_mid2_reg_1627[10]_i_6_n_6 ),
        .I1(\i_mid2_reg_1627[2]_i_2_n_6 ),
        .I2(\i_reg_367_reg_n_6_[2] ),
        .I3(\indvar_flatten_reg_356[20]_i_2_n_6 ),
        .I4(i_mid2_reg_1627[2]),
        .O(\tmp_2_mid2_reg_1607[9]_i_3_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_mid2_reg_1607[9]_i_4 
       (.I0(i_mid2_fu_831_p3[1]),
        .O(\tmp_2_mid2_reg_1607[9]_i_4_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_mid2_reg_1607[9]_i_5 
       (.I0(\tmp_2_mid2_reg_1607[9]_i_2_n_6 ),
        .O(\tmp_2_mid2_reg_1607[9]_i_5_n_6 ));
  FDRE \tmp_2_mid2_reg_1607_reg[10] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[10]),
        .Q(tmp_2_mid2_reg_1607[10]),
        .R(1'b0));
  FDRE \tmp_2_mid2_reg_1607_reg[11] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[11]),
        .Q(tmp_2_mid2_reg_1607[11]),
        .R(1'b0));
  FDRE \tmp_2_mid2_reg_1607_reg[12] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[12]),
        .Q(tmp_2_mid2_reg_1607[12]),
        .R(1'b0));
  FDRE \tmp_2_mid2_reg_1607_reg[13] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[13]),
        .Q(tmp_2_mid2_reg_1607[13]),
        .R(1'b0));
  CARRY4 \tmp_2_mid2_reg_1607_reg[13]_i_1 
       (.CI(\tmp_2_mid2_reg_1607_reg[9]_i_1_n_6 ),
        .CO({\tmp_2_mid2_reg_1607_reg[13]_i_1_n_6 ,\tmp_2_mid2_reg_1607_reg[13]_i_1_n_7 ,\tmp_2_mid2_reg_1607_reg[13]_i_1_n_8 ,\tmp_2_mid2_reg_1607_reg[13]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_mid2_reg_1607[13]_i_2_n_6 ,i_mid2_fu_831_p3[1:0],1'b0}),
        .O(tmp_2_mid2_fu_715_p3[13:10]),
        .S({\tmp_2_mid2_reg_1607[13]_i_3_n_6 ,\tmp_2_mid2_reg_1607[13]_i_4_n_6 ,\tmp_2_mid2_reg_1607[13]_i_5_n_6 ,\tmp_2_mid2_reg_1607[13]_i_6_n_6 }));
  FDRE \tmp_2_mid2_reg_1607_reg[14] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[14]),
        .Q(tmp_2_mid2_reg_1607[14]),
        .R(1'b0));
  FDRE \tmp_2_mid2_reg_1607_reg[15] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[15]),
        .Q(tmp_2_mid2_reg_1607[15]),
        .R(1'b0));
  FDRE \tmp_2_mid2_reg_1607_reg[16] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[16]),
        .Q(tmp_2_mid2_reg_1607[16]),
        .R(1'b0));
  FDRE \tmp_2_mid2_reg_1607_reg[17] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[17]),
        .Q(tmp_2_mid2_reg_1607[17]),
        .R(1'b0));
  CARRY4 \tmp_2_mid2_reg_1607_reg[17]_i_1 
       (.CI(\tmp_2_mid2_reg_1607_reg[13]_i_1_n_6 ),
        .CO({\tmp_2_mid2_reg_1607_reg[17]_i_1_n_6 ,\tmp_2_mid2_reg_1607_reg[17]_i_1_n_7 ,\tmp_2_mid2_reg_1607_reg[17]_i_1_n_8 ,\tmp_2_mid2_reg_1607_reg[17]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({i_mid2_fu_831_p3[6:5],\i_mid2_reg_1627[4]_i_1_n_6 ,\tmp_2_mid2_reg_1607[17]_i_2_n_6 }),
        .O(tmp_2_mid2_fu_715_p3[17:14]),
        .S({\tmp_2_mid2_reg_1607[17]_i_3_n_6 ,\tmp_2_mid2_reg_1607[17]_i_4_n_6 ,\tmp_2_mid2_reg_1607[17]_i_5_n_6 ,\tmp_2_mid2_reg_1607[17]_i_6_n_6 }));
  FDRE \tmp_2_mid2_reg_1607_reg[18] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[18]),
        .Q(tmp_2_mid2_reg_1607[18]),
        .R(1'b0));
  FDRE \tmp_2_mid2_reg_1607_reg[19] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[19]),
        .Q(tmp_2_mid2_reg_1607[19]),
        .R(1'b0));
  FDRE \tmp_2_mid2_reg_1607_reg[20] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[20]),
        .Q(tmp_2_mid2_reg_1607[20]),
        .R(1'b0));
  FDRE \tmp_2_mid2_reg_1607_reg[21] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[21]),
        .Q(tmp_2_mid2_reg_1607[21]),
        .R(1'b0));
  CARRY4 \tmp_2_mid2_reg_1607_reg[21]_i_1 
       (.CI(\tmp_2_mid2_reg_1607_reg[17]_i_1_n_6 ),
        .CO({\tmp_2_mid2_reg_1607_reg[21]_i_1_n_6 ,\tmp_2_mid2_reg_1607_reg[21]_i_1_n_7 ,\tmp_2_mid2_reg_1607_reg[21]_i_1_n_8 ,\tmp_2_mid2_reg_1607_reg[21]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({i_mid2_fu_831_p3[10:9],\tmp_2_mid2_reg_1607[21]_i_2_n_6 ,i_mid2_fu_831_p3[7]}),
        .O(tmp_2_mid2_fu_715_p3[21:18]),
        .S({\tmp_2_mid2_reg_1607[21]_i_3_n_6 ,\tmp_2_mid2_reg_1607[21]_i_4_n_6 ,\tmp_2_mid2_reg_1607[21]_i_5_n_6 ,\tmp_2_mid2_reg_1607[21]_i_6_n_6 }));
  FDRE \tmp_2_mid2_reg_1607_reg[22] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[22]),
        .Q(tmp_2_mid2_reg_1607[22]),
        .R(1'b0));
  CARRY4 \tmp_2_mid2_reg_1607_reg[22]_i_1 
       (.CI(\tmp_2_mid2_reg_1607_reg[21]_i_1_n_6 ),
        .CO(\NLW_tmp_2_mid2_reg_1607_reg[22]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_2_mid2_reg_1607_reg[22]_i_1_O_UNCONNECTED [3:1],tmp_2_mid2_fu_715_p3[22]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_2_mid2_reg_1607_reg[7] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[7]),
        .Q(tmp_2_mid2_reg_1607[7]),
        .R(1'b0));
  FDRE \tmp_2_mid2_reg_1607_reg[8] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[8]),
        .Q(tmp_2_mid2_reg_1607[8]),
        .R(1'b0));
  FDRE \tmp_2_mid2_reg_1607_reg[9] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_2_mid2_fu_715_p3[9]),
        .Q(tmp_2_mid2_reg_1607[9]),
        .R(1'b0));
  CARRY4 \tmp_2_mid2_reg_1607_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\tmp_2_mid2_reg_1607_reg[9]_i_1_n_6 ,\tmp_2_mid2_reg_1607_reg[9]_i_1_n_7 ,\tmp_2_mid2_reg_1607_reg[9]_i_1_n_8 ,\tmp_2_mid2_reg_1607_reg[9]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_2_mid2_reg_1607[9]_i_2_n_6 ,1'b0}),
        .O({tmp_2_mid2_fu_715_p3[9:7],\NLW_tmp_2_mid2_reg_1607_reg[9]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_2_mid2_reg_1607[9]_i_3_n_6 ,\tmp_2_mid2_reg_1607[9]_i_4_n_6 ,\tmp_2_mid2_reg_1607[9]_i_5_n_6 ,1'b0}));
  FDRE \tmp_31_reg_1867_pp4_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_78),
        .Q(tmp_31_reg_1867_pp4_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\tmp_31_reg_1867_pp4_iter5_reg_reg " *) 
  (* srl_name = "inst/\tmp_31_reg_1867_pp4_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \tmp_31_reg_1867_pp4_iter5_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp4_stage0_subdone19_in),
        .CLK(ap_clk),
        .D(tmp_31_reg_1867_pp4_iter1_reg),
        .Q(\tmp_31_reg_1867_pp4_iter5_reg_reg[0]_srl4_n_6 ));
  FDRE \tmp_31_reg_1867_pp4_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp4_stage0_subdone19_in),
        .D(\tmp_31_reg_1867_pp4_iter5_reg_reg[0]_srl4_n_6 ),
        .Q(tmp_31_reg_1867_pp4_iter6_reg),
        .R(1'b0));
  FDRE \tmp_31_reg_1867_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_79),
        .Q(tmp_31_reg_1867),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \tmp_32_reg_1766[0]_i_1 
       (.I0(x_weight_1_2_2_fu_1088_p2[9]),
        .I1(x_weight_1_2_2_fu_1088_p2[8]),
        .I2(x_weight_1_2_2_fu_1088_p2[7]),
        .I3(x_weight_1_2_2_fu_1088_p2[6]),
        .I4(\tmp_32_reg_1766[0]_i_4_n_6 ),
        .I5(x_weight_1_2_2_fu_1088_p2[10]),
        .O(\tmp_32_reg_1766[0]_i_1_n_6 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_32_reg_1766[0]_i_11 
       (.I0(tmp_54_reg_1716[7]),
        .I1(x_weight_1_1_1_reg_1746[8]),
        .O(\tmp_32_reg_1766[0]_i_11_n_6 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_32_reg_1766[0]_i_12 
       (.I0(tmp_55_reg_1726[7]),
        .I1(x_weight_1_1_1_reg_1746[7]),
        .I2(tmp_54_reg_1716[6]),
        .O(\tmp_32_reg_1766[0]_i_12_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_32_reg_1766[0]_i_13 
       (.I0(x_weight_1_1_1_reg_1746[9]),
        .I1(x_weight_1_1_1_reg_1746[10]),
        .O(\tmp_32_reg_1766[0]_i_13_n_6 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_32_reg_1766[0]_i_14 
       (.I0(x_weight_1_1_1_reg_1746[8]),
        .I1(tmp_54_reg_1716[7]),
        .I2(x_weight_1_1_1_reg_1746[9]),
        .O(\tmp_32_reg_1766[0]_i_14_n_6 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \tmp_32_reg_1766[0]_i_15 
       (.I0(tmp_54_reg_1716[6]),
        .I1(x_weight_1_1_1_reg_1746[7]),
        .I2(tmp_55_reg_1726[7]),
        .I3(x_weight_1_1_1_reg_1746[8]),
        .I4(tmp_54_reg_1716[7]),
        .O(\tmp_32_reg_1766[0]_i_15_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_32_reg_1766[0]_i_4 
       (.I0(x_weight_1_2_2_fu_1088_p2[0]),
        .I1(x_weight_1_2_2_fu_1088_p2[1]),
        .I2(x_weight_1_2_2_fu_1088_p2[2]),
        .I3(x_weight_1_2_2_fu_1088_p2[3]),
        .I4(x_weight_1_2_2_fu_1088_p2[4]),
        .I5(x_weight_1_2_2_fu_1088_p2[5]),
        .O(\tmp_32_reg_1766[0]_i_4_n_6 ));
  FDRE \tmp_32_reg_1766_reg[0] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(\tmp_32_reg_1766[0]_i_1_n_6 ),
        .Q(tmp_32_reg_1766),
        .R(1'b0));
  CARRY4 \tmp_32_reg_1766_reg[0]_i_5 
       (.CI(\tmp_58_reg_1756_reg[7]_i_1_n_6 ),
        .CO({\NLW_tmp_32_reg_1766_reg[0]_i_5_CO_UNCONNECTED [3:2],\tmp_32_reg_1766_reg[0]_i_5_n_8 ,\tmp_32_reg_1766_reg[0]_i_5_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_32_reg_1766[0]_i_11_n_6 ,\tmp_32_reg_1766[0]_i_12_n_6 }),
        .O({\NLW_tmp_32_reg_1766_reg[0]_i_5_O_UNCONNECTED [3],\tmp_32_reg_1766_reg[0]_i_5_n_11 ,\tmp_32_reg_1766_reg[0]_i_5_n_12 ,\tmp_32_reg_1766_reg[0]_i_5_n_13 }),
        .S({1'b0,\tmp_32_reg_1766[0]_i_13_n_6 ,\tmp_32_reg_1766[0]_i_14_n_6 ,\tmp_32_reg_1766[0]_i_15_n_6 }));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_36_reg_1792[3]_i_2 
       (.I0(tmp_24_reg_1731[2]),
        .I1(x_weight_127_1_reg_1777[2]),
        .I2(tmp_23_reg_1721[1]),
        .O(\tmp_36_reg_1792[3]_i_2_n_6 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_36_reg_1792[3]_i_3 
       (.I0(tmp_24_reg_1731[1]),
        .I1(x_weight_127_1_reg_1777[1]),
        .I2(tmp_23_reg_1721[0]),
        .O(\tmp_36_reg_1792[3]_i_3_n_6 ));
  (* HLUTNM = "lutpair13" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_36_reg_1792[3]_i_4 
       (.I0(x_weight_127_1_reg_1777[0]),
        .I1(tmp_24_reg_1731[0]),
        .O(\tmp_36_reg_1792[3]_i_4_n_6 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_36_reg_1792[3]_i_5 
       (.I0(tmp_24_reg_1731[3]),
        .I1(x_weight_127_1_reg_1777[3]),
        .I2(tmp_23_reg_1721[2]),
        .I3(\tmp_36_reg_1792[3]_i_2_n_6 ),
        .O(\tmp_36_reg_1792[3]_i_5_n_6 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_36_reg_1792[3]_i_6 
       (.I0(tmp_24_reg_1731[2]),
        .I1(x_weight_127_1_reg_1777[2]),
        .I2(tmp_23_reg_1721[1]),
        .I3(\tmp_36_reg_1792[3]_i_3_n_6 ),
        .O(\tmp_36_reg_1792[3]_i_6_n_6 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_36_reg_1792[3]_i_7 
       (.I0(tmp_24_reg_1731[1]),
        .I1(x_weight_127_1_reg_1777[1]),
        .I2(tmp_23_reg_1721[0]),
        .I3(\tmp_36_reg_1792[3]_i_4_n_6 ),
        .O(\tmp_36_reg_1792[3]_i_7_n_6 ));
  (* HLUTNM = "lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_36_reg_1792[3]_i_8 
       (.I0(x_weight_127_1_reg_1777[0]),
        .I1(tmp_24_reg_1731[0]),
        .O(\tmp_36_reg_1792[3]_i_8_n_6 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_36_reg_1792[7]_i_2 
       (.I0(tmp_24_reg_1731[6]),
        .I1(x_weight_127_1_reg_1777[6]),
        .I2(tmp_23_reg_1721[5]),
        .O(\tmp_36_reg_1792[7]_i_2_n_6 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_36_reg_1792[7]_i_3 
       (.I0(tmp_24_reg_1731[5]),
        .I1(x_weight_127_1_reg_1777[5]),
        .I2(tmp_23_reg_1721[4]),
        .O(\tmp_36_reg_1792[7]_i_3_n_6 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_36_reg_1792[7]_i_4 
       (.I0(tmp_24_reg_1731[4]),
        .I1(x_weight_127_1_reg_1777[4]),
        .I2(tmp_23_reg_1721[3]),
        .O(\tmp_36_reg_1792[7]_i_4_n_6 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_36_reg_1792[7]_i_5 
       (.I0(tmp_24_reg_1731[3]),
        .I1(x_weight_127_1_reg_1777[3]),
        .I2(tmp_23_reg_1721[2]),
        .O(\tmp_36_reg_1792[7]_i_5_n_6 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_36_reg_1792[7]_i_6 
       (.I0(\tmp_36_reg_1792[7]_i_2_n_6 ),
        .I1(tmp_24_reg_1731[7]),
        .I2(x_weight_127_1_reg_1777[7]),
        .I3(tmp_23_reg_1721[6]),
        .O(\tmp_36_reg_1792[7]_i_6_n_6 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_36_reg_1792[7]_i_7 
       (.I0(tmp_24_reg_1731[6]),
        .I1(x_weight_127_1_reg_1777[6]),
        .I2(tmp_23_reg_1721[5]),
        .I3(\tmp_36_reg_1792[7]_i_3_n_6 ),
        .O(\tmp_36_reg_1792[7]_i_7_n_6 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_36_reg_1792[7]_i_8 
       (.I0(tmp_24_reg_1731[5]),
        .I1(x_weight_127_1_reg_1777[5]),
        .I2(tmp_23_reg_1721[4]),
        .I3(\tmp_36_reg_1792[7]_i_4_n_6 ),
        .O(\tmp_36_reg_1792[7]_i_8_n_6 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_36_reg_1792[7]_i_9 
       (.I0(tmp_24_reg_1731[4]),
        .I1(x_weight_127_1_reg_1777[4]),
        .I2(tmp_23_reg_1721[3]),
        .I3(\tmp_36_reg_1792[7]_i_5_n_6 ),
        .O(\tmp_36_reg_1792[7]_i_9_n_6 ));
  FDRE \tmp_36_reg_1792_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(\tmp_36_reg_1792_reg[3]_i_1_n_13 ),
        .Q(tmp_36_reg_1792[0]),
        .R(1'b0));
  FDRE \tmp_36_reg_1792_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(\tmp_36_reg_1792_reg[3]_i_1_n_12 ),
        .Q(tmp_36_reg_1792[1]),
        .R(1'b0));
  FDRE \tmp_36_reg_1792_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(\tmp_36_reg_1792_reg[3]_i_1_n_11 ),
        .Q(tmp_36_reg_1792[2]),
        .R(1'b0));
  FDRE \tmp_36_reg_1792_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(\tmp_36_reg_1792_reg[3]_i_1_n_10 ),
        .Q(tmp_36_reg_1792[3]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1792_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_36_reg_1792_reg[3]_i_1_n_6 ,\tmp_36_reg_1792_reg[3]_i_1_n_7 ,\tmp_36_reg_1792_reg[3]_i_1_n_8 ,\tmp_36_reg_1792_reg[3]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({\tmp_36_reg_1792[3]_i_2_n_6 ,\tmp_36_reg_1792[3]_i_3_n_6 ,\tmp_36_reg_1792[3]_i_4_n_6 ,1'b0}),
        .O({\tmp_36_reg_1792_reg[3]_i_1_n_10 ,\tmp_36_reg_1792_reg[3]_i_1_n_11 ,\tmp_36_reg_1792_reg[3]_i_1_n_12 ,\tmp_36_reg_1792_reg[3]_i_1_n_13 }),
        .S({\tmp_36_reg_1792[3]_i_5_n_6 ,\tmp_36_reg_1792[3]_i_6_n_6 ,\tmp_36_reg_1792[3]_i_7_n_6 ,\tmp_36_reg_1792[3]_i_8_n_6 }));
  FDRE \tmp_36_reg_1792_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(\tmp_36_reg_1792_reg[7]_i_1_n_13 ),
        .Q(tmp_36_reg_1792[4]),
        .R(1'b0));
  FDRE \tmp_36_reg_1792_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(\tmp_36_reg_1792_reg[7]_i_1_n_12 ),
        .Q(tmp_36_reg_1792[5]),
        .R(1'b0));
  FDRE \tmp_36_reg_1792_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(\tmp_36_reg_1792_reg[7]_i_1_n_11 ),
        .Q(tmp_36_reg_1792[6]),
        .R(1'b0));
  FDRE \tmp_36_reg_1792_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(\tmp_36_reg_1792_reg[7]_i_1_n_10 ),
        .Q(tmp_36_reg_1792[7]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1792_reg[7]_i_1 
       (.CI(\tmp_36_reg_1792_reg[3]_i_1_n_6 ),
        .CO({\tmp_36_reg_1792_reg[7]_i_1_n_6 ,\tmp_36_reg_1792_reg[7]_i_1_n_7 ,\tmp_36_reg_1792_reg[7]_i_1_n_8 ,\tmp_36_reg_1792_reg[7]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({\tmp_36_reg_1792[7]_i_2_n_6 ,\tmp_36_reg_1792[7]_i_3_n_6 ,\tmp_36_reg_1792[7]_i_4_n_6 ,\tmp_36_reg_1792[7]_i_5_n_6 }),
        .O({\tmp_36_reg_1792_reg[7]_i_1_n_10 ,\tmp_36_reg_1792_reg[7]_i_1_n_11 ,\tmp_36_reg_1792_reg[7]_i_1_n_12 ,\tmp_36_reg_1792_reg[7]_i_1_n_13 }),
        .S({\tmp_36_reg_1792[7]_i_6_n_6 ,\tmp_36_reg_1792[7]_i_7_n_6 ,\tmp_36_reg_1792[7]_i_8_n_6 ,\tmp_36_reg_1792[7]_i_9_n_6 }));
  FDRE \tmp_51_reg_1686_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_46),
        .D(superCache_q0[0]),
        .Q(tmp_51_reg_1686[0]),
        .R(1'b0));
  FDRE \tmp_51_reg_1686_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_46),
        .D(superCache_q0[1]),
        .Q(tmp_51_reg_1686[1]),
        .R(1'b0));
  FDRE \tmp_51_reg_1686_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_46),
        .D(superCache_q0[2]),
        .Q(tmp_51_reg_1686[2]),
        .R(1'b0));
  FDRE \tmp_51_reg_1686_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_46),
        .D(superCache_q0[3]),
        .Q(tmp_51_reg_1686[3]),
        .R(1'b0));
  FDRE \tmp_51_reg_1686_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_46),
        .D(superCache_q0[4]),
        .Q(tmp_51_reg_1686[4]),
        .R(1'b0));
  FDRE \tmp_51_reg_1686_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_46),
        .D(superCache_q0[5]),
        .Q(tmp_51_reg_1686[5]),
        .R(1'b0));
  FDRE \tmp_51_reg_1686_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_46),
        .D(superCache_q0[6]),
        .Q(tmp_51_reg_1686[6]),
        .R(1'b0));
  FDRE \tmp_51_reg_1686_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_46),
        .D(superCache_q0[7]),
        .Q(tmp_51_reg_1686[7]),
        .R(1'b0));
  FDRE \tmp_52_reg_1696_reg[0] 
       (.C(ap_clk),
        .CE(tmp_52_reg_16960),
        .D(superCache_q0[0]),
        .Q(tmp_52_reg_1696[0]),
        .R(1'b0));
  FDRE \tmp_52_reg_1696_reg[1] 
       (.C(ap_clk),
        .CE(tmp_52_reg_16960),
        .D(superCache_q0[1]),
        .Q(tmp_52_reg_1696[1]),
        .R(1'b0));
  FDRE \tmp_52_reg_1696_reg[2] 
       (.C(ap_clk),
        .CE(tmp_52_reg_16960),
        .D(superCache_q0[2]),
        .Q(tmp_52_reg_1696[2]),
        .R(1'b0));
  FDRE \tmp_52_reg_1696_reg[3] 
       (.C(ap_clk),
        .CE(tmp_52_reg_16960),
        .D(superCache_q0[3]),
        .Q(tmp_52_reg_1696[3]),
        .R(1'b0));
  FDRE \tmp_52_reg_1696_reg[4] 
       (.C(ap_clk),
        .CE(tmp_52_reg_16960),
        .D(superCache_q0[4]),
        .Q(tmp_52_reg_1696[4]),
        .R(1'b0));
  FDRE \tmp_52_reg_1696_reg[5] 
       (.C(ap_clk),
        .CE(tmp_52_reg_16960),
        .D(superCache_q0[5]),
        .Q(tmp_52_reg_1696[5]),
        .R(1'b0));
  FDRE \tmp_52_reg_1696_reg[6] 
       (.C(ap_clk),
        .CE(tmp_52_reg_16960),
        .D(superCache_q0[6]),
        .Q(tmp_52_reg_1696[6]),
        .R(1'b0));
  FDRE \tmp_52_reg_1696_reg[7] 
       (.C(ap_clk),
        .CE(tmp_52_reg_16960),
        .D(superCache_q0[7]),
        .Q(tmp_52_reg_1696[7]),
        .R(1'b0));
  FDRE \tmp_53_reg_1706_reg[0] 
       (.C(ap_clk),
        .CE(tmp_53_reg_17060),
        .D(superCache_q0[0]),
        .Q(tmp_53_reg_1706[0]),
        .R(1'b0));
  FDRE \tmp_53_reg_1706_reg[1] 
       (.C(ap_clk),
        .CE(tmp_53_reg_17060),
        .D(superCache_q0[1]),
        .Q(tmp_53_reg_1706[1]),
        .R(1'b0));
  FDRE \tmp_53_reg_1706_reg[2] 
       (.C(ap_clk),
        .CE(tmp_53_reg_17060),
        .D(superCache_q0[2]),
        .Q(tmp_53_reg_1706[2]),
        .R(1'b0));
  FDRE \tmp_53_reg_1706_reg[3] 
       (.C(ap_clk),
        .CE(tmp_53_reg_17060),
        .D(superCache_q0[3]),
        .Q(tmp_53_reg_1706[3]),
        .R(1'b0));
  FDRE \tmp_53_reg_1706_reg[4] 
       (.C(ap_clk),
        .CE(tmp_53_reg_17060),
        .D(superCache_q0[4]),
        .Q(tmp_53_reg_1706[4]),
        .R(1'b0));
  FDRE \tmp_53_reg_1706_reg[5] 
       (.C(ap_clk),
        .CE(tmp_53_reg_17060),
        .D(superCache_q0[5]),
        .Q(tmp_53_reg_1706[5]),
        .R(1'b0));
  FDRE \tmp_53_reg_1706_reg[6] 
       (.C(ap_clk),
        .CE(tmp_53_reg_17060),
        .D(superCache_q0[6]),
        .Q(tmp_53_reg_1706[6]),
        .R(1'b0));
  FDRE \tmp_53_reg_1706_reg[7] 
       (.C(ap_clk),
        .CE(tmp_53_reg_17060),
        .D(superCache_q0[7]),
        .Q(tmp_53_reg_1706[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \tmp_54_reg_1716[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage24),
        .I2(\tmp_1_mid2_reg_1603_reg_n_6_[0] ),
        .I3(\or_cond_mid2_reg_1613_reg_n_6_[0] ),
        .I4(\exitcond_flatten_reg_1587_reg_n_6_[0] ),
        .O(tmp_54_reg_17160));
  FDRE \tmp_54_reg_1716_reg[0] 
       (.C(ap_clk),
        .CE(tmp_54_reg_17160),
        .D(superCache_q0[0]),
        .Q(tmp_54_reg_1716[0]),
        .R(1'b0));
  FDRE \tmp_54_reg_1716_reg[1] 
       (.C(ap_clk),
        .CE(tmp_54_reg_17160),
        .D(superCache_q0[1]),
        .Q(tmp_54_reg_1716[1]),
        .R(1'b0));
  FDRE \tmp_54_reg_1716_reg[2] 
       (.C(ap_clk),
        .CE(tmp_54_reg_17160),
        .D(superCache_q0[2]),
        .Q(tmp_54_reg_1716[2]),
        .R(1'b0));
  FDRE \tmp_54_reg_1716_reg[3] 
       (.C(ap_clk),
        .CE(tmp_54_reg_17160),
        .D(superCache_q0[3]),
        .Q(tmp_54_reg_1716[3]),
        .R(1'b0));
  FDRE \tmp_54_reg_1716_reg[4] 
       (.C(ap_clk),
        .CE(tmp_54_reg_17160),
        .D(superCache_q0[4]),
        .Q(tmp_54_reg_1716[4]),
        .R(1'b0));
  FDRE \tmp_54_reg_1716_reg[5] 
       (.C(ap_clk),
        .CE(tmp_54_reg_17160),
        .D(superCache_q0[5]),
        .Q(tmp_54_reg_1716[5]),
        .R(1'b0));
  FDRE \tmp_54_reg_1716_reg[6] 
       (.C(ap_clk),
        .CE(tmp_54_reg_17160),
        .D(superCache_q0[6]),
        .Q(tmp_54_reg_1716[6]),
        .R(1'b0));
  FDRE \tmp_54_reg_1716_reg[7] 
       (.C(ap_clk),
        .CE(tmp_54_reg_17160),
        .D(superCache_q0[7]),
        .Q(tmp_54_reg_1716[7]),
        .R(1'b0));
  FDRE \tmp_55_reg_1726_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_9),
        .D(superCache_q0[0]),
        .Q(tmp_55_reg_1726[0]),
        .R(1'b0));
  FDRE \tmp_55_reg_1726_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_9),
        .D(superCache_q0[1]),
        .Q(tmp_55_reg_1726[1]),
        .R(1'b0));
  FDRE \tmp_55_reg_1726_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_9),
        .D(superCache_q0[2]),
        .Q(tmp_55_reg_1726[2]),
        .R(1'b0));
  FDRE \tmp_55_reg_1726_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_9),
        .D(superCache_q0[3]),
        .Q(tmp_55_reg_1726[3]),
        .R(1'b0));
  FDRE \tmp_55_reg_1726_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_9),
        .D(superCache_q0[4]),
        .Q(tmp_55_reg_1726[4]),
        .R(1'b0));
  FDRE \tmp_55_reg_1726_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_9),
        .D(superCache_q0[5]),
        .Q(tmp_55_reg_1726[5]),
        .R(1'b0));
  FDRE \tmp_55_reg_1726_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_9),
        .D(superCache_q0[6]),
        .Q(tmp_55_reg_1726[6]),
        .R(1'b0));
  FDRE \tmp_55_reg_1726_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_9),
        .D(superCache_q0[7]),
        .Q(tmp_55_reg_1726[7]),
        .R(1'b0));
  FDRE \tmp_56_reg_1736_reg[0] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15),
        .D(superCache_q0[0]),
        .Q(tmp_56_reg_1736[0]),
        .R(1'b0));
  FDRE \tmp_56_reg_1736_reg[1] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15),
        .D(superCache_q0[1]),
        .Q(tmp_56_reg_1736[1]),
        .R(1'b0));
  FDRE \tmp_56_reg_1736_reg[2] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15),
        .D(superCache_q0[2]),
        .Q(tmp_56_reg_1736[2]),
        .R(1'b0));
  FDRE \tmp_56_reg_1736_reg[3] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15),
        .D(superCache_q0[3]),
        .Q(tmp_56_reg_1736[3]),
        .R(1'b0));
  FDRE \tmp_56_reg_1736_reg[4] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15),
        .D(superCache_q0[4]),
        .Q(tmp_56_reg_1736[4]),
        .R(1'b0));
  FDRE \tmp_56_reg_1736_reg[5] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15),
        .D(superCache_q0[5]),
        .Q(tmp_56_reg_1736[5]),
        .R(1'b0));
  FDRE \tmp_56_reg_1736_reg[6] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15),
        .D(superCache_q0[6]),
        .Q(tmp_56_reg_1736[6]),
        .R(1'b0));
  FDRE \tmp_56_reg_1736_reg[7] 
       (.C(ap_clk),
        .CE(grp_getVal_fu_444_ap_start_reg15),
        .D(superCache_q0[7]),
        .Q(tmp_56_reg_1736[7]),
        .R(1'b0));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_58_reg_1756[3]_i_2 
       (.I0(tmp_55_reg_1726[2]),
        .I1(x_weight_1_1_1_reg_1746[2]),
        .I2(tmp_54_reg_1716[1]),
        .O(\tmp_58_reg_1756[3]_i_2_n_6 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_58_reg_1756[3]_i_3 
       (.I0(tmp_55_reg_1726[1]),
        .I1(x_weight_1_1_1_reg_1746[1]),
        .I2(tmp_54_reg_1716[0]),
        .O(\tmp_58_reg_1756[3]_i_3_n_6 ));
  (* HLUTNM = "lutpair12" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_58_reg_1756[3]_i_4 
       (.I0(x_weight_1_1_1_reg_1746[0]),
        .I1(tmp_55_reg_1726[0]),
        .O(\tmp_58_reg_1756[3]_i_4_n_6 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_58_reg_1756[3]_i_5 
       (.I0(tmp_55_reg_1726[3]),
        .I1(x_weight_1_1_1_reg_1746[3]),
        .I2(tmp_54_reg_1716[2]),
        .I3(\tmp_58_reg_1756[3]_i_2_n_6 ),
        .O(\tmp_58_reg_1756[3]_i_5_n_6 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_58_reg_1756[3]_i_6 
       (.I0(tmp_55_reg_1726[2]),
        .I1(x_weight_1_1_1_reg_1746[2]),
        .I2(tmp_54_reg_1716[1]),
        .I3(\tmp_58_reg_1756[3]_i_3_n_6 ),
        .O(\tmp_58_reg_1756[3]_i_6_n_6 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_58_reg_1756[3]_i_7 
       (.I0(tmp_55_reg_1726[1]),
        .I1(x_weight_1_1_1_reg_1746[1]),
        .I2(tmp_54_reg_1716[0]),
        .I3(\tmp_58_reg_1756[3]_i_4_n_6 ),
        .O(\tmp_58_reg_1756[3]_i_7_n_6 ));
  (* HLUTNM = "lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_58_reg_1756[3]_i_8 
       (.I0(x_weight_1_1_1_reg_1746[0]),
        .I1(tmp_55_reg_1726[0]),
        .O(\tmp_58_reg_1756[3]_i_8_n_6 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_58_reg_1756[7]_i_2 
       (.I0(tmp_55_reg_1726[6]),
        .I1(x_weight_1_1_1_reg_1746[6]),
        .I2(tmp_54_reg_1716[5]),
        .O(\tmp_58_reg_1756[7]_i_2_n_6 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_58_reg_1756[7]_i_3 
       (.I0(tmp_55_reg_1726[5]),
        .I1(x_weight_1_1_1_reg_1746[5]),
        .I2(tmp_54_reg_1716[4]),
        .O(\tmp_58_reg_1756[7]_i_3_n_6 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_58_reg_1756[7]_i_4 
       (.I0(tmp_55_reg_1726[4]),
        .I1(x_weight_1_1_1_reg_1746[4]),
        .I2(tmp_54_reg_1716[3]),
        .O(\tmp_58_reg_1756[7]_i_4_n_6 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_58_reg_1756[7]_i_5 
       (.I0(tmp_55_reg_1726[3]),
        .I1(x_weight_1_1_1_reg_1746[3]),
        .I2(tmp_54_reg_1716[2]),
        .O(\tmp_58_reg_1756[7]_i_5_n_6 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_58_reg_1756[7]_i_6 
       (.I0(\tmp_58_reg_1756[7]_i_2_n_6 ),
        .I1(tmp_55_reg_1726[7]),
        .I2(x_weight_1_1_1_reg_1746[7]),
        .I3(tmp_54_reg_1716[6]),
        .O(\tmp_58_reg_1756[7]_i_6_n_6 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_58_reg_1756[7]_i_7 
       (.I0(tmp_55_reg_1726[6]),
        .I1(x_weight_1_1_1_reg_1746[6]),
        .I2(tmp_54_reg_1716[5]),
        .I3(\tmp_58_reg_1756[7]_i_3_n_6 ),
        .O(\tmp_58_reg_1756[7]_i_7_n_6 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_58_reg_1756[7]_i_8 
       (.I0(tmp_55_reg_1726[5]),
        .I1(x_weight_1_1_1_reg_1746[5]),
        .I2(tmp_54_reg_1716[4]),
        .I3(\tmp_58_reg_1756[7]_i_4_n_6 ),
        .O(\tmp_58_reg_1756[7]_i_8_n_6 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_58_reg_1756[7]_i_9 
       (.I0(tmp_55_reg_1726[4]),
        .I1(x_weight_1_1_1_reg_1746[4]),
        .I2(tmp_54_reg_1716[3]),
        .I3(\tmp_58_reg_1756[7]_i_5_n_6 ),
        .O(\tmp_58_reg_1756[7]_i_9_n_6 ));
  FDRE \tmp_58_reg_1756_reg[0] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(\tmp_58_reg_1756_reg[3]_i_1_n_13 ),
        .Q(tmp_58_reg_1756[0]),
        .R(1'b0));
  FDRE \tmp_58_reg_1756_reg[1] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(\tmp_58_reg_1756_reg[3]_i_1_n_12 ),
        .Q(tmp_58_reg_1756[1]),
        .R(1'b0));
  FDRE \tmp_58_reg_1756_reg[2] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(\tmp_58_reg_1756_reg[3]_i_1_n_11 ),
        .Q(tmp_58_reg_1756[2]),
        .R(1'b0));
  FDRE \tmp_58_reg_1756_reg[3] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(\tmp_58_reg_1756_reg[3]_i_1_n_10 ),
        .Q(tmp_58_reg_1756[3]),
        .R(1'b0));
  CARRY4 \tmp_58_reg_1756_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_58_reg_1756_reg[3]_i_1_n_6 ,\tmp_58_reg_1756_reg[3]_i_1_n_7 ,\tmp_58_reg_1756_reg[3]_i_1_n_8 ,\tmp_58_reg_1756_reg[3]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({\tmp_58_reg_1756[3]_i_2_n_6 ,\tmp_58_reg_1756[3]_i_3_n_6 ,\tmp_58_reg_1756[3]_i_4_n_6 ,1'b0}),
        .O({\tmp_58_reg_1756_reg[3]_i_1_n_10 ,\tmp_58_reg_1756_reg[3]_i_1_n_11 ,\tmp_58_reg_1756_reg[3]_i_1_n_12 ,\tmp_58_reg_1756_reg[3]_i_1_n_13 }),
        .S({\tmp_58_reg_1756[3]_i_5_n_6 ,\tmp_58_reg_1756[3]_i_6_n_6 ,\tmp_58_reg_1756[3]_i_7_n_6 ,\tmp_58_reg_1756[3]_i_8_n_6 }));
  FDRE \tmp_58_reg_1756_reg[4] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(\tmp_58_reg_1756_reg[7]_i_1_n_13 ),
        .Q(tmp_58_reg_1756[4]),
        .R(1'b0));
  FDRE \tmp_58_reg_1756_reg[5] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(\tmp_58_reg_1756_reg[7]_i_1_n_12 ),
        .Q(tmp_58_reg_1756[5]),
        .R(1'b0));
  FDRE \tmp_58_reg_1756_reg[6] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(\tmp_58_reg_1756_reg[7]_i_1_n_11 ),
        .Q(tmp_58_reg_1756[6]),
        .R(1'b0));
  FDRE \tmp_58_reg_1756_reg[7] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(\tmp_58_reg_1756_reg[7]_i_1_n_10 ),
        .Q(tmp_58_reg_1756[7]),
        .R(1'b0));
  CARRY4 \tmp_58_reg_1756_reg[7]_i_1 
       (.CI(\tmp_58_reg_1756_reg[3]_i_1_n_6 ),
        .CO({\tmp_58_reg_1756_reg[7]_i_1_n_6 ,\tmp_58_reg_1756_reg[7]_i_1_n_7 ,\tmp_58_reg_1756_reg[7]_i_1_n_8 ,\tmp_58_reg_1756_reg[7]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({\tmp_58_reg_1756[7]_i_2_n_6 ,\tmp_58_reg_1756[7]_i_3_n_6 ,\tmp_58_reg_1756[7]_i_4_n_6 ,\tmp_58_reg_1756[7]_i_5_n_6 }),
        .O({\tmp_58_reg_1756_reg[7]_i_1_n_10 ,\tmp_58_reg_1756_reg[7]_i_1_n_11 ,\tmp_58_reg_1756_reg[7]_i_1_n_12 ,\tmp_58_reg_1756_reg[7]_i_1_n_13 }),
        .S({\tmp_58_reg_1756[7]_i_6_n_6 ,\tmp_58_reg_1756[7]_i_7_n_6 ,\tmp_58_reg_1756[7]_i_8_n_6 ,\tmp_58_reg_1756[7]_i_9_n_6 }));
  FDRE \tmp_5_cast_reg_1581_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[0]),
        .Q(tmp_5_cast_reg_1581[0]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[10]),
        .Q(tmp_5_cast_reg_1581[10]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[11]),
        .Q(tmp_5_cast_reg_1581[11]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[12]),
        .Q(tmp_5_cast_reg_1581[12]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[13]),
        .Q(tmp_5_cast_reg_1581[13]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[14]),
        .Q(tmp_5_cast_reg_1581[14]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[15]),
        .Q(tmp_5_cast_reg_1581[15]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[16]),
        .Q(tmp_5_cast_reg_1581[16]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[17]),
        .Q(tmp_5_cast_reg_1581[17]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[18]),
        .Q(tmp_5_cast_reg_1581[18]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[19]),
        .Q(tmp_5_cast_reg_1581[19]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[1]),
        .Q(tmp_5_cast_reg_1581[1]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[20]),
        .Q(tmp_5_cast_reg_1581[20]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[21]),
        .Q(tmp_5_cast_reg_1581[21]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[22]),
        .Q(tmp_5_cast_reg_1581[22]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[23]),
        .Q(tmp_5_cast_reg_1581[23]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[24]),
        .Q(tmp_5_cast_reg_1581[24]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[25]),
        .Q(tmp_5_cast_reg_1581[25]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[26]),
        .Q(tmp_5_cast_reg_1581[26]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[27]),
        .Q(tmp_5_cast_reg_1581[27]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[28]),
        .Q(tmp_5_cast_reg_1581[28]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[29]),
        .Q(tmp_5_cast_reg_1581[29]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[2]),
        .Q(tmp_5_cast_reg_1581[2]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[30]),
        .Q(tmp_5_cast_reg_1581[30]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[31]),
        .Q(tmp_5_cast_reg_1581[31]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[3]),
        .Q(tmp_5_cast_reg_1581[3]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[4]),
        .Q(tmp_5_cast_reg_1581[4]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[5]),
        .Q(tmp_5_cast_reg_1581[5]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[6]),
        .Q(tmp_5_cast_reg_1581[6]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[7]),
        .Q(tmp_5_cast_reg_1581[7]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[8]),
        .Q(tmp_5_cast_reg_1581[8]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1581_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(inter_pix[9]),
        .Q(tmp_5_cast_reg_1581[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_6_mid2_reg_1617[10]_i_1 
       (.I0(i_mid2_fu_831_p3[1]),
        .I1(\tmp_2_mid2_reg_1607[9]_i_2_n_6 ),
        .O(tmp_6_mid2_fu_779_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h65)) 
    \tmp_6_mid2_reg_1617[11]_i_1 
       (.I0(i_mid2_fu_831_p3[0]),
        .I1(i_mid2_fu_831_p3[1]),
        .I2(\tmp_2_mid2_reg_1607[9]_i_2_n_6 ),
        .O(\tmp_6_mid2_reg_1617[11]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \tmp_6_mid2_reg_1617[12]_i_1 
       (.I0(\tmp_2_mid2_reg_1607[9]_i_2_n_6 ),
        .I1(i_mid2_fu_831_p3[1]),
        .I2(i_mid2_fu_831_p3[0]),
        .O(tmp_6_mid2_fu_779_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_mid2_reg_1617[7]_i_1 
       (.I0(\tmp_2_mid2_reg_1607[9]_i_2_n_6 ),
        .O(tmp_6_mid2_fu_779_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_6_mid2_reg_1617[8]_i_1 
       (.I0(i_mid2_fu_831_p3[1]),
        .I1(\tmp_2_mid2_reg_1607[9]_i_2_n_6 ),
        .O(tmp_6_mid2_fu_779_p3[8]));
  FDRE \tmp_6_mid2_reg_1617_reg[10] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_6_mid2_fu_779_p3[10]),
        .Q(tmp_6_mid2_reg_1617_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_6_mid2_reg_1617_reg[11] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(\tmp_6_mid2_reg_1617[11]_i_1_n_6 ),
        .Q(tmp_6_mid2_reg_1617_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_6_mid2_reg_1617_reg[12] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_6_mid2_fu_779_p3[12]),
        .Q(tmp_6_mid2_reg_1617_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_6_mid2_reg_1617_reg[7] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_6_mid2_fu_779_p3[7]),
        .Q(tmp_6_mid2_reg_1617_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_6_mid2_reg_1617_reg[8] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_6_mid2_fu_779_p3[8]),
        .Q(tmp_6_mid2_reg_1617_reg__0[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_9_mid2_reg_1622[10]_i_1 
       (.I0(\tmp_2_mid2_reg_1607[9]_i_2_n_6 ),
        .I1(i_mid2_fu_831_p3[1]),
        .O(tmp_9_mid2_fu_823_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \tmp_9_mid2_reg_1622[11]_i_1 
       (.I0(i_mid2_fu_831_p3[0]),
        .I1(\tmp_2_mid2_reg_1607[9]_i_2_n_6 ),
        .I2(i_mid2_fu_831_p3[1]),
        .O(\tmp_9_mid2_reg_1622[11]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h52)) 
    \tmp_9_mid2_reg_1622[12]_i_1 
       (.I0(i_mid2_fu_831_p3[1]),
        .I1(\tmp_2_mid2_reg_1607[9]_i_2_n_6 ),
        .I2(i_mid2_fu_831_p3[0]),
        .O(\tmp_9_mid2_reg_1622[12]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \tmp_9_mid2_reg_1622[13]_i_1 
       (.I0(\tmp_2_mid2_reg_1607[9]_i_2_n_6 ),
        .I1(i_mid2_fu_831_p3[0]),
        .I2(i_mid2_fu_831_p3[1]),
        .O(\tmp_9_mid2_reg_1622[13]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_mid2_reg_1622[8]_i_1 
       (.I0(\tmp_2_mid2_reg_1607[9]_i_2_n_6 ),
        .I1(i_mid2_fu_831_p3[1]),
        .O(tmp_9_mid2_fu_823_p3[8]));
  FDRE \tmp_9_mid2_reg_1622_reg[10] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_9_mid2_fu_823_p3[10]),
        .Q(tmp_9_mid2_reg_1622_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_9_mid2_reg_1622_reg[11] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(\tmp_9_mid2_reg_1622[11]_i_1_n_6 ),
        .Q(tmp_9_mid2_reg_1622_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_9_mid2_reg_1622_reg[12] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(\tmp_9_mid2_reg_1622[12]_i_1_n_6 ),
        .Q(tmp_9_mid2_reg_1622_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_9_mid2_reg_1622_reg[13] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(\tmp_9_mid2_reg_1622[13]_i_1_n_6 ),
        .Q(tmp_9_mid2_reg_1622_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_9_mid2_reg_1622_reg[8] 
       (.C(ap_clk),
        .CE(j_mid2_reg_15960),
        .D(tmp_9_mid2_fu_823_p3[8]),
        .Q(tmp_9_mid2_reg_1622_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[2]),
        .Q(tmp_cast1_reg_1562[0]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[12]),
        .Q(tmp_cast1_reg_1562[10]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[13]),
        .Q(tmp_cast1_reg_1562[11]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[14]),
        .Q(tmp_cast1_reg_1562[12]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[15]),
        .Q(tmp_cast1_reg_1562[13]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[16]),
        .Q(tmp_cast1_reg_1562[14]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[17]),
        .Q(tmp_cast1_reg_1562[15]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[18]),
        .Q(tmp_cast1_reg_1562[16]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[19]),
        .Q(tmp_cast1_reg_1562[17]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[20]),
        .Q(tmp_cast1_reg_1562[18]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[21]),
        .Q(tmp_cast1_reg_1562[19]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[3]),
        .Q(tmp_cast1_reg_1562[1]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[22]),
        .Q(tmp_cast1_reg_1562[20]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[23]),
        .Q(tmp_cast1_reg_1562[21]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[24]),
        .Q(tmp_cast1_reg_1562[22]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[25]),
        .Q(tmp_cast1_reg_1562[23]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[26]),
        .Q(tmp_cast1_reg_1562[24]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[27]),
        .Q(tmp_cast1_reg_1562[25]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[28]),
        .Q(tmp_cast1_reg_1562[26]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[29]),
        .Q(tmp_cast1_reg_1562[27]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[30]),
        .Q(tmp_cast1_reg_1562[28]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[31]),
        .Q(tmp_cast1_reg_1562[29]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[4]),
        .Q(tmp_cast1_reg_1562[2]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[5]),
        .Q(tmp_cast1_reg_1562[3]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[6]),
        .Q(tmp_cast1_reg_1562[4]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[7]),
        .Q(tmp_cast1_reg_1562[5]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[8]),
        .Q(tmp_cast1_reg_1562[6]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[9]),
        .Q(tmp_cast1_reg_1562[7]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[10]),
        .Q(tmp_cast1_reg_1562[8]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1562_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1187_out),
        .D(out_pix[11]),
        .Q(tmp_cast1_reg_1562[9]),
        .R(1'b0));
  FDRE \val_reg_1903_reg[0] 
       (.C(ap_clk),
        .CE(val_reg_19030),
        .D(gmem1_RDATA[0]),
        .Q(val_reg_1903[0]),
        .R(1'b0));
  FDRE \val_reg_1903_reg[1] 
       (.C(ap_clk),
        .CE(val_reg_19030),
        .D(gmem1_RDATA[1]),
        .Q(val_reg_1903[1]),
        .R(1'b0));
  FDRE \val_reg_1903_reg[2] 
       (.C(ap_clk),
        .CE(val_reg_19030),
        .D(gmem1_RDATA[2]),
        .Q(val_reg_1903[2]),
        .R(1'b0));
  FDRE \val_reg_1903_reg[3] 
       (.C(ap_clk),
        .CE(val_reg_19030),
        .D(gmem1_RDATA[3]),
        .Q(val_reg_1903[3]),
        .R(1'b0));
  FDRE \val_reg_1903_reg[4] 
       (.C(ap_clk),
        .CE(val_reg_19030),
        .D(gmem1_RDATA[4]),
        .Q(val_reg_1903[4]),
        .R(1'b0));
  FDRE \val_reg_1903_reg[5] 
       (.C(ap_clk),
        .CE(val_reg_19030),
        .D(gmem1_RDATA[5]),
        .Q(val_reg_1903[5]),
        .R(1'b0));
  FDRE \val_reg_1903_reg[6] 
       (.C(ap_clk),
        .CE(val_reg_19030),
        .D(gmem1_RDATA[6]),
        .Q(val_reg_1903[6]),
        .R(1'b0));
  FDRE \val_reg_1903_reg[7] 
       (.C(ap_clk),
        .CE(val_reg_19030),
        .D(gmem1_RDATA[7]),
        .Q(val_reg_1903[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_127_1_reg_1777[0]_i_2 
       (.I0(tmp_17_reg_1681[3]),
        .I1(tmp_19_reg_1701[3]),
        .O(\x_weight_127_1_reg_1777[0]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_127_1_reg_1777[0]_i_3 
       (.I0(tmp_17_reg_1681[2]),
        .I1(tmp_19_reg_1701[2]),
        .O(\x_weight_127_1_reg_1777[0]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_127_1_reg_1777[0]_i_4 
       (.I0(tmp_17_reg_1681[1]),
        .I1(tmp_19_reg_1701[1]),
        .O(\x_weight_127_1_reg_1777[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_127_1_reg_1777[0]_i_5 
       (.I0(tmp_17_reg_1681[0]),
        .I1(tmp_19_reg_1701[0]),
        .O(\x_weight_127_1_reg_1777[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_weight_127_1_reg_1777[10]_i_2 
       (.I0(\x_weight_127_1_reg_1777_reg[10]_i_3_n_9 ),
        .I1(tmp_21_reg_1711[7]),
        .O(\x_weight_127_1_reg_1777[10]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_127_1_reg_1777[4]_i_2 
       (.I0(x_weight_0_2_cast_fu_1122_p1__0[3]),
        .I1(tmp_21_reg_1711[2]),
        .O(\x_weight_127_1_reg_1777[4]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_127_1_reg_1777[4]_i_3 
       (.I0(x_weight_0_2_cast_fu_1122_p1__0[2]),
        .I1(tmp_21_reg_1711[1]),
        .O(\x_weight_127_1_reg_1777[4]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_weight_127_1_reg_1777[4]_i_4 
       (.I0(x_weight_0_2_cast_fu_1122_p1__0[1]),
        .I1(tmp_21_reg_1711[0]),
        .O(\x_weight_127_1_reg_1777[4]_i_4_n_6 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_127_1_reg_1777[4]_i_5 
       (.I0(tmp_21_reg_1711[2]),
        .I1(x_weight_0_2_cast_fu_1122_p1__0[3]),
        .I2(tmp_21_reg_1711[3]),
        .I3(x_weight_0_2_cast_fu_1122_p1__0[4]),
        .O(\x_weight_127_1_reg_1777[4]_i_5_n_6 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_127_1_reg_1777[4]_i_6 
       (.I0(tmp_21_reg_1711[1]),
        .I1(x_weight_0_2_cast_fu_1122_p1__0[2]),
        .I2(tmp_21_reg_1711[2]),
        .I3(x_weight_0_2_cast_fu_1122_p1__0[3]),
        .O(\x_weight_127_1_reg_1777[4]_i_6_n_6 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \x_weight_127_1_reg_1777[4]_i_7 
       (.I0(tmp_21_reg_1711[0]),
        .I1(x_weight_0_2_cast_fu_1122_p1__0[1]),
        .I2(tmp_21_reg_1711[1]),
        .I3(x_weight_0_2_cast_fu_1122_p1__0[2]),
        .O(\x_weight_127_1_reg_1777[4]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_127_1_reg_1777[4]_i_8 
       (.I0(x_weight_0_2_cast_fu_1122_p1__0[1]),
        .I1(tmp_21_reg_1711[0]),
        .O(\x_weight_127_1_reg_1777[4]_i_8_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_127_1_reg_1777[8]_i_11 
       (.I0(tmp_17_reg_1681[7]),
        .I1(tmp_19_reg_1701[7]),
        .O(\x_weight_127_1_reg_1777[8]_i_11_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_127_1_reg_1777[8]_i_12 
       (.I0(tmp_17_reg_1681[6]),
        .I1(tmp_19_reg_1701[6]),
        .O(\x_weight_127_1_reg_1777[8]_i_12_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_127_1_reg_1777[8]_i_13 
       (.I0(tmp_17_reg_1681[5]),
        .I1(tmp_19_reg_1701[5]),
        .O(\x_weight_127_1_reg_1777[8]_i_13_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_127_1_reg_1777[8]_i_14 
       (.I0(tmp_17_reg_1681[4]),
        .I1(tmp_19_reg_1701[4]),
        .O(\x_weight_127_1_reg_1777[8]_i_14_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_127_1_reg_1777[8]_i_2 
       (.I0(\x_weight_127_1_reg_1777_reg[10]_i_3_n_9 ),
        .I1(tmp_21_reg_1711[7]),
        .O(\x_weight_127_1_reg_1777[8]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_127_1_reg_1777[8]_i_3 
       (.I0(x_weight_0_2_cast_fu_1122_p1__0[6]),
        .I1(tmp_21_reg_1711[5]),
        .O(\x_weight_127_1_reg_1777[8]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_127_1_reg_1777[8]_i_4 
       (.I0(x_weight_0_2_cast_fu_1122_p1__0[5]),
        .I1(tmp_21_reg_1711[4]),
        .O(\x_weight_127_1_reg_1777[8]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_127_1_reg_1777[8]_i_5 
       (.I0(x_weight_0_2_cast_fu_1122_p1__0[4]),
        .I1(tmp_21_reg_1711[3]),
        .O(\x_weight_127_1_reg_1777[8]_i_5_n_6 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \x_weight_127_1_reg_1777[8]_i_6 
       (.I0(tmp_21_reg_1711[7]),
        .I1(\x_weight_127_1_reg_1777_reg[10]_i_3_n_9 ),
        .I2(tmp_21_reg_1711[6]),
        .I3(x_weight_0_2_cast_fu_1122_p1__0[7]),
        .O(\x_weight_127_1_reg_1777[8]_i_6_n_6 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_127_1_reg_1777[8]_i_7 
       (.I0(tmp_21_reg_1711[5]),
        .I1(x_weight_0_2_cast_fu_1122_p1__0[6]),
        .I2(tmp_21_reg_1711[6]),
        .I3(x_weight_0_2_cast_fu_1122_p1__0[7]),
        .O(\x_weight_127_1_reg_1777[8]_i_7_n_6 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_127_1_reg_1777[8]_i_8 
       (.I0(tmp_21_reg_1711[4]),
        .I1(x_weight_0_2_cast_fu_1122_p1__0[5]),
        .I2(tmp_21_reg_1711[5]),
        .I3(x_weight_0_2_cast_fu_1122_p1__0[6]),
        .O(\x_weight_127_1_reg_1777[8]_i_8_n_6 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_127_1_reg_1777[8]_i_9 
       (.I0(tmp_21_reg_1711[3]),
        .I1(x_weight_0_2_cast_fu_1122_p1__0[4]),
        .I2(tmp_21_reg_1711[4]),
        .I3(x_weight_0_2_cast_fu_1122_p1__0[5]),
        .O(\x_weight_127_1_reg_1777[8]_i_9_n_6 ));
  FDRE \x_weight_127_1_reg_1777_reg[0] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(x_weight_0_2_cast_fu_1122_p1),
        .Q(x_weight_127_1_reg_1777[0]),
        .R(1'b0));
  CARRY4 \x_weight_127_1_reg_1777_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\x_weight_127_1_reg_1777_reg[0]_i_1_n_6 ,\x_weight_127_1_reg_1777_reg[0]_i_1_n_7 ,\x_weight_127_1_reg_1777_reg[0]_i_1_n_8 ,\x_weight_127_1_reg_1777_reg[0]_i_1_n_9 }),
        .CYINIT(1'b1),
        .DI(tmp_19_reg_1701[3:0]),
        .O({x_weight_0_2_cast_fu_1122_p1__0[3:1],x_weight_0_2_cast_fu_1122_p1}),
        .S({\x_weight_127_1_reg_1777[0]_i_2_n_6 ,\x_weight_127_1_reg_1777[0]_i_3_n_6 ,\x_weight_127_1_reg_1777[0]_i_4_n_6 ,\x_weight_127_1_reg_1777[0]_i_5_n_6 }));
  FDRE \x_weight_127_1_reg_1777_reg[10] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(x_weight_127_1_fu_1137_p2[10]),
        .Q(x_weight_127_1_reg_1777[10]),
        .R(1'b0));
  CARRY4 \x_weight_127_1_reg_1777_reg[10]_i_1 
       (.CI(\x_weight_127_1_reg_1777_reg[8]_i_1_n_6 ),
        .CO({\NLW_x_weight_127_1_reg_1777_reg[10]_i_1_CO_UNCONNECTED [3:1],\x_weight_127_1_reg_1777_reg[10]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_weight_127_1_reg_1777_reg[10]_i_1_O_UNCONNECTED [3:2],x_weight_127_1_fu_1137_p2[10:9]}),
        .S({1'b0,1'b0,1'b1,\x_weight_127_1_reg_1777[10]_i_2_n_6 }));
  CARRY4 \x_weight_127_1_reg_1777_reg[10]_i_3 
       (.CI(\x_weight_127_1_reg_1777_reg[8]_i_10_n_6 ),
        .CO({\NLW_x_weight_127_1_reg_1777_reg[10]_i_3_CO_UNCONNECTED [3:1],\x_weight_127_1_reg_1777_reg[10]_i_3_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_x_weight_127_1_reg_1777_reg[10]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \x_weight_127_1_reg_1777_reg[1] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(x_weight_127_1_fu_1137_p2[1]),
        .Q(x_weight_127_1_reg_1777[1]),
        .R(1'b0));
  FDRE \x_weight_127_1_reg_1777_reg[2] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(x_weight_127_1_fu_1137_p2[2]),
        .Q(x_weight_127_1_reg_1777[2]),
        .R(1'b0));
  FDRE \x_weight_127_1_reg_1777_reg[3] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(x_weight_127_1_fu_1137_p2[3]),
        .Q(x_weight_127_1_reg_1777[3]),
        .R(1'b0));
  FDRE \x_weight_127_1_reg_1777_reg[4] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(x_weight_127_1_fu_1137_p2[4]),
        .Q(x_weight_127_1_reg_1777[4]),
        .R(1'b0));
  CARRY4 \x_weight_127_1_reg_1777_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_weight_127_1_reg_1777_reg[4]_i_1_n_6 ,\x_weight_127_1_reg_1777_reg[4]_i_1_n_7 ,\x_weight_127_1_reg_1777_reg[4]_i_1_n_8 ,\x_weight_127_1_reg_1777_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({\x_weight_127_1_reg_1777[4]_i_2_n_6 ,\x_weight_127_1_reg_1777[4]_i_3_n_6 ,\x_weight_127_1_reg_1777[4]_i_4_n_6 ,1'b0}),
        .O(x_weight_127_1_fu_1137_p2[4:1]),
        .S({\x_weight_127_1_reg_1777[4]_i_5_n_6 ,\x_weight_127_1_reg_1777[4]_i_6_n_6 ,\x_weight_127_1_reg_1777[4]_i_7_n_6 ,\x_weight_127_1_reg_1777[4]_i_8_n_6 }));
  FDRE \x_weight_127_1_reg_1777_reg[5] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(x_weight_127_1_fu_1137_p2[5]),
        .Q(x_weight_127_1_reg_1777[5]),
        .R(1'b0));
  FDRE \x_weight_127_1_reg_1777_reg[6] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(x_weight_127_1_fu_1137_p2[6]),
        .Q(x_weight_127_1_reg_1777[6]),
        .R(1'b0));
  FDRE \x_weight_127_1_reg_1777_reg[7] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(x_weight_127_1_fu_1137_p2[7]),
        .Q(x_weight_127_1_reg_1777[7]),
        .R(1'b0));
  FDRE \x_weight_127_1_reg_1777_reg[8] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(x_weight_127_1_fu_1137_p2[8]),
        .Q(x_weight_127_1_reg_1777[8]),
        .R(1'b0));
  CARRY4 \x_weight_127_1_reg_1777_reg[8]_i_1 
       (.CI(\x_weight_127_1_reg_1777_reg[4]_i_1_n_6 ),
        .CO({\x_weight_127_1_reg_1777_reg[8]_i_1_n_6 ,\x_weight_127_1_reg_1777_reg[8]_i_1_n_7 ,\x_weight_127_1_reg_1777_reg[8]_i_1_n_8 ,\x_weight_127_1_reg_1777_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({\x_weight_127_1_reg_1777[8]_i_2_n_6 ,\x_weight_127_1_reg_1777[8]_i_3_n_6 ,\x_weight_127_1_reg_1777[8]_i_4_n_6 ,\x_weight_127_1_reg_1777[8]_i_5_n_6 }),
        .O(x_weight_127_1_fu_1137_p2[8:5]),
        .S({\x_weight_127_1_reg_1777[8]_i_6_n_6 ,\x_weight_127_1_reg_1777[8]_i_7_n_6 ,\x_weight_127_1_reg_1777[8]_i_8_n_6 ,\x_weight_127_1_reg_1777[8]_i_9_n_6 }));
  CARRY4 \x_weight_127_1_reg_1777_reg[8]_i_10 
       (.CI(\x_weight_127_1_reg_1777_reg[0]_i_1_n_6 ),
        .CO({\x_weight_127_1_reg_1777_reg[8]_i_10_n_6 ,\x_weight_127_1_reg_1777_reg[8]_i_10_n_7 ,\x_weight_127_1_reg_1777_reg[8]_i_10_n_8 ,\x_weight_127_1_reg_1777_reg[8]_i_10_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_19_reg_1701[7:4]),
        .O(x_weight_0_2_cast_fu_1122_p1__0[7:4]),
        .S({\x_weight_127_1_reg_1777[8]_i_11_n_6 ,\x_weight_127_1_reg_1777[8]_i_12_n_6 ,\x_weight_127_1_reg_1777[8]_i_13_n_6 ,\x_weight_127_1_reg_1777[8]_i_14_n_6 }));
  FDRE \x_weight_127_1_reg_1777_reg[9] 
       (.C(ap_clk),
        .CE(tmp8_reg_17820),
        .D(x_weight_127_1_fu_1137_p2[9]),
        .Q(x_weight_127_1_reg_1777[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_1746[0]_i_2 
       (.I0(reg_475[3]),
        .I1(tmp_52_reg_1696[3]),
        .O(\x_weight_1_1_1_reg_1746[0]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_1746[0]_i_3 
       (.I0(reg_475[2]),
        .I1(tmp_52_reg_1696[2]),
        .O(\x_weight_1_1_1_reg_1746[0]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_1746[0]_i_4 
       (.I0(reg_475[1]),
        .I1(tmp_52_reg_1696[1]),
        .O(\x_weight_1_1_1_reg_1746[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_1746[0]_i_5 
       (.I0(reg_475[0]),
        .I1(tmp_52_reg_1696[0]),
        .O(\x_weight_1_1_1_reg_1746[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_weight_1_1_1_reg_1746[10]_i_2 
       (.I0(\x_weight_1_1_1_reg_1746_reg[10]_i_3_n_9 ),
        .I1(tmp_53_reg_1706[7]),
        .O(\x_weight_1_1_1_reg_1746[10]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_1_1_1_reg_1746[4]_i_2 
       (.I0(x_weight_1_0_2_cast_fu_981_p1__0[3]),
        .I1(tmp_53_reg_1706[2]),
        .O(\x_weight_1_1_1_reg_1746[4]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_1_1_1_reg_1746[4]_i_3 
       (.I0(x_weight_1_0_2_cast_fu_981_p1__0[2]),
        .I1(tmp_53_reg_1706[1]),
        .O(\x_weight_1_1_1_reg_1746[4]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_weight_1_1_1_reg_1746[4]_i_4 
       (.I0(x_weight_1_0_2_cast_fu_981_p1__0[1]),
        .I1(tmp_53_reg_1706[0]),
        .O(\x_weight_1_1_1_reg_1746[4]_i_4_n_6 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_1_1_1_reg_1746[4]_i_5 
       (.I0(tmp_53_reg_1706[2]),
        .I1(x_weight_1_0_2_cast_fu_981_p1__0[3]),
        .I2(tmp_53_reg_1706[3]),
        .I3(x_weight_1_0_2_cast_fu_981_p1__0[4]),
        .O(\x_weight_1_1_1_reg_1746[4]_i_5_n_6 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_1_1_1_reg_1746[4]_i_6 
       (.I0(tmp_53_reg_1706[1]),
        .I1(x_weight_1_0_2_cast_fu_981_p1__0[2]),
        .I2(tmp_53_reg_1706[2]),
        .I3(x_weight_1_0_2_cast_fu_981_p1__0[3]),
        .O(\x_weight_1_1_1_reg_1746[4]_i_6_n_6 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \x_weight_1_1_1_reg_1746[4]_i_7 
       (.I0(tmp_53_reg_1706[0]),
        .I1(x_weight_1_0_2_cast_fu_981_p1__0[1]),
        .I2(tmp_53_reg_1706[1]),
        .I3(x_weight_1_0_2_cast_fu_981_p1__0[2]),
        .O(\x_weight_1_1_1_reg_1746[4]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_1_1_1_reg_1746[4]_i_8 
       (.I0(x_weight_1_0_2_cast_fu_981_p1__0[1]),
        .I1(tmp_53_reg_1706[0]),
        .O(\x_weight_1_1_1_reg_1746[4]_i_8_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_1746[8]_i_11 
       (.I0(reg_475[7]),
        .I1(tmp_52_reg_1696[7]),
        .O(\x_weight_1_1_1_reg_1746[8]_i_11_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_1746[8]_i_12 
       (.I0(reg_475[6]),
        .I1(tmp_52_reg_1696[6]),
        .O(\x_weight_1_1_1_reg_1746[8]_i_12_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_1746[8]_i_13 
       (.I0(reg_475[5]),
        .I1(tmp_52_reg_1696[5]),
        .O(\x_weight_1_1_1_reg_1746[8]_i_13_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_1746[8]_i_14 
       (.I0(reg_475[4]),
        .I1(tmp_52_reg_1696[4]),
        .O(\x_weight_1_1_1_reg_1746[8]_i_14_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_1_1_1_reg_1746[8]_i_2 
       (.I0(\x_weight_1_1_1_reg_1746_reg[10]_i_3_n_9 ),
        .I1(tmp_53_reg_1706[7]),
        .O(\x_weight_1_1_1_reg_1746[8]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_1_1_1_reg_1746[8]_i_3 
       (.I0(x_weight_1_0_2_cast_fu_981_p1__0[6]),
        .I1(tmp_53_reg_1706[5]),
        .O(\x_weight_1_1_1_reg_1746[8]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_1_1_1_reg_1746[8]_i_4 
       (.I0(x_weight_1_0_2_cast_fu_981_p1__0[5]),
        .I1(tmp_53_reg_1706[4]),
        .O(\x_weight_1_1_1_reg_1746[8]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_1_1_1_reg_1746[8]_i_5 
       (.I0(x_weight_1_0_2_cast_fu_981_p1__0[4]),
        .I1(tmp_53_reg_1706[3]),
        .O(\x_weight_1_1_1_reg_1746[8]_i_5_n_6 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \x_weight_1_1_1_reg_1746[8]_i_6 
       (.I0(tmp_53_reg_1706[7]),
        .I1(\x_weight_1_1_1_reg_1746_reg[10]_i_3_n_9 ),
        .I2(tmp_53_reg_1706[6]),
        .I3(x_weight_1_0_2_cast_fu_981_p1__0[7]),
        .O(\x_weight_1_1_1_reg_1746[8]_i_6_n_6 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_1_1_1_reg_1746[8]_i_7 
       (.I0(tmp_53_reg_1706[5]),
        .I1(x_weight_1_0_2_cast_fu_981_p1__0[6]),
        .I2(tmp_53_reg_1706[6]),
        .I3(x_weight_1_0_2_cast_fu_981_p1__0[7]),
        .O(\x_weight_1_1_1_reg_1746[8]_i_7_n_6 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_1_1_1_reg_1746[8]_i_8 
       (.I0(tmp_53_reg_1706[4]),
        .I1(x_weight_1_0_2_cast_fu_981_p1__0[5]),
        .I2(tmp_53_reg_1706[5]),
        .I3(x_weight_1_0_2_cast_fu_981_p1__0[6]),
        .O(\x_weight_1_1_1_reg_1746[8]_i_8_n_6 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_1_1_1_reg_1746[8]_i_9 
       (.I0(tmp_53_reg_1706[3]),
        .I1(x_weight_1_0_2_cast_fu_981_p1__0[4]),
        .I2(tmp_53_reg_1706[4]),
        .I3(x_weight_1_0_2_cast_fu_981_p1__0[5]),
        .O(\x_weight_1_1_1_reg_1746[8]_i_9_n_6 ));
  FDRE \x_weight_1_1_1_reg_1746_reg[0] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(x_weight_1_0_2_cast_fu_981_p1),
        .Q(x_weight_1_1_1_reg_1746[0]),
        .R(1'b0));
  CARRY4 \x_weight_1_1_1_reg_1746_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\x_weight_1_1_1_reg_1746_reg[0]_i_1_n_6 ,\x_weight_1_1_1_reg_1746_reg[0]_i_1_n_7 ,\x_weight_1_1_1_reg_1746_reg[0]_i_1_n_8 ,\x_weight_1_1_1_reg_1746_reg[0]_i_1_n_9 }),
        .CYINIT(1'b1),
        .DI(tmp_52_reg_1696[3:0]),
        .O({x_weight_1_0_2_cast_fu_981_p1__0[3:1],x_weight_1_0_2_cast_fu_981_p1}),
        .S({\x_weight_1_1_1_reg_1746[0]_i_2_n_6 ,\x_weight_1_1_1_reg_1746[0]_i_3_n_6 ,\x_weight_1_1_1_reg_1746[0]_i_4_n_6 ,\x_weight_1_1_1_reg_1746[0]_i_5_n_6 }));
  FDRE \x_weight_1_1_1_reg_1746_reg[10] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(x_weight_1_1_1_fu_996_p2[10]),
        .Q(x_weight_1_1_1_reg_1746[10]),
        .R(1'b0));
  CARRY4 \x_weight_1_1_1_reg_1746_reg[10]_i_1 
       (.CI(\x_weight_1_1_1_reg_1746_reg[8]_i_1_n_6 ),
        .CO({\NLW_x_weight_1_1_1_reg_1746_reg[10]_i_1_CO_UNCONNECTED [3:1],\x_weight_1_1_1_reg_1746_reg[10]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_weight_1_1_1_reg_1746_reg[10]_i_1_O_UNCONNECTED [3:2],x_weight_1_1_1_fu_996_p2[10:9]}),
        .S({1'b0,1'b0,1'b1,\x_weight_1_1_1_reg_1746[10]_i_2_n_6 }));
  CARRY4 \x_weight_1_1_1_reg_1746_reg[10]_i_3 
       (.CI(\x_weight_1_1_1_reg_1746_reg[8]_i_10_n_6 ),
        .CO({\NLW_x_weight_1_1_1_reg_1746_reg[10]_i_3_CO_UNCONNECTED [3:1],\x_weight_1_1_1_reg_1746_reg[10]_i_3_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_x_weight_1_1_1_reg_1746_reg[10]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \x_weight_1_1_1_reg_1746_reg[1] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(x_weight_1_1_1_fu_996_p2[1]),
        .Q(x_weight_1_1_1_reg_1746[1]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_1746_reg[2] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(x_weight_1_1_1_fu_996_p2[2]),
        .Q(x_weight_1_1_1_reg_1746[2]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_1746_reg[3] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(x_weight_1_1_1_fu_996_p2[3]),
        .Q(x_weight_1_1_1_reg_1746[3]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_1746_reg[4] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(x_weight_1_1_1_fu_996_p2[4]),
        .Q(x_weight_1_1_1_reg_1746[4]),
        .R(1'b0));
  CARRY4 \x_weight_1_1_1_reg_1746_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_weight_1_1_1_reg_1746_reg[4]_i_1_n_6 ,\x_weight_1_1_1_reg_1746_reg[4]_i_1_n_7 ,\x_weight_1_1_1_reg_1746_reg[4]_i_1_n_8 ,\x_weight_1_1_1_reg_1746_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({\x_weight_1_1_1_reg_1746[4]_i_2_n_6 ,\x_weight_1_1_1_reg_1746[4]_i_3_n_6 ,\x_weight_1_1_1_reg_1746[4]_i_4_n_6 ,1'b0}),
        .O(x_weight_1_1_1_fu_996_p2[4:1]),
        .S({\x_weight_1_1_1_reg_1746[4]_i_5_n_6 ,\x_weight_1_1_1_reg_1746[4]_i_6_n_6 ,\x_weight_1_1_1_reg_1746[4]_i_7_n_6 ,\x_weight_1_1_1_reg_1746[4]_i_8_n_6 }));
  FDRE \x_weight_1_1_1_reg_1746_reg[5] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(x_weight_1_1_1_fu_996_p2[5]),
        .Q(x_weight_1_1_1_reg_1746[5]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_1746_reg[6] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(x_weight_1_1_1_fu_996_p2[6]),
        .Q(x_weight_1_1_1_reg_1746[6]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_1746_reg[7] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(x_weight_1_1_1_fu_996_p2[7]),
        .Q(x_weight_1_1_1_reg_1746[7]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_1746_reg[8] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(x_weight_1_1_1_fu_996_p2[8]),
        .Q(x_weight_1_1_1_reg_1746[8]),
        .R(1'b0));
  CARRY4 \x_weight_1_1_1_reg_1746_reg[8]_i_1 
       (.CI(\x_weight_1_1_1_reg_1746_reg[4]_i_1_n_6 ),
        .CO({\x_weight_1_1_1_reg_1746_reg[8]_i_1_n_6 ,\x_weight_1_1_1_reg_1746_reg[8]_i_1_n_7 ,\x_weight_1_1_1_reg_1746_reg[8]_i_1_n_8 ,\x_weight_1_1_1_reg_1746_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({\x_weight_1_1_1_reg_1746[8]_i_2_n_6 ,\x_weight_1_1_1_reg_1746[8]_i_3_n_6 ,\x_weight_1_1_1_reg_1746[8]_i_4_n_6 ,\x_weight_1_1_1_reg_1746[8]_i_5_n_6 }),
        .O(x_weight_1_1_1_fu_996_p2[8:5]),
        .S({\x_weight_1_1_1_reg_1746[8]_i_6_n_6 ,\x_weight_1_1_1_reg_1746[8]_i_7_n_6 ,\x_weight_1_1_1_reg_1746[8]_i_8_n_6 ,\x_weight_1_1_1_reg_1746[8]_i_9_n_6 }));
  CARRY4 \x_weight_1_1_1_reg_1746_reg[8]_i_10 
       (.CI(\x_weight_1_1_1_reg_1746_reg[0]_i_1_n_6 ),
        .CO({\x_weight_1_1_1_reg_1746_reg[8]_i_10_n_6 ,\x_weight_1_1_1_reg_1746_reg[8]_i_10_n_7 ,\x_weight_1_1_1_reg_1746_reg[8]_i_10_n_8 ,\x_weight_1_1_1_reg_1746_reg[8]_i_10_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_52_reg_1696[7:4]),
        .O(x_weight_1_0_2_cast_fu_981_p1__0[7:4]),
        .S({\x_weight_1_1_1_reg_1746[8]_i_11_n_6 ,\x_weight_1_1_1_reg_1746[8]_i_12_n_6 ,\x_weight_1_1_1_reg_1746[8]_i_13_n_6 ,\x_weight_1_1_1_reg_1746[8]_i_14_n_6 }));
  FDRE \x_weight_1_1_1_reg_1746_reg[9] 
       (.C(ap_clk),
        .CE(tmp13_reg_17510),
        .D(x_weight_1_1_1_fu_996_p2[9]),
        .Q(x_weight_1_1_1_reg_1746[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_1_2_2_reg_1761[0]_i_11 
       (.I0(tmp_55_reg_1726[3]),
        .I1(superCache_U_n_20),
        .I2(tmp13_reg_1751[3]),
        .O(\y_weight_1_2_2_reg_1761[0]_i_11_n_6 ));
  LUT5 #(
    .INIT(32'h69696900)) 
    \y_weight_1_2_2_reg_1761[0]_i_2 
       (.I0(tmp13_reg_1751[2]),
        .I1(superCache_U_n_21),
        .I2(tmp_55_reg_1726[2]),
        .I3(superCache_U_n_22),
        .I4(tmp13_reg_1751[1]),
        .O(\y_weight_1_2_2_reg_1761[0]_i_2_n_6 ));
  LUT3 #(
    .INIT(8'h41)) 
    \y_weight_1_2_2_reg_1761[0]_i_3 
       (.I0(tmp_55_reg_1726[1]),
        .I1(superCache_U_n_22),
        .I2(tmp13_reg_1751[1]),
        .O(\y_weight_1_2_2_reg_1761[0]_i_3_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_1_2_2_reg_1761[0]_i_4 
       (.I0(superCache_U_n_22),
        .I1(tmp13_reg_1751[1]),
        .I2(tmp_55_reg_1726[1]),
        .O(\y_weight_1_2_2_reg_1761[0]_i_4_n_6 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_1_2_2_reg_1761[0]_i_6 
       (.I0(\y_weight_1_2_2_reg_1761[0]_i_2_n_6 ),
        .I1(\y_weight_1_2_2_reg_1761[0]_i_11_n_6 ),
        .I2(superCache_U_n_21),
        .I3(tmp13_reg_1751[2]),
        .I4(tmp_55_reg_1726[2]),
        .O(\y_weight_1_2_2_reg_1761[0]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \y_weight_1_2_2_reg_1761[0]_i_7 
       (.I0(\y_weight_1_2_2_reg_1761[0]_i_3_n_6 ),
        .I1(tmp_55_reg_1726[2]),
        .I2(superCache_U_n_21),
        .I3(tmp13_reg_1751[2]),
        .I4(tmp13_reg_1751[1]),
        .I5(superCache_U_n_22),
        .O(\y_weight_1_2_2_reg_1761[0]_i_7_n_6 ));
  LUT3 #(
    .INIT(8'h02)) 
    \y_weight_1_2_2_reg_1761[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0] ),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0] ),
        .O(tmp_32_reg_17660));
  LUT2 #(
    .INIT(4'hB)) 
    \y_weight_1_2_2_reg_1761[10]_i_18 
       (.I0(tmp_51_reg_1686[7]),
        .I1(tmp_56_reg_1736[7]),
        .O(\y_weight_1_2_2_reg_1761[10]_i_18_n_6 ));
  LUT5 #(
    .INIT(32'hD40000D4)) 
    \y_weight_1_2_2_reg_1761[10]_i_3 
       (.I0(tmp_55_reg_1726[7]),
        .I1(tmp13_reg_1751[7]),
        .I2(superCache_U_n_24),
        .I3(superCache_U_n_23),
        .I4(tmp13_reg_1751[8]),
        .O(\y_weight_1_2_2_reg_1761[10]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_1_2_2_reg_1761[10]_i_4 
       (.I0(tmp13_reg_1751[7]),
        .I1(superCache_U_n_24),
        .I2(tmp_55_reg_1726[7]),
        .I3(tmp_55_reg_1726[6]),
        .I4(tmp13_reg_1751[6]),
        .I5(superCache_U_n_25),
        .O(\y_weight_1_2_2_reg_1761[10]_i_4_n_6 ));
  LUT4 #(
    .INIT(16'h01FE)) 
    \y_weight_1_2_2_reg_1761[10]_i_5 
       (.I0(superCache_U_n_28),
        .I1(tmp13_reg_1751[8]),
        .I2(superCache_U_n_23),
        .I3(superCache_U_n_27),
        .O(\y_weight_1_2_2_reg_1761[10]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'h718EFF00FF008E71)) 
    \y_weight_1_2_2_reg_1761[10]_i_6 
       (.I0(superCache_U_n_24),
        .I1(tmp13_reg_1751[7]),
        .I2(tmp_55_reg_1726[7]),
        .I3(superCache_U_n_28),
        .I4(tmp13_reg_1751[8]),
        .I5(superCache_U_n_23),
        .O(\y_weight_1_2_2_reg_1761[10]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \y_weight_1_2_2_reg_1761[10]_i_7 
       (.I0(\y_weight_1_2_2_reg_1761[10]_i_4_n_6 ),
        .I1(tmp13_reg_1751[8]),
        .I2(superCache_U_n_23),
        .I3(superCache_U_n_24),
        .I4(tmp13_reg_1751[7]),
        .I5(tmp_55_reg_1726[7]),
        .O(\y_weight_1_2_2_reg_1761[10]_i_7_n_6 ));
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_1_2_2_reg_1761[4]_i_10 
       (.I0(tmp_55_reg_1726[7]),
        .I1(superCache_U_n_24),
        .I2(tmp13_reg_1751[7]),
        .O(\y_weight_1_2_2_reg_1761[4]_i_10_n_6 ));
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_1_2_2_reg_1761[4]_i_11 
       (.I0(tmp_55_reg_1726[6]),
        .I1(superCache_U_n_25),
        .I2(tmp13_reg_1751[6]),
        .O(\y_weight_1_2_2_reg_1761[4]_i_11_n_6 ));
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_1_2_2_reg_1761[4]_i_12 
       (.I0(tmp_55_reg_1726[5]),
        .I1(superCache_U_n_26),
        .I2(tmp13_reg_1751[5]),
        .O(\y_weight_1_2_2_reg_1761[4]_i_12_n_6 ));
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_1_2_2_reg_1761[4]_i_13 
       (.I0(tmp_55_reg_1726[4]),
        .I1(superCache_U_n_19),
        .I2(tmp13_reg_1751[4]),
        .O(\y_weight_1_2_2_reg_1761[4]_i_13_n_6 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_1_2_2_reg_1761[4]_i_2 
       (.I0(tmp13_reg_1751[6]),
        .I1(superCache_U_n_25),
        .I2(tmp_55_reg_1726[6]),
        .I3(tmp_55_reg_1726[5]),
        .I4(tmp13_reg_1751[5]),
        .I5(superCache_U_n_26),
        .O(\y_weight_1_2_2_reg_1761[4]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_1_2_2_reg_1761[4]_i_3 
       (.I0(tmp13_reg_1751[5]),
        .I1(superCache_U_n_26),
        .I2(tmp_55_reg_1726[5]),
        .I3(tmp_55_reg_1726[4]),
        .I4(tmp13_reg_1751[4]),
        .I5(superCache_U_n_19),
        .O(\y_weight_1_2_2_reg_1761[4]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_1_2_2_reg_1761[4]_i_4 
       (.I0(tmp13_reg_1751[4]),
        .I1(superCache_U_n_19),
        .I2(tmp_55_reg_1726[4]),
        .I3(tmp_55_reg_1726[3]),
        .I4(tmp13_reg_1751[3]),
        .I5(superCache_U_n_20),
        .O(\y_weight_1_2_2_reg_1761[4]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_1_2_2_reg_1761[4]_i_5 
       (.I0(tmp13_reg_1751[3]),
        .I1(superCache_U_n_20),
        .I2(tmp_55_reg_1726[3]),
        .I3(tmp_55_reg_1726[2]),
        .I4(tmp13_reg_1751[2]),
        .I5(superCache_U_n_21),
        .O(\y_weight_1_2_2_reg_1761[4]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_1_2_2_reg_1761[4]_i_6 
       (.I0(\y_weight_1_2_2_reg_1761[4]_i_2_n_6 ),
        .I1(\y_weight_1_2_2_reg_1761[4]_i_10_n_6 ),
        .I2(superCache_U_n_25),
        .I3(tmp13_reg_1751[6]),
        .I4(tmp_55_reg_1726[6]),
        .O(\y_weight_1_2_2_reg_1761[4]_i_6_n_6 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_1_2_2_reg_1761[4]_i_7 
       (.I0(\y_weight_1_2_2_reg_1761[4]_i_3_n_6 ),
        .I1(\y_weight_1_2_2_reg_1761[4]_i_11_n_6 ),
        .I2(superCache_U_n_26),
        .I3(tmp13_reg_1751[5]),
        .I4(tmp_55_reg_1726[5]),
        .O(\y_weight_1_2_2_reg_1761[4]_i_7_n_6 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_1_2_2_reg_1761[4]_i_8 
       (.I0(\y_weight_1_2_2_reg_1761[4]_i_4_n_6 ),
        .I1(\y_weight_1_2_2_reg_1761[4]_i_12_n_6 ),
        .I2(superCache_U_n_19),
        .I3(tmp13_reg_1751[4]),
        .I4(tmp_55_reg_1726[4]),
        .O(\y_weight_1_2_2_reg_1761[4]_i_8_n_6 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_1_2_2_reg_1761[4]_i_9 
       (.I0(\y_weight_1_2_2_reg_1761[4]_i_5_n_6 ),
        .I1(\y_weight_1_2_2_reg_1761[4]_i_13_n_6 ),
        .I2(superCache_U_n_20),
        .I3(tmp13_reg_1751[3]),
        .I4(tmp_55_reg_1726[3]),
        .O(\y_weight_1_2_2_reg_1761[4]_i_9_n_6 ));
  FDRE \y_weight_1_2_2_reg_1761_reg[0] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(y_weight_1_2_2_fu_1094_p2[0]),
        .Q(y_weight_1_2_2_reg_1761[0]),
        .R(1'b0));
  FDRE \y_weight_1_2_2_reg_1761_reg[10] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(y_weight_1_2_2_fu_1094_p2[10]),
        .Q(y_weight_1_2_2_reg_1761[10]),
        .R(1'b0));
  FDRE \y_weight_1_2_2_reg_1761_reg[1] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(y_weight_1_2_2_fu_1094_p2[1]),
        .Q(y_weight_1_2_2_reg_1761[1]),
        .R(1'b0));
  FDRE \y_weight_1_2_2_reg_1761_reg[2] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(y_weight_1_2_2_fu_1094_p2[2]),
        .Q(y_weight_1_2_2_reg_1761[2]),
        .R(1'b0));
  FDRE \y_weight_1_2_2_reg_1761_reg[3] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(y_weight_1_2_2_fu_1094_p2[3]),
        .Q(y_weight_1_2_2_reg_1761[3]),
        .R(1'b0));
  FDRE \y_weight_1_2_2_reg_1761_reg[4] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(y_weight_1_2_2_fu_1094_p2[4]),
        .Q(y_weight_1_2_2_reg_1761[4]),
        .R(1'b0));
  FDRE \y_weight_1_2_2_reg_1761_reg[5] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(y_weight_1_2_2_fu_1094_p2[5]),
        .Q(y_weight_1_2_2_reg_1761[5]),
        .R(1'b0));
  FDRE \y_weight_1_2_2_reg_1761_reg[6] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(y_weight_1_2_2_fu_1094_p2[6]),
        .Q(y_weight_1_2_2_reg_1761[6]),
        .R(1'b0));
  FDRE \y_weight_1_2_2_reg_1761_reg[7] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(y_weight_1_2_2_fu_1094_p2[7]),
        .Q(y_weight_1_2_2_reg_1761[7]),
        .R(1'b0));
  FDRE \y_weight_1_2_2_reg_1761_reg[8] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(y_weight_1_2_2_fu_1094_p2[8]),
        .Q(y_weight_1_2_2_reg_1761[8]),
        .R(1'b0));
  FDRE \y_weight_1_2_2_reg_1761_reg[9] 
       (.C(ap_clk),
        .CE(tmp_32_reg_17660),
        .D(y_weight_1_2_2_fu_1094_p2[9]),
        .Q(y_weight_1_2_2_reg_1761[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_2_2_reg_1797[0]_i_11 
       (.I0(tmp_24_reg_1731[3]),
        .I1(superCache_U_n_60),
        .I2(tmp8_reg_1782[3]),
        .O(\y_weight_2_2_reg_1797[0]_i_11_n_6 ));
  LUT5 #(
    .INIT(32'h69696900)) 
    \y_weight_2_2_reg_1797[0]_i_2 
       (.I0(tmp8_reg_1782[2]),
        .I1(superCache_U_n_61),
        .I2(tmp_24_reg_1731[2]),
        .I3(superCache_U_n_62),
        .I4(tmp8_reg_1782[1]),
        .O(\y_weight_2_2_reg_1797[0]_i_2_n_6 ));
  LUT3 #(
    .INIT(8'h41)) 
    \y_weight_2_2_reg_1797[0]_i_3 
       (.I0(tmp_24_reg_1731[1]),
        .I1(superCache_U_n_62),
        .I2(tmp8_reg_1782[1]),
        .O(\y_weight_2_2_reg_1797[0]_i_3_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_2_2_reg_1797[0]_i_4 
       (.I0(superCache_U_n_62),
        .I1(tmp8_reg_1782[1]),
        .I2(tmp_24_reg_1731[1]),
        .O(\y_weight_2_2_reg_1797[0]_i_4_n_6 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_2_2_reg_1797[0]_i_6 
       (.I0(\y_weight_2_2_reg_1797[0]_i_2_n_6 ),
        .I1(\y_weight_2_2_reg_1797[0]_i_11_n_6 ),
        .I2(superCache_U_n_61),
        .I3(tmp8_reg_1782[2]),
        .I4(tmp_24_reg_1731[2]),
        .O(\y_weight_2_2_reg_1797[0]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \y_weight_2_2_reg_1797[0]_i_7 
       (.I0(\y_weight_2_2_reg_1797[0]_i_3_n_6 ),
        .I1(tmp_24_reg_1731[2]),
        .I2(superCache_U_n_61),
        .I3(tmp8_reg_1782[2]),
        .I4(tmp8_reg_1782[1]),
        .I5(superCache_U_n_62),
        .O(\y_weight_2_2_reg_1797[0]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'hB)) 
    \y_weight_2_2_reg_1797[10]_i_18 
       (.I0(tmp_18_reg_1691[7]),
        .I1(tmp_27_reg_1741[7]),
        .O(\y_weight_2_2_reg_1797[10]_i_18_n_6 ));
  LUT5 #(
    .INIT(32'hD40000D4)) 
    \y_weight_2_2_reg_1797[10]_i_3 
       (.I0(tmp_24_reg_1731[7]),
        .I1(tmp8_reg_1782[7]),
        .I2(superCache_U_n_64),
        .I3(superCache_U_n_63),
        .I4(tmp8_reg_1782[8]),
        .O(\y_weight_2_2_reg_1797[10]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_2_2_reg_1797[10]_i_4 
       (.I0(tmp8_reg_1782[7]),
        .I1(superCache_U_n_64),
        .I2(tmp_24_reg_1731[7]),
        .I3(tmp_24_reg_1731[6]),
        .I4(tmp8_reg_1782[6]),
        .I5(superCache_U_n_65),
        .O(\y_weight_2_2_reg_1797[10]_i_4_n_6 ));
  LUT4 #(
    .INIT(16'h01FE)) 
    \y_weight_2_2_reg_1797[10]_i_5 
       (.I0(superCache_U_n_68),
        .I1(tmp8_reg_1782[8]),
        .I2(superCache_U_n_63),
        .I3(superCache_U_n_67),
        .O(\y_weight_2_2_reg_1797[10]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'h718EFF00FF008E71)) 
    \y_weight_2_2_reg_1797[10]_i_6 
       (.I0(superCache_U_n_64),
        .I1(tmp8_reg_1782[7]),
        .I2(tmp_24_reg_1731[7]),
        .I3(superCache_U_n_68),
        .I4(tmp8_reg_1782[8]),
        .I5(superCache_U_n_63),
        .O(\y_weight_2_2_reg_1797[10]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \y_weight_2_2_reg_1797[10]_i_7 
       (.I0(\y_weight_2_2_reg_1797[10]_i_4_n_6 ),
        .I1(tmp8_reg_1782[8]),
        .I2(superCache_U_n_63),
        .I3(superCache_U_n_64),
        .I4(tmp8_reg_1782[7]),
        .I5(tmp_24_reg_1731[7]),
        .O(\y_weight_2_2_reg_1797[10]_i_7_n_6 ));
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_2_2_reg_1797[4]_i_10 
       (.I0(tmp_24_reg_1731[7]),
        .I1(superCache_U_n_64),
        .I2(tmp8_reg_1782[7]),
        .O(\y_weight_2_2_reg_1797[4]_i_10_n_6 ));
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_2_2_reg_1797[4]_i_11 
       (.I0(tmp_24_reg_1731[6]),
        .I1(superCache_U_n_65),
        .I2(tmp8_reg_1782[6]),
        .O(\y_weight_2_2_reg_1797[4]_i_11_n_6 ));
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_2_2_reg_1797[4]_i_12 
       (.I0(tmp_24_reg_1731[5]),
        .I1(superCache_U_n_66),
        .I2(tmp8_reg_1782[5]),
        .O(\y_weight_2_2_reg_1797[4]_i_12_n_6 ));
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_2_2_reg_1797[4]_i_13 
       (.I0(tmp_24_reg_1731[4]),
        .I1(superCache_U_n_59),
        .I2(tmp8_reg_1782[4]),
        .O(\y_weight_2_2_reg_1797[4]_i_13_n_6 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_2_2_reg_1797[4]_i_2 
       (.I0(tmp8_reg_1782[6]),
        .I1(superCache_U_n_65),
        .I2(tmp_24_reg_1731[6]),
        .I3(tmp_24_reg_1731[5]),
        .I4(tmp8_reg_1782[5]),
        .I5(superCache_U_n_66),
        .O(\y_weight_2_2_reg_1797[4]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_2_2_reg_1797[4]_i_3 
       (.I0(tmp8_reg_1782[5]),
        .I1(superCache_U_n_66),
        .I2(tmp_24_reg_1731[5]),
        .I3(tmp_24_reg_1731[4]),
        .I4(tmp8_reg_1782[4]),
        .I5(superCache_U_n_59),
        .O(\y_weight_2_2_reg_1797[4]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_2_2_reg_1797[4]_i_4 
       (.I0(tmp8_reg_1782[4]),
        .I1(superCache_U_n_59),
        .I2(tmp_24_reg_1731[4]),
        .I3(tmp_24_reg_1731[3]),
        .I4(tmp8_reg_1782[3]),
        .I5(superCache_U_n_60),
        .O(\y_weight_2_2_reg_1797[4]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_2_2_reg_1797[4]_i_5 
       (.I0(tmp8_reg_1782[3]),
        .I1(superCache_U_n_60),
        .I2(tmp_24_reg_1731[3]),
        .I3(tmp_24_reg_1731[2]),
        .I4(tmp8_reg_1782[2]),
        .I5(superCache_U_n_61),
        .O(\y_weight_2_2_reg_1797[4]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_2_2_reg_1797[4]_i_6 
       (.I0(\y_weight_2_2_reg_1797[4]_i_2_n_6 ),
        .I1(\y_weight_2_2_reg_1797[4]_i_10_n_6 ),
        .I2(superCache_U_n_65),
        .I3(tmp8_reg_1782[6]),
        .I4(tmp_24_reg_1731[6]),
        .O(\y_weight_2_2_reg_1797[4]_i_6_n_6 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_2_2_reg_1797[4]_i_7 
       (.I0(\y_weight_2_2_reg_1797[4]_i_3_n_6 ),
        .I1(\y_weight_2_2_reg_1797[4]_i_11_n_6 ),
        .I2(superCache_U_n_66),
        .I3(tmp8_reg_1782[5]),
        .I4(tmp_24_reg_1731[5]),
        .O(\y_weight_2_2_reg_1797[4]_i_7_n_6 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_2_2_reg_1797[4]_i_8 
       (.I0(\y_weight_2_2_reg_1797[4]_i_4_n_6 ),
        .I1(\y_weight_2_2_reg_1797[4]_i_12_n_6 ),
        .I2(superCache_U_n_59),
        .I3(tmp8_reg_1782[4]),
        .I4(tmp_24_reg_1731[4]),
        .O(\y_weight_2_2_reg_1797[4]_i_8_n_6 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_2_2_reg_1797[4]_i_9 
       (.I0(\y_weight_2_2_reg_1797[4]_i_5_n_6 ),
        .I1(\y_weight_2_2_reg_1797[4]_i_13_n_6 ),
        .I2(superCache_U_n_60),
        .I3(tmp8_reg_1782[3]),
        .I4(tmp_24_reg_1731[3]),
        .O(\y_weight_2_2_reg_1797[4]_i_9_n_6 ));
  FDRE \y_weight_2_2_reg_1797_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(y_weight_2_2_fu_1316_p2[0]),
        .Q(y_weight_2_2_reg_1797[0]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1797_reg[10] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(y_weight_2_2_fu_1316_p2[10]),
        .Q(y_weight_2_2_reg_1797[10]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1797_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(y_weight_2_2_fu_1316_p2[1]),
        .Q(y_weight_2_2_reg_1797[1]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1797_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(y_weight_2_2_fu_1316_p2[2]),
        .Q(y_weight_2_2_reg_1797[2]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1797_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(y_weight_2_2_fu_1316_p2[3]),
        .Q(y_weight_2_2_reg_1797[3]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1797_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(y_weight_2_2_fu_1316_p2[4]),
        .Q(y_weight_2_2_reg_1797[4]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1797_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(y_weight_2_2_fu_1316_p2[5]),
        .Q(y_weight_2_2_reg_1797[5]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1797_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(y_weight_2_2_fu_1316_p2[6]),
        .Q(y_weight_2_2_reg_1797[6]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1797_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(y_weight_2_2_fu_1316_p2[7]),
        .Q(y_weight_2_2_reg_1797[7]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1797_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(y_weight_2_2_fu_1316_p2[8]),
        .Q(y_weight_2_2_reg_1797[8]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1797_reg[9] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_95),
        .D(y_weight_2_2_fu_1316_p2[9]),
        .Q(y_weight_2_2_reg_1797[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi
   (ap_enable_reg_pp0_iter1_reg,
    ap_NS_fsm1187_out,
    SR,
    ap_start,
    ap_enable_reg_pp0_iter0_reg,
    D,
    out,
    out_pix,
    inter_pix,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_RDATA,
    interrupt,
    ap_enable_reg_pp0_iter0,
    \indvar_flatten_next_reg_1591_reg[8] ,
    \ap_CS_fsm_reg[25] ,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    Q,
    \exitcond_flatten_reg_1587_reg[0] ,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARADDR,
    ap_rst_n_inv,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    gmem1_BVALID,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY,
    ap_done);
  output ap_enable_reg_pp0_iter1_reg;
  output ap_NS_fsm1187_out;
  output [0:0]SR;
  output ap_start;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]D;
  output [1:0]out;
  output [29:0]out_pix;
  output [31:0]inter_pix;
  output [2:0]s_axi_AXILiteS_BVALID;
  output [31:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input ap_enable_reg_pp0_iter0;
  input \indvar_flatten_next_reg_1591_reg[8] ;
  input \ap_CS_fsm_reg[25] ;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input [3:0]Q;
  input \exitcond_flatten_reg_1587_reg[0] ;
  input s_axi_AXILiteS_ARVALID;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input gmem1_BVALID;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;
  input ap_done;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_6 ;
  wire \FSM_onehot_rstate[2]_i_1_n_6 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_rstate_reg_n_6_[0] ;
  wire \FSM_onehot_wstate[1]_i_1_n_6 ;
  wire \FSM_onehot_wstate[2]_i_1_n_6 ;
  wire \FSM_onehot_wstate[3]_i_1_n_6 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_6_[0] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[25] ;
  wire ap_NS_fsm1187_out;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire [7:7]data0;
  wire \exitcond_flatten_reg_1587_reg[0] ;
  wire gmem1_BVALID;
  wire \indvar_flatten_next_reg_1591_reg[8] ;
  wire int_ap_done;
  wire int_ap_done_i_1_n_6;
  wire int_ap_done_i_2_n_6;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_6;
  wire int_auto_restart_i_1_n_6;
  wire int_gie_i_1_n_6;
  wire int_gie_i_2_n_6;
  wire int_gie_reg_n_6;
  wire \int_ier[0]_i_1_n_6 ;
  wire \int_ier[1]_i_1_n_6 ;
  wire \int_ier[1]_i_2_n_6 ;
  wire \int_ier_reg_n_6_[0] ;
  wire [31:0]int_inter_pix0;
  wire \int_inter_pix[31]_i_1_n_6 ;
  wire \int_inter_pix[31]_i_3_n_6 ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_6 ;
  wire \int_isr[1]_i_1_n_6 ;
  wire \int_isr_reg_n_6_[0] ;
  wire [31:0]int_out_pix0;
  wire \int_out_pix[31]_i_1_n_6 ;
  wire \int_out_pix_reg_n_6_[0] ;
  wire \int_out_pix_reg_n_6_[1] ;
  wire [31:0]inter_pix;
  wire interrupt;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire [29:0]out_pix;
  wire p_0_in;
  wire p_1_in;
  wire [31:4]rdata;
  wire \rdata[0]_i_1_n_6 ;
  wire \rdata[0]_i_2_n_6 ;
  wire \rdata[1]_i_1_n_6 ;
  wire \rdata[1]_i_2_n_6 ;
  wire \rdata[2]_i_1_n_6 ;
  wire \rdata[31]_i_3_n_6 ;
  wire \rdata[3]_i_1_n_6 ;
  wire \rdata[7]_i_1_n_6 ;
  wire \rdata[7]_i_2_n_6 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  (* RTL_KEEP = "yes" *) wire [2:0]s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_6_[0] ;
  wire \waddr_reg_n_6_[1] ;
  wire \waddr_reg_n_6_[2] ;
  wire \waddr_reg_n_6_[3] ;
  wire \waddr_reg_n_6_[4] ;

  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_AXILiteS_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(out[1]),
        .O(\FSM_onehot_rstate[2]_i_1_n_6 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_rstate_reg_n_6_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_6 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_6 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID[0]),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(s_axi_AXILiteS_BVALID[2]),
        .I4(s_axi_AXILiteS_BVALID[1]),
        .O(\FSM_onehot_wstate[1]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(s_axi_AXILiteS_BVALID[0]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(s_axi_AXILiteS_BVALID[1]),
        .O(\FSM_onehot_wstate[2]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BVALID[1]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID[2]),
        .O(\FSM_onehot_wstate[3]_i_1_n_6 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_6_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_6 ),
        .Q(s_axi_AXILiteS_BVALID[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_6 ),
        .Q(s_axi_AXILiteS_BVALID[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_6 ),
        .Q(s_axi_AXILiteS_BVALID[2]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(D));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(\indvar_flatten_next_reg_1591_reg[8] ),
        .I1(Q[1]),
        .I2(ap_start),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h0C550C0000000000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_NS_fsm1187_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\indvar_flatten_next_reg_1591_reg[8] ),
        .I3(\ap_CS_fsm_reg[25] ),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    \indvar_flatten_reg_356[20]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(ap_done),
        .I1(int_ap_done_i_2_n_6),
        .I2(ar_hs),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .O(int_ap_done_i_2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_6),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(Q[3]),
        .I2(gmem1_BVALID),
        .I3(int_ap_start3_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_6_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\int_ier[1]_i_2_n_6 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_6),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_6 ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_6_[3] ),
        .I4(data0),
        .O(int_auto_restart_i_1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_6),
        .Q(data0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_gie_i_2_n_6),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_6_[3] ),
        .I4(int_gie_reg_n_6),
        .O(int_gie_i_1_n_6));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_6_[2] ),
        .I1(s_axi_AXILiteS_BVALID[1]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_6_[1] ),
        .I4(\waddr_reg_n_6_[0] ),
        .I5(\waddr_reg_n_6_[4] ),
        .O(int_gie_i_2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_6),
        .Q(int_gie_reg_n_6),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_6 ),
        .I2(\waddr_reg_n_6_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(\int_ier_reg_n_6_[0] ),
        .O(\int_ier[0]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_6 ),
        .I2(\waddr_reg_n_6_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_6_[2] ),
        .I1(s_axi_AXILiteS_BVALID[1]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_6_[1] ),
        .I4(\waddr_reg_n_6_[0] ),
        .I5(\waddr_reg_n_6_[4] ),
        .O(\int_ier[1]_i_2_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_6 ),
        .Q(\int_ier_reg_n_6_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_6 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[0]),
        .O(int_inter_pix0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[10]),
        .O(int_inter_pix0[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[11]),
        .O(int_inter_pix0[11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[12]),
        .O(int_inter_pix0[12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[13]),
        .O(int_inter_pix0[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[14]),
        .O(int_inter_pix0[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[15]),
        .O(int_inter_pix0[15]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[16]),
        .O(int_inter_pix0[16]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[17]),
        .O(int_inter_pix0[17]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[18]),
        .O(int_inter_pix0[18]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[19]),
        .O(int_inter_pix0[19]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[1]),
        .O(int_inter_pix0[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[20]),
        .O(int_inter_pix0[20]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[21]),
        .O(int_inter_pix0[21]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[22]),
        .O(int_inter_pix0[22]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[23]),
        .O(int_inter_pix0[23]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[24]),
        .O(int_inter_pix0[24]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[25]),
        .O(int_inter_pix0[25]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[26]),
        .O(int_inter_pix0[26]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[27]),
        .O(int_inter_pix0[27]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[28]),
        .O(int_inter_pix0[28]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[29]),
        .O(int_inter_pix0[29]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[2]),
        .O(int_inter_pix0[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[30]),
        .O(int_inter_pix0[30]));
  LUT2 #(
    .INIT(4'h1)) 
    \int_inter_pix[31]_i_1 
       (.I0(\waddr_reg_n_6_[3] ),
        .I1(\int_inter_pix[31]_i_3_n_6 ),
        .O(\int_inter_pix[31]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[31]),
        .O(int_inter_pix0[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \int_inter_pix[31]_i_3 
       (.I0(\waddr_reg_n_6_[0] ),
        .I1(\waddr_reg_n_6_[1] ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(s_axi_AXILiteS_BVALID[1]),
        .I4(\waddr_reg_n_6_[4] ),
        .I5(\waddr_reg_n_6_[2] ),
        .O(\int_inter_pix[31]_i_3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[3]),
        .O(int_inter_pix0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[4]),
        .O(int_inter_pix0[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[5]),
        .O(int_inter_pix0[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[6]),
        .O(int_inter_pix0[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[7]),
        .O(int_inter_pix0[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[8]),
        .O(int_inter_pix0[8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[9]),
        .O(int_inter_pix0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[0] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[0]),
        .Q(inter_pix[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[10] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[10]),
        .Q(inter_pix[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[11] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[11]),
        .Q(inter_pix[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[12] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[12]),
        .Q(inter_pix[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[13] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[13]),
        .Q(inter_pix[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[14] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[14]),
        .Q(inter_pix[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[15] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[15]),
        .Q(inter_pix[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[16] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[16]),
        .Q(inter_pix[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[17] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[17]),
        .Q(inter_pix[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[18] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[18]),
        .Q(inter_pix[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[19] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[19]),
        .Q(inter_pix[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[1] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[1]),
        .Q(inter_pix[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[20] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[20]),
        .Q(inter_pix[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[21] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[21]),
        .Q(inter_pix[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[22] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[22]),
        .Q(inter_pix[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[23] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[23]),
        .Q(inter_pix[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[24] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[24]),
        .Q(inter_pix[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[25] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[25]),
        .Q(inter_pix[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[26] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[26]),
        .Q(inter_pix[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[27] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[27]),
        .Q(inter_pix[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[28] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[28]),
        .Q(inter_pix[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[29] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[29]),
        .Q(inter_pix[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[2] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[2]),
        .Q(inter_pix[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[30] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[30]),
        .Q(inter_pix[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[31] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[31]),
        .Q(inter_pix[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[3] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[3]),
        .Q(inter_pix[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[4] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[4]),
        .Q(inter_pix[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[5] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[5]),
        .Q(inter_pix[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[6] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[6]),
        .Q(inter_pix[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[7] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[7]),
        .Q(inter_pix[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[8] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[8]),
        .Q(inter_pix[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[9] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_6 ),
        .D(int_inter_pix0[9]),
        .Q(inter_pix[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_6_[0] ),
        .I3(gmem1_BVALID),
        .I4(Q[3]),
        .I5(\int_isr_reg_n_6_[0] ),
        .O(\int_isr[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(int_gie_i_2_n_6),
        .I1(\waddr_reg_n_6_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(gmem1_BVALID),
        .I4(Q[3]),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_6 ),
        .Q(\int_isr_reg_n_6_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_6 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_pix_reg_n_6_[0] ),
        .O(int_out_pix0[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[8]),
        .O(int_out_pix0[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[9]),
        .O(int_out_pix0[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[10]),
        .O(int_out_pix0[12]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[11]),
        .O(int_out_pix0[13]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[12]),
        .O(int_out_pix0[14]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[13]),
        .O(int_out_pix0[15]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[14]),
        .O(int_out_pix0[16]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[15]),
        .O(int_out_pix0[17]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[16]),
        .O(int_out_pix0[18]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[17]),
        .O(int_out_pix0[19]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_pix_reg_n_6_[1] ),
        .O(int_out_pix0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[18]),
        .O(int_out_pix0[20]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[19]),
        .O(int_out_pix0[21]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[20]),
        .O(int_out_pix0[22]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[21]),
        .O(int_out_pix0[23]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[22]),
        .O(int_out_pix0[24]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[23]),
        .O(int_out_pix0[25]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[24]),
        .O(int_out_pix0[26]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[25]),
        .O(int_out_pix0[27]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[26]),
        .O(int_out_pix0[28]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[27]),
        .O(int_out_pix0[29]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[0]),
        .O(int_out_pix0[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[28]),
        .O(int_out_pix0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_out_pix[31]_i_1 
       (.I0(\waddr_reg_n_6_[3] ),
        .I1(\int_inter_pix[31]_i_3_n_6 ),
        .O(\int_out_pix[31]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[29]),
        .O(int_out_pix0[31]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[1]),
        .O(int_out_pix0[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[2]),
        .O(int_out_pix0[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[3]),
        .O(int_out_pix0[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[4]),
        .O(int_out_pix0[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[5]),
        .O(int_out_pix0[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[6]),
        .O(int_out_pix0[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[7]),
        .O(int_out_pix0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[0]),
        .Q(\int_out_pix_reg_n_6_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[10]),
        .Q(out_pix[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[11]),
        .Q(out_pix[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[12]),
        .Q(out_pix[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[13]),
        .Q(out_pix[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[14]),
        .Q(out_pix[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[15]),
        .Q(out_pix[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[16]),
        .Q(out_pix[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[17]),
        .Q(out_pix[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[18]),
        .Q(out_pix[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[19]),
        .Q(out_pix[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[1]),
        .Q(\int_out_pix_reg_n_6_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[20]),
        .Q(out_pix[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[21]),
        .Q(out_pix[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[22]),
        .Q(out_pix[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[23]),
        .Q(out_pix[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[24]),
        .Q(out_pix[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[25]),
        .Q(out_pix[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[26]),
        .Q(out_pix[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[27]),
        .Q(out_pix[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[28]),
        .Q(out_pix[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[29]),
        .Q(out_pix[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[2]),
        .Q(out_pix[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[30]),
        .Q(out_pix[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[31]),
        .Q(out_pix[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[3]),
        .Q(out_pix[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[4]),
        .Q(out_pix[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[5]),
        .Q(out_pix[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[6]),
        .Q(out_pix[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[7]),
        .Q(out_pix[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[8]),
        .Q(out_pix[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_6 ),
        .D(int_out_pix0[9]),
        .Q(out_pix[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_6),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_6_[0] ),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h45404540FFFF0000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(\int_out_pix_reg_n_6_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(inter_pix[0]),
        .I4(\rdata[0]_i_2_n_6 ),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_6_[0] ),
        .I1(int_gie_reg_n_6),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_ier_reg_n_6_[0] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[10]_i_1 
       (.I0(out_pix[8]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[10]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[11]_i_1 
       (.I0(out_pix[9]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[11]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[12]_i_1 
       (.I0(out_pix[10]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[12]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[13]_i_1 
       (.I0(out_pix[11]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[13]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[14]_i_1 
       (.I0(out_pix[12]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[14]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[15]_i_1 
       (.I0(out_pix[13]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[15]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[16]_i_1 
       (.I0(out_pix[14]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[16]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[17]_i_1 
       (.I0(out_pix[15]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[17]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[18]_i_1 
       (.I0(out_pix[16]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[18]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[19]_i_1 
       (.I0(out_pix[17]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[19]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hAEAAAEAEAEAAAAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_6 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_out_pix_reg_n_6_[1] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(inter_pix[1]),
        .O(\rdata[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[1]_i_2 
       (.I0(int_ap_done),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(p_0_in),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(p_1_in),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[20]_i_1 
       (.I0(out_pix[18]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[20]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[21]_i_1 
       (.I0(out_pix[19]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[21]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[22]_i_1 
       (.I0(out_pix[20]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[22]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[23]_i_1 
       (.I0(out_pix[21]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[23]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[24]_i_1 
       (.I0(out_pix[22]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[24]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[25]_i_1 
       (.I0(out_pix[23]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[25]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[26]_i_1 
       (.I0(out_pix[24]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[26]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[27]_i_1 
       (.I0(out_pix[25]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[27]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[28]_i_1 
       (.I0(out_pix[26]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[28]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[29]_i_1 
       (.I0(out_pix[27]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[29]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[2]_i_1 
       (.I0(out_pix[0]),
        .I1(inter_pix[2]),
        .I2(int_ap_idle),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[2]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[30]_i_1 
       (.I0(out_pix[28]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[30]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(out[0]),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[31]_i_2 
       (.I0(out_pix[29]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[31]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \rdata[31]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[31]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[3]_i_1 
       (.I0(out_pix[1]),
        .I1(inter_pix[3]),
        .I2(int_ap_ready),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[3]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[4]_i_1 
       (.I0(out_pix[2]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[4]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[5]_i_1 
       (.I0(out_pix[3]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[5]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[6]_i_1 
       (.I0(out_pix[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[6]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[6]));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[7]_i_1 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[7]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[7]_i_2 
       (.I0(out_pix[5]),
        .I1(inter_pix[7]),
        .I2(data0),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[7]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[8]_i_1 
       (.I0(out_pix[6]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[8]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[9]_i_1 
       (.I0(out_pix[7]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[9]),
        .I5(\rdata[31]_i_3_n_6 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_6 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(\rdata[7]_i_1_n_6 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_6 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(\rdata[7]_i_1_n_6 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_6 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[7]_i_1_n_6 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_6 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[7]_i_1_n_6 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_2_n_6 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[7]_i_1_n_6 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_5_cast_reg_1581[31]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_NS_fsm1187_out));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_BVALID[0]),
        .I1(s_axi_AXILiteS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_6_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_6_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_6_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_6_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi
   (D,
    m_axi_gmem0_RREADY,
    E,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    I_RVALID,
    m_axi_gmem0_ARADDR,
    ARLEN,
    I_RDATA,
    m_axi_gmem0_ARVALID,
    ap_reg_ioackin_gmem0_ARREADY,
    \exitcond_flatten_reg_1587_reg[0] ,
    ap_enable_reg_pp0_iter0,
    \or_cond_mid2_reg_1613_reg[0] ,
    \tmp_1_mid2_reg_1603_reg[0] ,
    Q,
    \exitcond_flatten_reg_1587_reg[0]_0 ,
    \tmp_1_mid2_reg_1603_reg[0]_0 ,
    \gmem0_addr_reg_1655_reg[31] ,
    \gmem0_addr_1_reg_1638_reg[31] ,
    m_axi_gmem0_RVALID,
    ap_rst_n,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_ARREADY,
    gmem0_RREADY);
  output [1:0]D;
  output m_axi_gmem0_RREADY;
  output [0:0]E;
  output ap_reg_ioackin_gmem1_AWREADY_reg;
  output I_RVALID;
  output [29:0]m_axi_gmem0_ARADDR;
  output [3:0]ARLEN;
  output [7:0]I_RDATA;
  output m_axi_gmem0_ARVALID;
  input ap_reg_ioackin_gmem0_ARREADY;
  input \exitcond_flatten_reg_1587_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input \or_cond_mid2_reg_1613_reg[0] ;
  input \tmp_1_mid2_reg_1603_reg[0] ;
  input [2:0]Q;
  input \exitcond_flatten_reg_1587_reg[0]_0 ;
  input \tmp_1_mid2_reg_1603_reg[0]_0 ;
  input [31:0]\gmem0_addr_reg_1655_reg[31] ;
  input [31:0]\gmem0_addr_1_reg_1638_reg[31] ;
  input m_axi_gmem0_RVALID;
  input ap_rst_n;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [32:0]m_axi_gmem0_RLAST;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_ARREADY;
  input gmem0_RREADY;

  wire [3:0]ARLEN;
  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]I_RDATA;
  wire I_RVALID;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_reg_ioackin_gmem0_ARREADY;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \exitcond_flatten_reg_1587_reg[0] ;
  wire \exitcond_flatten_reg_1587_reg[0]_0 ;
  wire gmem0_RREADY;
  wire [31:0]\gmem0_addr_1_reg_1638_reg[31] ;
  wire [31:0]\gmem0_addr_reg_1655_reg[31] ;
  wire [29:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [32:0]m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  wire \or_cond_mid2_reg_1613_reg[0] ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ;
  wire \tmp_1_mid2_reg_1603_reg[0] ;
  wire \tmp_1_mid2_reg_1603_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read bus_read
       (.ARLEN(ARLEN),
        .D(D),
        .E(E),
        .I_RDATA(I_RDATA),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_reg_ioackin_gmem0_ARREADY(ap_reg_ioackin_gmem0_ARREADY),
        .ap_reg_ioackin_gmem1_AWREADY_reg(ap_reg_ioackin_gmem1_AWREADY_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\exitcond_flatten_reg_1587_reg[0] (\exitcond_flatten_reg_1587_reg[0] ),
        .\exitcond_flatten_reg_1587_reg[0]_0 (\exitcond_flatten_reg_1587_reg[0]_0 ),
        .gmem0_RREADY(gmem0_RREADY),
        .\gmem0_addr_1_reg_1638_reg[31] (\gmem0_addr_1_reg_1638_reg[31] ),
        .\gmem0_addr_reg_1655_reg[31] (\gmem0_addr_reg_1655_reg[31] ),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] (\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .\or_cond_mid2_reg_1613_reg[0] (\or_cond_mid2_reg_1613_reg[0] ),
        .rdata_valid(I_RVALID),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ),
        .\tmp_1_mid2_reg_1603_reg[0] (\tmp_1_mid2_reg_1603_reg[0] ),
        .\tmp_1_mid2_reg_1603_reg[0]_0 (\tmp_1_mid2_reg_1603_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0
   (m_axi_gmem0_RREADY,
    beat_valid,
    S,
    Q,
    \usedw_reg[7]_0 ,
    DI,
    \bus_wide_gen.data_buf_reg[8] ,
    empty_n_reg_0,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf01_in ,
    ap_clk,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    \bus_wide_gen.last_split ,
    \q_reg[11] ,
    \bus_wide_gen.data_buf1__0 ,
    D);
  output m_axi_gmem0_RREADY;
  output beat_valid;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[7]_0 ;
  output [0:0]DI;
  output \bus_wide_gen.data_buf_reg[8] ;
  output [32:0]empty_n_reg_0;
  output \bus_wide_gen.data_buf_reg[9] ;
  output \bus_wide_gen.data_buf_reg[10] ;
  output \bus_wide_gen.data_buf_reg[11] ;
  output \bus_wide_gen.data_buf_reg[12] ;
  output \bus_wide_gen.data_buf_reg[13] ;
  output \bus_wide_gen.data_buf_reg[14] ;
  output \bus_wide_gen.data_buf_reg[15] ;
  output [7:0]\bus_wide_gen.data_buf01_in ;
  input ap_clk;
  input [32:0]m_axi_gmem0_RLAST;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input \bus_wide_gen.last_split ;
  input [1:0]\q_reg[11] ;
  input \bus_wide_gen.data_buf1__0 ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.last_split ;
  wire \dout_buf[0]_i_1_n_6 ;
  wire \dout_buf[10]_i_1_n_6 ;
  wire \dout_buf[11]_i_1_n_6 ;
  wire \dout_buf[12]_i_1_n_6 ;
  wire \dout_buf[13]_i_1_n_6 ;
  wire \dout_buf[14]_i_1_n_6 ;
  wire \dout_buf[15]_i_1_n_6 ;
  wire \dout_buf[16]_i_1_n_6 ;
  wire \dout_buf[17]_i_1_n_6 ;
  wire \dout_buf[18]_i_1_n_6 ;
  wire \dout_buf[19]_i_1_n_6 ;
  wire \dout_buf[1]_i_1_n_6 ;
  wire \dout_buf[20]_i_1_n_6 ;
  wire \dout_buf[21]_i_1_n_6 ;
  wire \dout_buf[22]_i_1_n_6 ;
  wire \dout_buf[23]_i_1_n_6 ;
  wire \dout_buf[24]_i_1_n_6 ;
  wire \dout_buf[25]_i_1_n_6 ;
  wire \dout_buf[26]_i_1_n_6 ;
  wire \dout_buf[27]_i_1_n_6 ;
  wire \dout_buf[28]_i_1_n_6 ;
  wire \dout_buf[29]_i_1_n_6 ;
  wire \dout_buf[2]_i_1_n_6 ;
  wire \dout_buf[30]_i_1_n_6 ;
  wire \dout_buf[31]_i_1_n_6 ;
  wire \dout_buf[34]_i_2_n_6 ;
  wire \dout_buf[3]_i_1_n_6 ;
  wire \dout_buf[4]_i_1_n_6 ;
  wire \dout_buf[5]_i_1_n_6 ;
  wire \dout_buf[6]_i_1_n_6 ;
  wire \dout_buf[7]_i_1_n_6 ;
  wire \dout_buf[8]_i_1_n_6 ;
  wire \dout_buf[9]_i_1_n_6 ;
  wire dout_valid_i_1_n_6;
  wire empty_n_i_1_n_6;
  wire empty_n_i_2__0_n_6;
  wire empty_n_i_3__0_n_6;
  wire [32:0]empty_n_reg_0;
  wire empty_n_reg_n_6;
  wire full_n_i_1_n_6;
  wire full_n_i_3_n_6;
  wire [32:0]m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire mem_reg_i_10_n_6;
  wire mem_reg_i_11_n_6;
  wire mem_reg_i_12_n_6;
  wire mem_reg_i_13_n_6;
  wire mem_reg_i_14_n_6;
  wire mem_reg_i_9_n_6;
  wire mem_reg_n_38;
  wire mem_reg_n_39;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [1:0]\q_reg[11] ;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_6;
  wire \usedw[0]_i_1_n_6 ;
  wire \usedw[7]_i_1_n_6 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_6 ;
  wire \waddr[1]_i_1_n_6 ;
  wire \waddr[2]_i_1_n_6 ;
  wire \waddr[3]_i_1_n_6 ;
  wire \waddr[4]_i_1__0_n_6 ;
  wire \waddr[5]_i_1_n_6 ;
  wire \waddr[6]_i_1_n_6 ;
  wire \waddr[6]_i_2_n_6 ;
  wire \waddr[7]_i_2_n_6 ;
  wire \waddr[7]_i_3_n_6 ;
  wire \waddr[7]_i_4_n_6 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(empty_n_reg_0[0]),
        .I1(empty_n_reg_0[16]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[24]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[8]),
        .O(\bus_wide_gen.data_buf01_in [0]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(empty_n_reg_0[18]),
        .I1(empty_n_reg_0[26]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[10]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[10] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(empty_n_reg_0[19]),
        .I1(empty_n_reg_0[27]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[11]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[11] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(empty_n_reg_0[20]),
        .I1(empty_n_reg_0[28]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[12]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[12] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(empty_n_reg_0[21]),
        .I1(empty_n_reg_0[29]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[13]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[13] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(empty_n_reg_0[22]),
        .I1(empty_n_reg_0[30]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[14]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[14] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(empty_n_reg_0[23]),
        .I1(empty_n_reg_0[31]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[15]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[15] ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(empty_n_reg_0[1]),
        .I1(empty_n_reg_0[17]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[25]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[9]),
        .O(\bus_wide_gen.data_buf01_in [1]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(empty_n_reg_0[2]),
        .I1(empty_n_reg_0[18]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[26]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[10]),
        .O(\bus_wide_gen.data_buf01_in [2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(empty_n_reg_0[3]),
        .I1(empty_n_reg_0[19]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[27]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[11]),
        .O(\bus_wide_gen.data_buf01_in [3]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(empty_n_reg_0[4]),
        .I1(empty_n_reg_0[20]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[28]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[12]),
        .O(\bus_wide_gen.data_buf01_in [4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(empty_n_reg_0[5]),
        .I1(empty_n_reg_0[21]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[29]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[13]),
        .O(\bus_wide_gen.data_buf01_in [5]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(empty_n_reg_0[6]),
        .I1(empty_n_reg_0[22]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[30]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[14]),
        .O(\bus_wide_gen.data_buf01_in [6]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(empty_n_reg_0[7]),
        .I1(empty_n_reg_0[23]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[31]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[15]),
        .O(\bus_wide_gen.data_buf01_in [7]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(empty_n_reg_0[16]),
        .I1(empty_n_reg_0[24]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[8]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(empty_n_reg_0[17]),
        .I1(empty_n_reg_0[25]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[9]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_6 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_6 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \dout_buf[34]_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_n_6),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_6 ),
        .Q(empty_n_reg_0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_6 ),
        .Q(empty_n_reg_0[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_6 ),
        .Q(empty_n_reg_0[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_6 ),
        .Q(empty_n_reg_0[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_6 ),
        .Q(empty_n_reg_0[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_6 ),
        .Q(empty_n_reg_0[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_6 ),
        .Q(empty_n_reg_0[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_6 ),
        .Q(empty_n_reg_0[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_6 ),
        .Q(empty_n_reg_0[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_6 ),
        .Q(empty_n_reg_0[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_6 ),
        .Q(empty_n_reg_0[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_6 ),
        .Q(empty_n_reg_0[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_6 ),
        .Q(empty_n_reg_0[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_6 ),
        .Q(empty_n_reg_0[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_6 ),
        .Q(empty_n_reg_0[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_6 ),
        .Q(empty_n_reg_0[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_6 ),
        .Q(empty_n_reg_0[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_6 ),
        .Q(empty_n_reg_0[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_6 ),
        .Q(empty_n_reg_0[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_6 ),
        .Q(empty_n_reg_0[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_6 ),
        .Q(empty_n_reg_0[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_6 ),
        .Q(empty_n_reg_0[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_6 ),
        .Q(empty_n_reg_0[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_6 ),
        .Q(empty_n_reg_0[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_6 ),
        .Q(empty_n_reg_0[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_6 ),
        .Q(empty_n_reg_0[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_6 ),
        .Q(empty_n_reg_0[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_6 ),
        .Q(empty_n_reg_0[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_6 ),
        .Q(empty_n_reg_0[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_6 ),
        .Q(empty_n_reg_0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_6 ),
        .Q(empty_n_reg_0[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_6 ),
        .Q(empty_n_reg_0[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_6 ),
        .Q(empty_n_reg_0[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_6),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split ),
        .O(dout_valid_i_1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_6),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_6),
        .I1(Q[4]),
        .I2(empty_n_i_3__0_n_6),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_6),
        .O(empty_n_i_1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(empty_n_i_2__0_n_6));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(empty_n_i_3__0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_6),
        .Q(empty_n_reg_n_6),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(m_axi_gmem0_RVALID),
        .I3(m_axi_gmem0_RREADY),
        .I4(pop),
        .O(full_n_i_1_n_6));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(usedw_reg__0[7]),
        .I3(usedw_reg__0[6]),
        .I4(full_n_i_3_n_6),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3_n_6));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_6),
        .Q(m_axi_gmem0_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(m_axi_gmem0_RLAST[15:0]),
        .DIBDI(m_axi_gmem0_RLAST[31:16]),
        .DIPADIP(m_axi_gmem0_RRESP),
        .DIPBDIP({1'b1,m_axi_gmem0_RLAST[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_38,mem_reg_n_39}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_gmem0_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID}));
  LUT6 #(
    .INIT(64'h6666AAAAAAA2AAAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_6),
        .I3(mem_reg_i_10_n_6),
        .I4(pop),
        .I5(mem_reg_i_11_n_6),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_10
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(mem_reg_i_10_n_6));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_11
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_11_n_6));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_12
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(mem_reg_i_14_n_6),
        .O(mem_reg_i_12_n_6));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_13
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_13_n_6));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_14
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_14_n_6));
  LUT6 #(
    .INIT(64'h3333CCCCCCC4CCCC)) 
    mem_reg_i_2
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_6),
        .I3(mem_reg_i_10_n_6),
        .I4(pop),
        .I5(mem_reg_i_11_n_6),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h38B0)) 
    mem_reg_i_3
       (.I0(mem_reg_i_12_n_6),
        .I1(pop),
        .I2(raddr[5]),
        .I3(mem_reg_i_13_n_6),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hB0B038B0B0B0B0B0)) 
    mem_reg_i_4
       (.I0(mem_reg_i_12_n_6),
        .I1(pop),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_9_n_6),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h38B0B0B0B0B0B0B0)) 
    mem_reg_i_5
       (.I0(mem_reg_i_12_n_6),
        .I1(pop),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'hF0F0FFFF0F070000)) 
    mem_reg_i_6
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_6),
        .I3(mem_reg_i_10_n_6),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_9
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_9_n_6));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_0_out_carry_i_1
       (.I0(m_axi_gmem0_RVALID),
        .I1(m_axi_gmem0_RREADY),
        .I2(pop),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_gmem0_RREADY),
        .I3(m_axi_gmem0_RVALID),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[32]),
        .Q(q_tmp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(show_ahead_i_2_n_6),
        .I4(Q[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    show_ahead_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(m_axi_gmem0_RREADY),
        .I3(m_axi_gmem0_RVALID),
        .I4(usedw_reg__0[6]),
        .I5(usedw_reg__0[7]),
        .O(show_ahead_i_2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1_n_6 ));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[7]_i_1 
       (.I0(m_axi_gmem0_RREADY),
        .I1(m_axi_gmem0_RVALID),
        .I2(pop),
        .O(\usedw[7]_i_1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(\usedw[0]_i_1_n_6 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(D[5]),
        .Q(usedw_reg__0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(D[6]),
        .Q(usedw_reg__0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_6 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_gmem0_RREADY),
        .I1(m_axi_gmem0_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_6 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_6 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_6 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_6 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_6 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_6 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_6 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_6 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_6 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_6 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo
   (fifo_burst_ready,
    \bus_wide_gen.data_buf_reg[31] ,
    SR,
    \bus_wide_gen.last_split ,
    D,
    \bus_wide_gen.data_buf1__0 ,
    in,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    pout17_out,
    push,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.data_buf_reg[24] ,
    \could_multi_bursts.araddr_buf_reg[31] ,
    \bus_wide_gen.rdata_valid_t_reg ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \dout_buf_reg[23] ,
    Q,
    \dout_buf_reg[34] ,
    \dout_buf_reg[22] ,
    \dout_buf_reg[21] ,
    \dout_buf_reg[20] ,
    \dout_buf_reg[19] ,
    \dout_buf_reg[18] ,
    \dout_buf_reg[17] ,
    \dout_buf_reg[16] ,
    \bus_wide_gen.data_buf01_in ,
    \sect_len_buf_reg[9] ,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[0] ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    beat_valid,
    empty_n_reg_0,
    data_vld_reg_0,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.len_cnt_reg[7] ,
    \bus_wide_gen.data_buf_reg[24]_0 ,
    \bus_wide_gen.data_buf_reg[25] ,
    \bus_wide_gen.data_buf_reg[26] ,
    \bus_wide_gen.data_buf_reg[27] ,
    \bus_wide_gen.data_buf_reg[28] ,
    \bus_wide_gen.data_buf_reg[29] ,
    \bus_wide_gen.data_buf_reg[30] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \bus_wide_gen.len_cnt_reg[1] ,
    \could_multi_bursts.next_loop ,
    m_axi_gmem0_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.sect_handling_reg ,
    fifo_rctl_ready,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_addr_buf_reg[1] ,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg_0 );
  output fifo_burst_ready;
  output \bus_wide_gen.data_buf_reg[31] ;
  output [0:0]SR;
  output \bus_wide_gen.last_split ;
  output [23:0]D;
  output \bus_wide_gen.data_buf1__0 ;
  output [3:0]in;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  output \could_multi_bursts.arlen_buf_reg[3]_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output pout17_out;
  output push;
  output [1:0]\bus_wide_gen.data_buf_reg[23] ;
  output \bus_wide_gen.data_buf_reg[24] ;
  output \could_multi_bursts.araddr_buf_reg[31] ;
  output \bus_wide_gen.rdata_valid_t_reg ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input \dout_buf_reg[23] ;
  input [15:0]Q;
  input [32:0]\dout_buf_reg[34] ;
  input \dout_buf_reg[22] ;
  input \dout_buf_reg[21] ;
  input \dout_buf_reg[20] ;
  input \dout_buf_reg[19] ;
  input \dout_buf_reg[18] ;
  input \dout_buf_reg[17] ;
  input \dout_buf_reg[16] ;
  input [7:0]\bus_wide_gen.data_buf01_in ;
  input [9:0]\sect_len_buf_reg[9] ;
  input \sect_end_buf_reg[1] ;
  input \sect_end_buf_reg[0] ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input beat_valid;
  input empty_n_reg_0;
  input data_vld_reg_0;
  input \bus_wide_gen.ready_for_data__0 ;
  input [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  input \bus_wide_gen.data_buf_reg[24]_0 ;
  input \bus_wide_gen.data_buf_reg[25] ;
  input \bus_wide_gen.data_buf_reg[26] ;
  input \bus_wide_gen.data_buf_reg[27] ;
  input \bus_wide_gen.data_buf_reg[28] ;
  input \bus_wide_gen.data_buf_reg[29] ;
  input \bus_wide_gen.data_buf_reg[30] ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input \bus_wide_gen.len_cnt_reg[1] ;
  input \could_multi_bursts.next_loop ;
  input m_axi_gmem0_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input \could_multi_bursts.sect_handling_reg ;
  input fifo_rctl_ready;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [1:0]\sect_addr_buf_reg[1] ;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;

  wire [23:0]D;
  wire [15:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire burst_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_6 ;
  wire \bus_wide_gen.data_buf[23]_i_3_n_6 ;
  wire \bus_wide_gen.data_buf[23]_i_5_n_6 ;
  wire \bus_wide_gen.data_buf[23]_i_6_n_6 ;
  wire [1:0]\bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[24] ;
  wire \bus_wide_gen.data_buf_reg[24]_0 ;
  wire \bus_wide_gen.data_buf_reg[25] ;
  wire \bus_wide_gen.data_buf_reg[26] ;
  wire \bus_wide_gen.data_buf_reg[27] ;
  wire \bus_wide_gen.data_buf_reg[28] ;
  wire \bus_wide_gen.data_buf_reg[29] ;
  wire \bus_wide_gen.data_buf_reg[30] ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[1] ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.next_split__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [1:0]\bus_wide_gen.split_cnt__1 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2_n_6 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_6_n_6 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [1:0]\bus_wide_gen.tail_split ;
  wire [11:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.araddr_buf_reg[31] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1_n_6;
  wire data_vld_reg_0;
  wire data_vld_reg_n_6;
  wire \dout_buf_reg[16] ;
  wire \dout_buf_reg[17] ;
  wire \dout_buf_reg[18] ;
  wire \dout_buf_reg[19] ;
  wire \dout_buf_reg[20] ;
  wire \dout_buf_reg[21] ;
  wire \dout_buf_reg[22] ;
  wire \dout_buf_reg[23] ;
  wire [32:0]\dout_buf_reg[34] ;
  wire empty_n_i_3_n_6;
  wire empty_n_i_4_n_6;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__0_n_6;
  wire full_n_i_2_n_6;
  wire [3:0]in;
  wire m_axi_gmem0_ARREADY;
  wire \mem_reg[4][0]_srl5_n_6 ;
  wire \mem_reg[4][10]_srl5_n_6 ;
  wire \mem_reg[4][11]_srl5_n_6 ;
  wire \mem_reg[4][1]_srl5_n_6 ;
  wire \mem_reg[4][2]_srl5_n_6 ;
  wire \mem_reg[4][3]_srl5_n_6 ;
  wire \mem_reg[4][8]_srl5_n_6 ;
  wire \mem_reg[4][9]_srl5_n_6 ;
  wire p_27_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_6 ;
  wire \pout[1]_i_1_n_6 ;
  wire \pout[2]_i_1_n_6 ;
  wire \pout_reg_n_6_[0] ;
  wire \pout_reg_n_6_[1] ;
  wire \pout_reg_n_6_[2] ;
  wire push;
  wire \q_reg_n_6_[0] ;
  wire \q_reg_n_6_[1] ;
  wire \q_reg_n_6_[2] ;
  wire \q_reg_n_6_[3] ;
  wire rdata_ack_t;
  wire [1:0]\sect_addr_buf_reg[1] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[1] ;
  wire [9:0]\sect_len_buf_reg[9] ;

  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I4(\dout_buf_reg[34] [0]),
        .I5(\bus_wide_gen.data_buf01_in [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[18] ),
        .I3(Q[10]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I5(\dout_buf_reg[34] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[19] ),
        .I3(Q[11]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I5(\dout_buf_reg[34] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[20] ),
        .I3(Q[12]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I5(\dout_buf_reg[34] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[21] ),
        .I3(Q[13]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I5(\dout_buf_reg[34] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[22] ),
        .I3(Q[14]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I5(\dout_buf_reg[34] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[23] ),
        .I3(Q[15]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I5(\dout_buf_reg[34] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h4400440044007400)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.data_buf[15]_i_5_n_6 ),
        .I1(p_27_in),
        .I2(beat_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.split_cnt__1 [1]),
        .I5(\bus_wide_gen.split_cnt__1 [0]),
        .O(\bus_wide_gen.first_split ));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_27_in),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_6 ),
        .O(\bus_wide_gen.data_buf1__0 ));
  LUT6 #(
    .INIT(64'h7BD07BDE7BDE7BDE)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(\bus_wide_gen.data_buf_reg[23] [1]),
        .I1(\bus_wide_gen.data_buf_reg[23] [0]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.len_cnt_reg[1] ),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_6_n_6 ),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[24]_0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_6 ),
        .I3(\dout_buf_reg[34] [16]),
        .I4(\dout_buf_reg[34] [24]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_6 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[25] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_6 ),
        .I3(\dout_buf_reg[34] [17]),
        .I4(\dout_buf_reg[34] [25]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_6 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[26] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_6 ),
        .I3(\dout_buf_reg[34] [18]),
        .I4(\dout_buf_reg[34] [26]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_6 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[27] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_6 ),
        .I3(\dout_buf_reg[34] [19]),
        .I4(\dout_buf_reg[34] [27]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_6 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[1]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I4(\dout_buf_reg[34] [1]),
        .I5(\bus_wide_gen.data_buf01_in [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[28] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_6 ),
        .I3(\dout_buf_reg[34] [20]),
        .I4(\dout_buf_reg[34] [28]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_6 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[29] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_6 ),
        .I3(\dout_buf_reg[34] [21]),
        .I4(\dout_buf_reg[34] [29]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_6 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[30] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_6 ),
        .I3(\dout_buf_reg[34] [22]),
        .I4(\dout_buf_reg[34] [30]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_6 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.data_buf_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_6 ),
        .I3(\dout_buf_reg[34] [23]),
        .I4(\dout_buf_reg[34] [31]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_6 ),
        .O(D[23]));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(\bus_wide_gen.data_buf1__0 ),
        .I1(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h7DF0FF7000000000)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(p_27_in),
        .I1(\bus_wide_gen.data_buf_reg[23] [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[23] [0]),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(\bus_wide_gen.next_split__0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \bus_wide_gen.data_buf[23]_i_5 
       (.I0(\bus_wide_gen.data_buf_reg[23] [0]),
        .I1(\bus_wide_gen.data_buf_reg[23] [1]),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[23]_i_6 
       (.I0(\bus_wide_gen.data_buf_reg[23] [0]),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[23] [1]),
        .O(\bus_wide_gen.data_buf[23]_i_6_n_6 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.data_buf[23]_i_7 
       (.I0(\bus_wide_gen.split_cnt_buf[1]_i_6_n_6 ),
        .I1(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7] [1]),
        .O(p_27_in));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[2]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I4(\dout_buf_reg[34] [2]),
        .I5(\bus_wide_gen.data_buf01_in [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_6 ),
        .O(\bus_wide_gen.data_buf_reg[31] ));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[3]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I4(\dout_buf_reg[34] [3]),
        .I5(\bus_wide_gen.data_buf01_in [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[4]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I4(\dout_buf_reg[34] [4]),
        .I5(\bus_wide_gen.data_buf01_in [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[5]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I4(\dout_buf_reg[34] [5]),
        .I5(\bus_wide_gen.data_buf01_in [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[6]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I4(\dout_buf_reg[34] [6]),
        .I5(\bus_wide_gen.data_buf01_in [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[7]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I4(\dout_buf_reg[34] [7]),
        .I5(\bus_wide_gen.data_buf01_in [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[16] ),
        .I3(Q[8]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I5(\dout_buf_reg[34] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[17] ),
        .I3(Q[9]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_6 ),
        .I5(\dout_buf_reg[34] [9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.last_split ),
        .I2(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hC408000044008008)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.tail_split [0]),
        .I3(\bus_wide_gen.split_cnt__1 [0]),
        .I4(\bus_wide_gen.split_cnt__1 [1]),
        .I5(\bus_wide_gen.tail_split [1]),
        .O(\bus_wide_gen.last_split ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT5 #(
    .INIT(32'h00002E00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_6 ),
        .I2(\bus_wide_gen.split_cnt__1 [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h000000002EE20000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_6 ),
        .I2(\bus_wide_gen.split_cnt__1 [1]),
        .I3(\bus_wide_gen.split_cnt__1 [0]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2_n_6 ));
  LUT5 #(
    .INIT(32'hCECCCCCC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\bus_wide_gen.data_buf_reg[23] [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[1] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6_n_6 ),
        .O(\bus_wide_gen.split_cnt__1 [1]));
  LUT5 #(
    .INIT(32'hF2F0F0F0)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4 
       (.I0(\bus_wide_gen.data_buf_reg[23] [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[1] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6_n_6 ),
        .O(\bus_wide_gen.split_cnt__1 [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg[7] [5]),
        .I1(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .O(\could_multi_bursts.araddr_buf_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[9] [8]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I2(\sect_len_buf_reg[9] [7]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9] [9]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9] [5]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I2(\sect_len_buf_reg[9] [4]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [6]),
        .O(\could_multi_bursts.arlen_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1
       (.I0(\pout_reg_n_6_[0] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[2] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_6),
        .Q(data_vld_reg_n_6),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h8F)) 
    empty_n_i_1
       (.I0(\bus_wide_gen.last_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .I2(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_n_i_2
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I4(empty_n_i_3_n_6),
        .I5(empty_n_i_4_n_6),
        .O(\bus_wide_gen.last_beat__0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_3
       (.I0(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I1(\q_reg_n_6_[2] ),
        .I2(\bus_wide_gen.len_cnt_reg[7] [1]),
        .I3(\q_reg_n_6_[1] ),
        .O(empty_n_i_3_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    empty_n_i_4
       (.I0(\q_reg_n_6_[3] ),
        .I1(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I2(\q_reg_n_6_[0] ),
        .I3(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I5(\bus_wide_gen.len_cnt_reg[7] [5]),
        .O(empty_n_i_4_n_6));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_6),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_6),
        .I2(pop0),
        .I3(data_vld_reg_n_6),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__0_n_6));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2
       (.I0(data_vld_reg_n_6),
        .I1(\pout_reg_n_6_[2] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_burst_ready),
        .O(full_n_i_2_n_6));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_6),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_6 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(m_axi_gmem0_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(fifo_rctl_ready),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [10]),
        .Q(\mem_reg[4][10]_srl5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1 
       (.I0(\sect_addr_buf_reg[1] [0]),
        .I1(\could_multi_bursts.araddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [10]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [11]),
        .Q(\mem_reg[4][11]_srl5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][11]_srl5_i_1 
       (.I0(\sect_addr_buf_reg[1] [1]),
        .I1(\could_multi_bursts.araddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [11]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_end_buf_reg[0] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_end_buf_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_6),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\pout_reg_n_6_[2] ),
        .I5(\pout_reg_n_6_[0] ),
        .O(\pout[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h2AAA000000000000)) 
    \pout[3]_i_5 
       (.I0(push),
        .I1(\bus_wide_gen.last_split ),
        .I2(\dout_buf_reg[34] [32]),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .I5(data_vld_reg_0),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_6 ),
        .Q(\q_reg_n_6_[0] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg[23] [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg[23] [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_6 ),
        .Q(\q_reg_n_6_[1] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_6 ),
        .Q(\q_reg_n_6_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_6 ),
        .Q(\q_reg_n_6_[3] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_6 ),
        .Q(\bus_wide_gen.tail_split [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_6 ),
        .Q(\bus_wide_gen.tail_split [1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    next_rreq,
    D,
    S,
    \end_addr_buf_reg[31] ,
    align_len0,
    invalid_len_event0,
    E,
    \start_addr_reg[31] ,
    ap_rst_n_inv,
    pop0,
    ap_clk,
    ap_rst_n,
    Q,
    sect_cnt0,
    \sect_cnt_reg[19] ,
    fifo_rreq_valid_buf_reg,
    \sect_cnt_reg[18] ,
    p_20_in,
    rreq_handling_reg,
    \state_reg[0] ,
    \end_addr_buf_reg[31]_0 ,
    \data_p1_reg[31] );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output next_rreq;
  output [19:0]D;
  output [3:0]S;
  output [2:0]\end_addr_buf_reg[31] ;
  output [0:0]align_len0;
  output invalid_len_event0;
  output [0:0]E;
  output [31:0]\start_addr_reg[31] ;
  input ap_rst_n_inv;
  input pop0;
  input ap_clk;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [19:0]\sect_cnt_reg[19] ;
  input fifo_rreq_valid_buf_reg;
  input [0:0]\sect_cnt_reg[18] ;
  input p_20_in;
  input rreq_handling_reg;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31]_0 ;
  input [31:0]\data_p1_reg[31] ;

  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [3:0]S;
  wire [0:0]align_len0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]\data_p1_reg[31] ;
  wire data_vld_i_1__0_n_6;
  wire data_vld_reg_n_6;
  wire [2:0]\end_addr_buf_reg[31] ;
  wire [19:0]\end_addr_buf_reg[31]_0 ;
  wire [32:32]fifo_rreq_data;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__2_n_6;
  wire full_n_i_2__0_n_6;
  wire invalid_len_event0;
  wire \mem_reg[4][0]_srl5_n_6 ;
  wire \mem_reg[4][10]_srl5_n_6 ;
  wire \mem_reg[4][11]_srl5_n_6 ;
  wire \mem_reg[4][12]_srl5_n_6 ;
  wire \mem_reg[4][13]_srl5_n_6 ;
  wire \mem_reg[4][14]_srl5_n_6 ;
  wire \mem_reg[4][15]_srl5_n_6 ;
  wire \mem_reg[4][16]_srl5_n_6 ;
  wire \mem_reg[4][17]_srl5_n_6 ;
  wire \mem_reg[4][18]_srl5_n_6 ;
  wire \mem_reg[4][19]_srl5_n_6 ;
  wire \mem_reg[4][1]_srl5_n_6 ;
  wire \mem_reg[4][20]_srl5_n_6 ;
  wire \mem_reg[4][21]_srl5_n_6 ;
  wire \mem_reg[4][22]_srl5_n_6 ;
  wire \mem_reg[4][23]_srl5_n_6 ;
  wire \mem_reg[4][24]_srl5_n_6 ;
  wire \mem_reg[4][25]_srl5_n_6 ;
  wire \mem_reg[4][26]_srl5_n_6 ;
  wire \mem_reg[4][27]_srl5_n_6 ;
  wire \mem_reg[4][28]_srl5_n_6 ;
  wire \mem_reg[4][29]_srl5_n_6 ;
  wire \mem_reg[4][2]_srl5_n_6 ;
  wire \mem_reg[4][30]_srl5_n_6 ;
  wire \mem_reg[4][31]_srl5_n_6 ;
  wire \mem_reg[4][32]_srl5_n_6 ;
  wire \mem_reg[4][3]_srl5_n_6 ;
  wire \mem_reg[4][4]_srl5_n_6 ;
  wire \mem_reg[4][5]_srl5_n_6 ;
  wire \mem_reg[4][6]_srl5_n_6 ;
  wire \mem_reg[4][7]_srl5_n_6 ;
  wire \mem_reg[4][8]_srl5_n_6 ;
  wire \mem_reg[4][9]_srl5_n_6 ;
  wire next_rreq;
  wire p_20_in;
  wire pop0;
  wire \pout[0]_i_1_n_6 ;
  wire \pout[1]_i_1_n_6 ;
  wire \pout[2]_i_1_n_6 ;
  wire \pout_reg_n_6_[0] ;
  wire \pout_reg_n_6_[1] ;
  wire \pout_reg_n_6_[2] ;
  wire push;
  wire rreq_handling_reg;
  wire rs2f_rreq_ack;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[18] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [31:0]\start_addr_reg[31] ;
  wire [0:0]\state_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[31]_i_2 
       (.I0(fifo_rreq_data),
        .O(align_len0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__0
       (.I0(\pout_reg_n_6_[0] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[2] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__0_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_6),
        .Q(data_vld_reg_n_6),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_6),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(\sect_cnt_reg[18] ),
        .I3(p_20_in),
        .I4(rreq_handling_reg),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_6),
        .I2(next_rreq),
        .I3(fifo_rreq_valid),
        .I4(data_vld_reg_n_6),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__2_n_6));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_i_2__0
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .I2(data_vld_reg_n_6),
        .I3(\pout_reg_n_6_[2] ),
        .I4(\pout_reg_n_6_[0] ),
        .I5(\pout_reg_n_6_[1] ),
        .O(full_n_i_2__0_n_6));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_6),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_data),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(\end_addr_buf_reg[31]_0 [18]),
        .I2(\end_addr_buf_reg[31]_0 [19]),
        .I3(\sect_cnt_reg[19] [19]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(\end_addr_buf_reg[31]_0 [16]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31]_0 [15]),
        .I4(\end_addr_buf_reg[31]_0 [17]),
        .I5(\sect_cnt_reg[19] [17]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(\end_addr_buf_reg[31]_0 [13]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31]_0 [12]),
        .I4(\end_addr_buf_reg[31]_0 [14]),
        .I5(\sect_cnt_reg[19] [14]),
        .O(\end_addr_buf_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(\end_addr_buf_reg[31]_0 [10]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31]_0 [9]),
        .I4(\end_addr_buf_reg[31]_0 [11]),
        .I5(\sect_cnt_reg[19] [11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(\end_addr_buf_reg[31]_0 [7]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31]_0 [6]),
        .I4(\end_addr_buf_reg[31]_0 [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(\end_addr_buf_reg[31]_0 [4]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31]_0 [3]),
        .I4(\end_addr_buf_reg[31]_0 [5]),
        .I5(\sect_cnt_reg[19] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(\end_addr_buf_reg[31]_0 [1]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31]_0 [0]),
        .I4(\end_addr_buf_reg[31]_0 [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(S[0]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [0]),
        .Q(\mem_reg[4][0]_srl5_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [10]),
        .Q(\mem_reg[4][10]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [11]),
        .Q(\mem_reg[4][11]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [12]),
        .Q(\mem_reg[4][12]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [13]),
        .Q(\mem_reg[4][13]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [14]),
        .Q(\mem_reg[4][14]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [15]),
        .Q(\mem_reg[4][15]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [16]),
        .Q(\mem_reg[4][16]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [17]),
        .Q(\mem_reg[4][17]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [18]),
        .Q(\mem_reg[4][18]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [19]),
        .Q(\mem_reg[4][19]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [1]),
        .Q(\mem_reg[4][1]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [20]),
        .Q(\mem_reg[4][20]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [21]),
        .Q(\mem_reg[4][21]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [22]),
        .Q(\mem_reg[4][22]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [23]),
        .Q(\mem_reg[4][23]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [24]),
        .Q(\mem_reg[4][24]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [25]),
        .Q(\mem_reg[4][25]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [26]),
        .Q(\mem_reg[4][26]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [27]),
        .Q(\mem_reg[4][27]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [28]),
        .Q(\mem_reg[4][28]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [29]),
        .Q(\mem_reg[4][29]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [2]),
        .Q(\mem_reg[4][2]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [30]),
        .Q(\mem_reg[4][30]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [31]),
        .Q(\mem_reg[4][31]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [3]),
        .Q(\mem_reg[4][3]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [4]),
        .Q(\mem_reg[4][4]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [5]),
        .Q(\mem_reg[4][5]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [6]),
        .Q(\mem_reg[4][6]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [7]),
        .Q(\mem_reg[4][7]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [8]),
        .Q(\mem_reg[4][8]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [9]),
        .Q(\mem_reg[4][9]_srl5_n_6 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_6),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\pout_reg_n_6_[2] ),
        .I5(\pout_reg_n_6_[0] ),
        .O(\pout[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_6 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_6 ),
        .Q(fifo_rreq_data),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_6 ),
        .Q(\start_addr_reg[31] [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[19] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1 
       (.I0(rreq_handling_reg),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(fifo_rreq_valid),
        .I3(p_20_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1
   (fifo_rctl_ready,
    data_vld_reg_0,
    empty_n_reg_0,
    SR,
    p_20_in,
    \sect_addr_buf_reg[0] ,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg ,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[0] ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \bus_wide_gen.len_cnt_reg[0] ,
    E,
    pop0,
    rreq_handling_reg,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    CO,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    \could_multi_bursts.sect_handling_reg_0 ,
    rreq_handling_reg_0,
    Q,
    \sect_cnt_reg[18] ,
    \sect_end_buf_reg[1]_0 ,
    \sect_end_buf_reg[0]_0 ,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem0_ARREADY,
    invalid_len_event_reg2,
    push,
    pout17_out,
    beat_valid,
    \dout_buf_reg[34] ,
    \bus_wide_gen.last_split ,
    \bus_wide_gen.len_cnt_reg[3] ,
    fifo_rreq_valid,
    fifo_burst_ready,
    invalid_len_event,
    fifo_rreq_valid_buf_reg);
  output fifo_rctl_ready;
  output data_vld_reg_0;
  output empty_n_reg_0;
  output [0:0]SR;
  output p_20_in;
  output [0:0]\sect_addr_buf_reg[0] ;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg ;
  output \sect_end_buf_reg[1] ;
  output \sect_end_buf_reg[0] ;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \bus_wide_gen.len_cnt_reg[0] ;
  output [0:0]E;
  output pop0;
  output rreq_handling_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [0:0]CO;
  input \sect_len_buf_reg[8] ;
  input \sect_len_buf_reg[5] ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input rreq_handling_reg_0;
  input [1:0]Q;
  input [0:0]\sect_cnt_reg[18] ;
  input \sect_end_buf_reg[1]_0 ;
  input \sect_end_buf_reg[0]_0 ;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem0_ARREADY;
  input invalid_len_event_reg2;
  input push;
  input pout17_out;
  input beat_valid;
  input [0:0]\dout_buf_reg[34] ;
  input \bus_wide_gen.last_split ;
  input [3:0]\bus_wide_gen.len_cnt_reg[3] ;
  input fifo_rreq_valid;
  input fifo_burst_ready;
  input invalid_len_event;
  input fifo_rreq_valid_buf_reg;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire [3:0]\bus_wide_gen.len_cnt_reg[3] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld1;
  wire data_vld_i_1__1_n_6;
  wire data_vld_reg_0;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_i_1__1_n_6;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__1_n_6;
  wire full_n_i_2__1_n_6;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem0_ARREADY;
  wire p_10_in;
  wire p_20_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_6 ;
  wire \pout[1]_i_1_n_6 ;
  wire \pout[2]_i_1_n_6 ;
  wire \pout[3]_i_1_n_6 ;
  wire \pout[3]_i_2_n_6 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[0] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[0]_0 ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;

  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_1 
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.split_cnt_buf[1]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg[3] [1]),
        .I1(\bus_wide_gen.len_cnt_reg[3] [0]),
        .I2(\bus_wide_gen.len_cnt_reg[3] [3]),
        .I3(\bus_wide_gen.len_cnt_reg[3] [2]),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  LUT5 #(
    .INIT(32'h00F02020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem0_ARREADY),
        .I2(ap_rst_n),
        .I3(invalid_len_event_reg2),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem0_ARREADY),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_20_in),
        .I1(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__1
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(data_vld_i_1__1_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_6),
        .Q(data_vld_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__0
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(fifo_rreq_valid),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_0),
        .I1(\bus_wide_gen.last_split ),
        .I2(\dout_buf_reg[34] ),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__1_n_6));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_6),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_i_2__1_n_6),
        .I4(p_10_in),
        .O(full_n_i_1__1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__1
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[3]),
        .I2(data_vld_reg_0),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[1]),
        .O(full_n_i_2__1_n_6));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_6),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_0),
        .I1(push),
        .I2(p_10_in),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[2]),
        .I5(pout_reg__0[1]),
        .O(\pout[2]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'h34440444)) 
    \pout[3]_i_1 
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(\pout[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[1]),
        .I1(pout17_out),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(data_vld1));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hA2222222)) 
    \pout[3]_i_4 
       (.I0(data_vld_reg_0),
        .I1(empty_n_reg_0),
        .I2(beat_valid),
        .I3(\dout_buf_reg[34] ),
        .I4(\bus_wide_gen.last_split ),
        .O(p_10_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_6 ),
        .D(\pout[0]_i_1_n_6 ),
        .Q(pout_reg__0[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_6 ),
        .D(\pout[1]_i_1_n_6 ),
        .Q(pout_reg__0[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_6 ),
        .D(\pout[2]_i_1_n_6 ),
        .Q(pout_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_6 ),
        .D(\pout[3]_i_2_n_6 ),
        .Q(pout_reg__0[3]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    rreq_handling_i_1
       (.I0(p_20_in),
        .I1(\sect_cnt_reg[18] ),
        .I2(rreq_handling_reg_0),
        .I3(invalid_len_event),
        .I4(fifo_rreq_valid_buf_reg),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(CO),
        .I1(p_20_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[0]_i_1 
       (.I0(Q[0]),
        .I1(\sect_cnt_reg[18] ),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[0]_0 ),
        .O(\sect_end_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1 
       (.I0(Q[1]),
        .I1(\sect_cnt_reg[18] ),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\sect_end_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(rreq_handling_reg_0),
        .O(p_20_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read
   (D,
    m_axi_gmem0_RREADY,
    E,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    rdata_valid,
    m_axi_gmem0_ARADDR,
    ARLEN,
    I_RDATA,
    m_axi_gmem0_ARVALID,
    ap_reg_ioackin_gmem0_ARREADY,
    \exitcond_flatten_reg_1587_reg[0] ,
    ap_enable_reg_pp0_iter0,
    \or_cond_mid2_reg_1613_reg[0] ,
    \tmp_1_mid2_reg_1603_reg[0] ,
    Q,
    \exitcond_flatten_reg_1587_reg[0]_0 ,
    \tmp_1_mid2_reg_1603_reg[0]_0 ,
    \gmem0_addr_reg_1655_reg[31] ,
    \gmem0_addr_1_reg_1638_reg[31] ,
    m_axi_gmem0_RVALID,
    ap_rst_n,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_ARREADY,
    gmem0_RREADY);
  output [1:0]D;
  output m_axi_gmem0_RREADY;
  output [0:0]E;
  output ap_reg_ioackin_gmem1_AWREADY_reg;
  output rdata_valid;
  output [29:0]m_axi_gmem0_ARADDR;
  output [3:0]ARLEN;
  output [7:0]I_RDATA;
  output m_axi_gmem0_ARVALID;
  input ap_reg_ioackin_gmem0_ARREADY;
  input \exitcond_flatten_reg_1587_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input \or_cond_mid2_reg_1613_reg[0] ;
  input \tmp_1_mid2_reg_1603_reg[0] ;
  input [2:0]Q;
  input \exitcond_flatten_reg_1587_reg[0]_0 ;
  input \tmp_1_mid2_reg_1603_reg[0]_0 ;
  input [31:0]\gmem0_addr_reg_1655_reg[31] ;
  input [31:0]\gmem0_addr_1_reg_1638_reg[31] ;
  input m_axi_gmem0_RVALID;
  input ap_rst_n;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [32:0]m_axi_gmem0_RLAST;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_ARREADY;
  input gmem0_RREADY;

  wire [3:0]ARLEN;
  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]I_RDATA;
  wire [2:0]Q;
  wire align_len;
  wire [31:31]align_len0;
  wire \align_len_reg_n_6_[31] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_reg_ioackin_gmem0_ARREADY;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2_n_6 ;
  wire \beat_len_buf[1]_i_3_n_6 ;
  wire \beat_len_buf_reg[1]_i_1_n_6 ;
  wire \beat_len_buf_reg[1]_i_1_n_7 ;
  wire \beat_len_buf_reg[1]_i_1_n_8 ;
  wire \beat_len_buf_reg[1]_i_1_n_9 ;
  wire \beat_len_buf_reg[5]_i_1_n_6 ;
  wire \beat_len_buf_reg[5]_i_1_n_7 ;
  wire \beat_len_buf_reg[5]_i_1_n_8 ;
  wire \beat_len_buf_reg[5]_i_1_n_9 ;
  wire \beat_len_buf_reg[9]_i_1_n_7 ;
  wire \beat_len_buf_reg[9]_i_1_n_8 ;
  wire \beat_len_buf_reg[9]_i_1_n_9 ;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_22;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_60;
  wire buff_rdata_n_61;
  wire buff_rdata_n_62;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire [11:10]\bus_wide_gen.burst_pack ;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg_n_6_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_6_[9] ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_47 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.fifo_burst_n_49 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_6 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_6 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_6_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_6_[1] ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_6 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_6 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_6 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_6 ;
  wire [31:2]data1;
  wire [34:34]data_pack;
  wire [31:0]end_addr;
  wire \end_addr_buf_reg_n_6_[0] ;
  wire \end_addr_buf_reg_n_6_[10] ;
  wire \end_addr_buf_reg_n_6_[11] ;
  wire \end_addr_buf_reg_n_6_[1] ;
  wire \end_addr_buf_reg_n_6_[2] ;
  wire \end_addr_buf_reg_n_6_[3] ;
  wire \end_addr_buf_reg_n_6_[4] ;
  wire \end_addr_buf_reg_n_6_[5] ;
  wire \end_addr_buf_reg_n_6_[6] ;
  wire \end_addr_buf_reg_n_6_[7] ;
  wire \end_addr_buf_reg_n_6_[8] ;
  wire \end_addr_buf_reg_n_6_[9] ;
  wire end_addr_carry__0_i_1_n_6;
  wire end_addr_carry__0_i_2_n_6;
  wire end_addr_carry__0_i_3_n_6;
  wire end_addr_carry__0_i_4_n_6;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1_n_6;
  wire end_addr_carry__1_i_2_n_6;
  wire end_addr_carry__1_i_3_n_6;
  wire end_addr_carry__1_i_4_n_6;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1_n_6;
  wire end_addr_carry__2_i_2_n_6;
  wire end_addr_carry__2_i_3_n_6;
  wire end_addr_carry__2_i_4_n_6;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1_n_6;
  wire end_addr_carry__3_i_2_n_6;
  wire end_addr_carry__3_i_3_n_6;
  wire end_addr_carry__3_i_4_n_6;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1_n_6;
  wire end_addr_carry__4_i_2_n_6;
  wire end_addr_carry__4_i_3_n_6;
  wire end_addr_carry__4_i_4_n_6;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1_n_6;
  wire end_addr_carry__5_i_2_n_6;
  wire end_addr_carry__5_i_3_n_6;
  wire end_addr_carry__5_i_4_n_6;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1_n_6;
  wire end_addr_carry__6_i_2_n_6;
  wire end_addr_carry__6_i_3_n_6;
  wire end_addr_carry__6_i_4_n_6;
  wire end_addr_carry__6_n_7;
  wire end_addr_carry__6_n_8;
  wire end_addr_carry__6_n_9;
  wire end_addr_carry_i_1_n_6;
  wire end_addr_carry_i_2_n_6;
  wire end_addr_carry_i_3_n_6;
  wire end_addr_carry_i_4_n_6;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire \exitcond_flatten_reg_1587_reg[0] ;
  wire \exitcond_flatten_reg_1587_reg[0]_0 ;
  wire fifo_burst_ready;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_6;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_6;
  wire first_sect_carry__0_i_2_n_6;
  wire first_sect_carry__0_i_3_n_6;
  wire first_sect_carry__0_n_8;
  wire first_sect_carry__0_n_9;
  wire first_sect_carry_i_1_n_6;
  wire first_sect_carry_i_2_n_6;
  wire first_sect_carry_i_3_n_6;
  wire first_sect_carry_i_4_n_6;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire gmem0_RREADY;
  wire [31:0]\gmem0_addr_1_reg_1638_reg[31] ;
  wire [31:0]\gmem0_addr_reg_1655_reg[31] ;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_8;
  wire last_sect_carry__0_n_9;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire [29:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [32:0]m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire next_rreq;
  wire \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  wire \or_cond_mid2_reg_1613_reg[0] ;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_11;
  wire p_0_out_carry__0_n_12;
  wire p_0_out_carry__0_n_13;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_20_in;
  wire pop0;
  wire pout17_out;
  wire push;
  wire rdata_ack_t;
  wire rdata_valid;
  wire rreq_handling_reg_n_6;
  wire rs2f_rreq_ack;
  wire [31:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire [31:0]sect_addr;
  wire \sect_addr_buf_reg_n_6_[0] ;
  wire \sect_addr_buf_reg_n_6_[10] ;
  wire \sect_addr_buf_reg_n_6_[11] ;
  wire \sect_addr_buf_reg_n_6_[12] ;
  wire \sect_addr_buf_reg_n_6_[13] ;
  wire \sect_addr_buf_reg_n_6_[14] ;
  wire \sect_addr_buf_reg_n_6_[15] ;
  wire \sect_addr_buf_reg_n_6_[16] ;
  wire \sect_addr_buf_reg_n_6_[17] ;
  wire \sect_addr_buf_reg_n_6_[18] ;
  wire \sect_addr_buf_reg_n_6_[19] ;
  wire \sect_addr_buf_reg_n_6_[1] ;
  wire \sect_addr_buf_reg_n_6_[20] ;
  wire \sect_addr_buf_reg_n_6_[21] ;
  wire \sect_addr_buf_reg_n_6_[22] ;
  wire \sect_addr_buf_reg_n_6_[23] ;
  wire \sect_addr_buf_reg_n_6_[24] ;
  wire \sect_addr_buf_reg_n_6_[25] ;
  wire \sect_addr_buf_reg_n_6_[26] ;
  wire \sect_addr_buf_reg_n_6_[27] ;
  wire \sect_addr_buf_reg_n_6_[28] ;
  wire \sect_addr_buf_reg_n_6_[29] ;
  wire \sect_addr_buf_reg_n_6_[2] ;
  wire \sect_addr_buf_reg_n_6_[30] ;
  wire \sect_addr_buf_reg_n_6_[31] ;
  wire \sect_addr_buf_reg_n_6_[3] ;
  wire \sect_addr_buf_reg_n_6_[4] ;
  wire \sect_addr_buf_reg_n_6_[5] ;
  wire \sect_addr_buf_reg_n_6_[6] ;
  wire \sect_addr_buf_reg_n_6_[7] ;
  wire \sect_addr_buf_reg_n_6_[8] ;
  wire \sect_addr_buf_reg_n_6_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_8;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_6_[0] ;
  wire \sect_cnt_reg_n_6_[10] ;
  wire \sect_cnt_reg_n_6_[11] ;
  wire \sect_cnt_reg_n_6_[12] ;
  wire \sect_cnt_reg_n_6_[13] ;
  wire \sect_cnt_reg_n_6_[14] ;
  wire \sect_cnt_reg_n_6_[15] ;
  wire \sect_cnt_reg_n_6_[16] ;
  wire \sect_cnt_reg_n_6_[17] ;
  wire \sect_cnt_reg_n_6_[18] ;
  wire \sect_cnt_reg_n_6_[19] ;
  wire \sect_cnt_reg_n_6_[1] ;
  wire \sect_cnt_reg_n_6_[2] ;
  wire \sect_cnt_reg_n_6_[3] ;
  wire \sect_cnt_reg_n_6_[4] ;
  wire \sect_cnt_reg_n_6_[5] ;
  wire \sect_cnt_reg_n_6_[6] ;
  wire \sect_cnt_reg_n_6_[7] ;
  wire \sect_cnt_reg_n_6_[8] ;
  wire \sect_cnt_reg_n_6_[9] ;
  wire \sect_end_buf_reg_n_6_[0] ;
  wire \sect_end_buf_reg_n_6_[1] ;
  wire \sect_len_buf[0]_i_1_n_6 ;
  wire \sect_len_buf[1]_i_1_n_6 ;
  wire \sect_len_buf[2]_i_1_n_6 ;
  wire \sect_len_buf[3]_i_1_n_6 ;
  wire \sect_len_buf[4]_i_1_n_6 ;
  wire \sect_len_buf[5]_i_1_n_6 ;
  wire \sect_len_buf[6]_i_1_n_6 ;
  wire \sect_len_buf[7]_i_1_n_6 ;
  wire \sect_len_buf[8]_i_1_n_6 ;
  wire \sect_len_buf[9]_i_2_n_6 ;
  wire \sect_len_buf_reg_n_6_[0] ;
  wire \sect_len_buf_reg_n_6_[1] ;
  wire \sect_len_buf_reg_n_6_[2] ;
  wire \sect_len_buf_reg_n_6_[3] ;
  wire \sect_len_buf_reg_n_6_[4] ;
  wire \sect_len_buf_reg_n_6_[5] ;
  wire \sect_len_buf_reg_n_6_[6] ;
  wire \sect_len_buf_reg_n_6_[7] ;
  wire \sect_len_buf_reg_n_6_[8] ;
  wire \sect_len_buf_reg_n_6_[9] ;
  wire \start_addr_buf_reg_n_6_[0] ;
  wire \start_addr_buf_reg_n_6_[10] ;
  wire \start_addr_buf_reg_n_6_[11] ;
  wire \start_addr_buf_reg_n_6_[1] ;
  wire \start_addr_buf_reg_n_6_[2] ;
  wire \start_addr_buf_reg_n_6_[3] ;
  wire \start_addr_buf_reg_n_6_[4] ;
  wire \start_addr_buf_reg_n_6_[5] ;
  wire \start_addr_buf_reg_n_6_[6] ;
  wire \start_addr_buf_reg_n_6_[7] ;
  wire \start_addr_buf_reg_n_6_[8] ;
  wire \start_addr_buf_reg_n_6_[9] ;
  wire \start_addr_reg_n_6_[0] ;
  wire \start_addr_reg_n_6_[10] ;
  wire \start_addr_reg_n_6_[11] ;
  wire \start_addr_reg_n_6_[12] ;
  wire \start_addr_reg_n_6_[13] ;
  wire \start_addr_reg_n_6_[14] ;
  wire \start_addr_reg_n_6_[15] ;
  wire \start_addr_reg_n_6_[16] ;
  wire \start_addr_reg_n_6_[17] ;
  wire \start_addr_reg_n_6_[18] ;
  wire \start_addr_reg_n_6_[19] ;
  wire \start_addr_reg_n_6_[1] ;
  wire \start_addr_reg_n_6_[20] ;
  wire \start_addr_reg_n_6_[21] ;
  wire \start_addr_reg_n_6_[22] ;
  wire \start_addr_reg_n_6_[23] ;
  wire \start_addr_reg_n_6_[24] ;
  wire \start_addr_reg_n_6_[25] ;
  wire \start_addr_reg_n_6_[26] ;
  wire \start_addr_reg_n_6_[27] ;
  wire \start_addr_reg_n_6_[28] ;
  wire \start_addr_reg_n_6_[29] ;
  wire \start_addr_reg_n_6_[2] ;
  wire \start_addr_reg_n_6_[30] ;
  wire \start_addr_reg_n_6_[31] ;
  wire \start_addr_reg_n_6_[3] ;
  wire \start_addr_reg_n_6_[4] ;
  wire \start_addr_reg_n_6_[5] ;
  wire \start_addr_reg_n_6_[6] ;
  wire \start_addr_reg_n_6_[7] ;
  wire \start_addr_reg_n_6_[8] ;
  wire \start_addr_reg_n_6_[9] ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ;
  wire \tmp_1_mid2_reg_1603_reg[0] ;
  wire \tmp_1_mid2_reg_1603_reg[0]_0 ;
  wire usedw19_out;
  wire [5:0]usedw_reg;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0),
        .Q(\align_len_reg_n_6_[31] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_2 
       (.I0(\align_len_reg_n_6_[31] ),
        .I1(\start_addr_reg_n_6_[1] ),
        .O(\beat_len_buf[1]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_3 
       (.I0(\align_len_reg_n_6_[31] ),
        .I1(\start_addr_reg_n_6_[0] ),
        .O(\beat_len_buf[1]_i_3_n_6 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1_n_6 ,\beat_len_buf_reg[1]_i_1_n_7 ,\beat_len_buf_reg[1]_i_1_n_8 ,\beat_len_buf_reg[1]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_6_[31] ,\align_len_reg_n_6_[31] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\align_len_reg_n_6_[31] ,\align_len_reg_n_6_[31] ,\beat_len_buf[1]_i_2_n_6 ,\beat_len_buf[1]_i_3_n_6 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1 
       (.CI(\beat_len_buf_reg[1]_i_1_n_6 ),
        .CO({\beat_len_buf_reg[5]_i_1_n_6 ,\beat_len_buf_reg[5]_i_1_n_7 ,\beat_len_buf_reg[5]_i_1_n_8 ,\beat_len_buf_reg[5]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\align_len_reg_n_6_[31] ,\align_len_reg_n_6_[31] ,\align_len_reg_n_6_[31] ,\align_len_reg_n_6_[31] }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[5]_i_1_n_6 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1_n_7 ,\beat_len_buf_reg[9]_i_1_n_8 ,\beat_len_buf_reg[9]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\align_len_reg_n_6_[31] ,\align_len_reg_n_6_[31] ,\align_len_reg_n_6_[31] ,\align_len_reg_n_6_[31] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_11,p_0_out_carry__0_n_12,p_0_out_carry__0_n_13,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13}),
        .DI(usedw19_out),
        .Q(usedw_reg),
        .S({buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[10] (buff_rdata_n_57),
        .\bus_wide_gen.data_buf_reg[11] (buff_rdata_n_58),
        .\bus_wide_gen.data_buf_reg[12] (buff_rdata_n_59),
        .\bus_wide_gen.data_buf_reg[13] (buff_rdata_n_60),
        .\bus_wide_gen.data_buf_reg[14] (buff_rdata_n_61),
        .\bus_wide_gen.data_buf_reg[15] (buff_rdata_n_62),
        .\bus_wide_gen.data_buf_reg[8] (buff_rdata_n_22),
        .\bus_wide_gen.data_buf_reg[9] (buff_rdata_n_56),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .empty_n_reg_0({data_pack,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54,buff_rdata_n_55}),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .\q_reg[11] (\bus_wide_gen.burst_pack ),
        .\usedw_reg[7]_0 ({buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20}));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_47 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_6_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.D({\bus_wide_gen.fifo_burst_n_10 ,\bus_wide_gen.fifo_burst_n_11 ,\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 ,\bus_wide_gen.fifo_burst_n_31 ,\bus_wide_gen.fifo_burst_n_32 ,\bus_wide_gen.fifo_burst_n_33 }),
        .Q({\bus_wide_gen.data_buf_reg_n_6_[23] ,\bus_wide_gen.data_buf_reg_n_6_[22] ,\bus_wide_gen.data_buf_reg_n_6_[21] ,\bus_wide_gen.data_buf_reg_n_6_[20] ,\bus_wide_gen.data_buf_reg_n_6_[19] ,\bus_wide_gen.data_buf_reg_n_6_[18] ,\bus_wide_gen.data_buf_reg_n_6_[17] ,\bus_wide_gen.data_buf_reg_n_6_[16] ,\bus_wide_gen.data_buf_reg_n_6_[15] ,\bus_wide_gen.data_buf_reg_n_6_[14] ,\bus_wide_gen.data_buf_reg_n_6_[13] ,\bus_wide_gen.data_buf_reg_n_6_[12] ,\bus_wide_gen.data_buf_reg_n_6_[11] ,\bus_wide_gen.data_buf_reg_n_6_[10] ,\bus_wide_gen.data_buf_reg_n_6_[9] ,\bus_wide_gen.data_buf_reg_n_6_[8] }),
        .SR(\bus_wide_gen.fifo_burst_n_8 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.burst_pack ),
        .\bus_wide_gen.data_buf_reg[24] (\bus_wide_gen.fifo_burst_n_47 ),
        .\bus_wide_gen.data_buf_reg[24]_0 (\bus_wide_gen.data_buf_reg_n_6_[24] ),
        .\bus_wide_gen.data_buf_reg[25] (\bus_wide_gen.data_buf_reg_n_6_[25] ),
        .\bus_wide_gen.data_buf_reg[26] (\bus_wide_gen.data_buf_reg_n_6_[26] ),
        .\bus_wide_gen.data_buf_reg[27] (\bus_wide_gen.data_buf_reg_n_6_[27] ),
        .\bus_wide_gen.data_buf_reg[28] (\bus_wide_gen.data_buf_reg_n_6_[28] ),
        .\bus_wide_gen.data_buf_reg[29] (\bus_wide_gen.data_buf_reg_n_6_[29] ),
        .\bus_wide_gen.data_buf_reg[30] (\bus_wide_gen.data_buf_reg_n_6_[30] ),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.fifo_burst_n_7 ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg_n_6_[31] ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[1] (fifo_rctl_n_17),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.len_cnt_reg__0 ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.fifo_burst_n_49 ),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.rdata_valid_t_reg_n_6 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_42 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_6_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.fifo_burst_n_41 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_6_[1] ),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem0_ARVALID),
        .\could_multi_bursts.araddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_48 ),
        .\could_multi_bursts.arlen_buf_reg[3] (\bus_wide_gen.fifo_burst_n_39 ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_40 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_n_6 ),
        .data_vld_reg_0(fifo_rctl_n_7),
        .\dout_buf_reg[16] (buff_rdata_n_22),
        .\dout_buf_reg[17] (buff_rdata_n_56),
        .\dout_buf_reg[18] (buff_rdata_n_57),
        .\dout_buf_reg[19] (buff_rdata_n_58),
        .\dout_buf_reg[20] (buff_rdata_n_59),
        .\dout_buf_reg[21] (buff_rdata_n_60),
        .\dout_buf_reg[22] (buff_rdata_n_61),
        .\dout_buf_reg[23] (buff_rdata_n_62),
        .\dout_buf_reg[34] ({data_pack,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54,buff_rdata_n_55}),
        .empty_n_reg_0(fifo_rctl_n_8),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .in(arlen_tmp),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .pout17_out(pout17_out),
        .push(push),
        .rdata_ack_t(rdata_ack_t),
        .\sect_addr_buf_reg[1] ({\sect_addr_buf_reg_n_6_[1] ,\sect_addr_buf_reg_n_6_[0] }),
        .\sect_end_buf_reg[0] (\sect_end_buf_reg_n_6_[0] ),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_6_[1] ),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_6_[9] ,\sect_len_buf_reg_n_6_[8] ,\sect_len_buf_reg_n_6_[7] ,\sect_len_buf_reg_n_6_[6] ,\sect_len_buf_reg_n_6_[5] ,\sect_len_buf_reg_n_6_[4] ,\sect_len_buf_reg_n_6_[3] ,\sect_len_buf_reg_n_6_[2] ,\sect_len_buf_reg_n_6_[1] ,\sect_len_buf_reg_n_6_[0] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_6 ),
        .I1(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_6 ),
        .I1(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_6 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_49 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_6 ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_41 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_6_[1] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_16),
        .Q(m_axi_gmem0_ARVALID),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_6_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem0_ARADDR[2]),
        .I1(ARLEN[2]),
        .I2(ARLEN[1]),
        .I3(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem0_ARADDR[1]),
        .I1(ARLEN[1]),
        .I2(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem0_ARADDR[0]),
        .I1(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem0_ARADDR[4]),
        .I1(ARLEN[2]),
        .I2(ARLEN[0]),
        .I3(ARLEN[1]),
        .I4(ARLEN[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem0_ARADDR[3]),
        .I1(ARLEN[3]),
        .I2(ARLEN[2]),
        .I3(ARLEN[0]),
        .I4(ARLEN[1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_48 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem0_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem0_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem0_ARADDR[10]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem0_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem0_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem0_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem0_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem0_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem0_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem0_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem0_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem0_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem0_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem0_ARADDR[18]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem0_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem0_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem0_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem0_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem0_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem0_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem0_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem0_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem0_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem0_ARADDR[26]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem0_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem0_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem0_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem0_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem0_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_5_n_8 ,\could_multi_bursts.araddr_buf_reg[31]_i_5_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem0_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem0_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem0_ARADDR[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem0_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_6 ,\could_multi_bursts.araddr_buf[4]_i_4_n_6 ,\could_multi_bursts.araddr_buf[4]_i_5_n_6 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem0_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem0_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem0_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem0_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem0_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem0_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_6 ,\could_multi_bursts.araddr_buf[8]_i_4_n_6 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem0_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(ARLEN[3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_rctl_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_rctl_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_rctl_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_rctl_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_rctl_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_rctl_n_9));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_13),
        .Q(\could_multi_bursts.sect_handling_reg_n_6 ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_6_[0] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_6_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_6_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_6_[1] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_6_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_6_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_6_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_6_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_6_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_6_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_6_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_6_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_6,end_addr_carry_n_7,end_addr_carry_n_8,end_addr_carry_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[3] ,\start_addr_reg_n_6_[2] ,\start_addr_reg_n_6_[1] ,\start_addr_reg_n_6_[0] }),
        .O(end_addr[3:0]),
        .S({end_addr_carry_i_1_n_6,end_addr_carry_i_2_n_6,end_addr_carry_i_3_n_6,end_addr_carry_i_4_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_6),
        .CO({end_addr_carry__0_n_6,end_addr_carry__0_n_7,end_addr_carry__0_n_8,end_addr_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[7] ,\start_addr_reg_n_6_[6] ,\start_addr_reg_n_6_[5] ,\start_addr_reg_n_6_[4] }),
        .O(end_addr[7:4]),
        .S({end_addr_carry__0_i_1_n_6,end_addr_carry__0_i_2_n_6,end_addr_carry__0_i_3_n_6,end_addr_carry__0_i_4_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_6_[7] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__0_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_6_[6] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__0_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_6_[5] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__0_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_6_[4] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__0_i_4_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_6),
        .CO({end_addr_carry__1_n_6,end_addr_carry__1_n_7,end_addr_carry__1_n_8,end_addr_carry__1_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[11] ,\start_addr_reg_n_6_[10] ,\start_addr_reg_n_6_[9] ,\start_addr_reg_n_6_[8] }),
        .O(end_addr[11:8]),
        .S({end_addr_carry__1_i_1_n_6,end_addr_carry__1_i_2_n_6,end_addr_carry__1_i_3_n_6,end_addr_carry__1_i_4_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_6_[11] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__1_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_6_[10] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__1_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_6_[9] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__1_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_6_[8] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__1_i_4_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_6),
        .CO({end_addr_carry__2_n_6,end_addr_carry__2_n_7,end_addr_carry__2_n_8,end_addr_carry__2_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[15] ,\start_addr_reg_n_6_[14] ,\start_addr_reg_n_6_[13] ,\start_addr_reg_n_6_[12] }),
        .O(end_addr[15:12]),
        .S({end_addr_carry__2_i_1_n_6,end_addr_carry__2_i_2_n_6,end_addr_carry__2_i_3_n_6,end_addr_carry__2_i_4_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_6_[15] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__2_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_6_[14] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__2_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_6_[13] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__2_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_6_[12] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__2_i_4_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_6),
        .CO({end_addr_carry__3_n_6,end_addr_carry__3_n_7,end_addr_carry__3_n_8,end_addr_carry__3_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[19] ,\start_addr_reg_n_6_[18] ,\start_addr_reg_n_6_[17] ,\start_addr_reg_n_6_[16] }),
        .O(end_addr[19:16]),
        .S({end_addr_carry__3_i_1_n_6,end_addr_carry__3_i_2_n_6,end_addr_carry__3_i_3_n_6,end_addr_carry__3_i_4_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_6_[19] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__3_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_6_[18] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__3_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_6_[17] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__3_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_6_[16] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__3_i_4_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_6),
        .CO({end_addr_carry__4_n_6,end_addr_carry__4_n_7,end_addr_carry__4_n_8,end_addr_carry__4_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[23] ,\start_addr_reg_n_6_[22] ,\start_addr_reg_n_6_[21] ,\start_addr_reg_n_6_[20] }),
        .O(end_addr[23:20]),
        .S({end_addr_carry__4_i_1_n_6,end_addr_carry__4_i_2_n_6,end_addr_carry__4_i_3_n_6,end_addr_carry__4_i_4_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_6_[23] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_6_[22] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_6_[21] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_6_[20] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_4_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_6),
        .CO({end_addr_carry__5_n_6,end_addr_carry__5_n_7,end_addr_carry__5_n_8,end_addr_carry__5_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[27] ,\start_addr_reg_n_6_[26] ,\start_addr_reg_n_6_[25] ,\start_addr_reg_n_6_[24] }),
        .O(end_addr[27:24]),
        .S({end_addr_carry__5_i_1_n_6,end_addr_carry__5_i_2_n_6,end_addr_carry__5_i_3_n_6,end_addr_carry__5_i_4_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_6_[27] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_6_[26] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_6_[25] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_6_[24] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_4_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_6),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3],end_addr_carry__6_n_7,end_addr_carry__6_n_8,end_addr_carry__6_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,\start_addr_reg_n_6_[30] ,\start_addr_reg_n_6_[29] ,\start_addr_reg_n_6_[28] }),
        .O(end_addr[31:28]),
        .S({end_addr_carry__6_i_1_n_6,end_addr_carry__6_i_2_n_6,end_addr_carry__6_i_3_n_6,end_addr_carry__6_i_4_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\start_addr_reg_n_6_[31] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__6_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_6_[30] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__6_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3
       (.I0(\start_addr_reg_n_6_[29] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__6_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_4
       (.I0(\start_addr_reg_n_6_[28] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__6_i_4_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_6_[3] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_6_[2] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_6_[1] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_6_[0] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry_i_4_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(first_sect),
        .E(align_len),
        .Q({\end_addr_buf_reg_n_6_[1] ,\end_addr_buf_reg_n_6_[0] }),
        .SR(fifo_rctl_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[0] (fifo_rctl_n_17),
        .\bus_wide_gen.len_cnt_reg[3] (\bus_wide_gen.len_cnt_reg__0 [3:0]),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_16),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_gmem0_ARVALID),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_13),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_6 ),
        .data_vld_reg_0(fifo_rctl_n_7),
        .\dout_buf_reg[34] (data_pack),
        .empty_n_reg_0(fifo_rctl_n_8),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_6),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .p_20_in(p_20_in),
        .pop0(pop0),
        .pout17_out(pout17_out),
        .push(push),
        .rreq_handling_reg(fifo_rctl_n_20),
        .rreq_handling_reg_0(rreq_handling_reg_n_6),
        .\sect_addr_buf_reg[0] (fifo_rctl_n_11),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_end_buf_reg[0] (fifo_rctl_n_15),
        .\sect_end_buf_reg[0]_0 (\sect_end_buf_reg_n_6_[0] ),
        .\sect_end_buf_reg[1] (fifo_rctl_n_14),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_6_[1] ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_40 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_39 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0 fifo_rreq
       (.D({fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28}),
        .E(fifo_rreq_n_38),
        .Q({\start_addr_reg_n_6_[31] ,\start_addr_reg_n_6_[30] ,\start_addr_reg_n_6_[29] ,\start_addr_reg_n_6_[28] ,\start_addr_reg_n_6_[27] ,\start_addr_reg_n_6_[26] ,\start_addr_reg_n_6_[25] ,\start_addr_reg_n_6_[24] ,\start_addr_reg_n_6_[23] ,\start_addr_reg_n_6_[22] ,\start_addr_reg_n_6_[21] ,\start_addr_reg_n_6_[20] ,\start_addr_reg_n_6_[19] ,\start_addr_reg_n_6_[18] ,\start_addr_reg_n_6_[17] ,\start_addr_reg_n_6_[16] ,\start_addr_reg_n_6_[15] ,\start_addr_reg_n_6_[14] ,\start_addr_reg_n_6_[13] ,\start_addr_reg_n_6_[12] }),
        .S({fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32}),
        .align_len0(align_len0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[31] (rs2f_rreq_data),
        .\end_addr_buf_reg[31] ({fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35}),
        .\end_addr_buf_reg[31]_0 (p_0_in0_in),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_6),
        .invalid_len_event0(invalid_len_event0),
        .next_rreq(next_rreq),
        .p_20_in(p_20_in),
        .pop0(pop0),
        .rreq_handling_reg(rreq_handling_reg_n_6),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_6_[19] ,\sect_cnt_reg_n_6_[18] ,\sect_cnt_reg_n_6_[17] ,\sect_cnt_reg_n_6_[16] ,\sect_cnt_reg_n_6_[15] ,\sect_cnt_reg_n_6_[14] ,\sect_cnt_reg_n_6_[13] ,\sect_cnt_reg_n_6_[12] ,\sect_cnt_reg_n_6_[11] ,\sect_cnt_reg_n_6_[10] ,\sect_cnt_reg_n_6_[9] ,\sect_cnt_reg_n_6_[8] ,\sect_cnt_reg_n_6_[7] ,\sect_cnt_reg_n_6_[6] ,\sect_cnt_reg_n_6_[5] ,\sect_cnt_reg_n_6_[4] ,\sect_cnt_reg_n_6_[3] ,\sect_cnt_reg_n_6_[2] ,\sect_cnt_reg_n_6_[1] ,\sect_cnt_reg_n_6_[0] }),
        .\start_addr_reg[31] ({fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70}),
        .\state_reg[0] (rs2f_rreq_valid));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_6),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_6,first_sect_carry_n_7,first_sect_carry_n_8,first_sect_carry_n_9}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_6,first_sect_carry_i_2_n_6,first_sect_carry_i_3_n_6,first_sect_carry_i_4_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_6),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_8,first_sect_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_6,first_sect_carry__0_i_2_n_6,first_sect_carry__0_i_3_n_6}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_6_[18] ),
        .I1(p_0_in_0[18]),
        .I2(p_0_in_0[19]),
        .I3(\sect_cnt_reg_n_6_[19] ),
        .O(first_sect_carry__0_i_1_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_6_[16] ),
        .I1(p_0_in_0[16]),
        .I2(\sect_cnt_reg_n_6_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_6_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry__0_i_2_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_6_[13] ),
        .I1(p_0_in_0[13]),
        .I2(\sect_cnt_reg_n_6_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_6_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_3_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_6_[10] ),
        .I1(p_0_in_0[10]),
        .I2(\sect_cnt_reg_n_6_[9] ),
        .I3(p_0_in_0[9]),
        .I4(\sect_cnt_reg_n_6_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_6_[7] ),
        .I1(p_0_in_0[7]),
        .I2(\sect_cnt_reg_n_6_[6] ),
        .I3(p_0_in_0[6]),
        .I4(\sect_cnt_reg_n_6_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_6_[4] ),
        .I1(p_0_in_0[4]),
        .I2(\sect_cnt_reg_n_6_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_6_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_6_[1] ),
        .I1(p_0_in_0[1]),
        .I2(\sect_cnt_reg_n_6_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_6_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4_n_6));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_20_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_6,last_sect_carry_n_7,last_sect_carry_n_8,last_sect_carry_n_9}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_6),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_8,last_sect_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],usedw19_out}),
        .O({p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13}),
        .S({buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_6),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_8,p_0_out_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_11,p_0_out_carry__0_n_12,p_0_out_carry__0_n_13}),
        .S({1'b0,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_20),
        .Q(rreq_handling_reg_n_6),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0 rs_rdata
       (.I_RDATA(I_RDATA),
        .Q(Q[2]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_reg_ioackin_gmem1_AWREADY_reg(ap_reg_ioackin_gmem1_AWREADY_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.data_buf_reg[7] ({\bus_wide_gen.data_buf_reg_n_6_[7] ,\bus_wide_gen.data_buf_reg_n_6_[6] ,\bus_wide_gen.data_buf_reg_n_6_[5] ,\bus_wide_gen.data_buf_reg_n_6_[4] ,\bus_wide_gen.data_buf_reg_n_6_[3] ,\bus_wide_gen.data_buf_reg_n_6_[2] ,\bus_wide_gen.data_buf_reg_n_6_[1] ,\bus_wide_gen.data_buf_reg_n_6_[0] }),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_6 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\exitcond_flatten_reg_1587_reg[0] (\exitcond_flatten_reg_1587_reg[0]_0 ),
        .gmem0_RREADY(gmem0_RREADY),
        .\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] (\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .rdata_ack_t(rdata_ack_t),
        .\state_reg[0]_0 (rdata_valid),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_3 rs_rreq
       (.D(D),
        .E(E),
        .Q(Q[1:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_reg_ioackin_gmem0_ARREADY(ap_reg_ioackin_gmem0_ARREADY),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\exitcond_flatten_reg_1587_reg[0] (\exitcond_flatten_reg_1587_reg[0] ),
        .\exitcond_flatten_reg_1587_reg[0]_0 (\exitcond_flatten_reg_1587_reg[0]_0 ),
        .\gmem0_addr_1_reg_1638_reg[31] (\gmem0_addr_1_reg_1638_reg[31] ),
        .\gmem0_addr_reg_1655_reg[31] (\gmem0_addr_reg_1655_reg[31] ),
        .\or_cond_mid2_reg_1613_reg[0] (\or_cond_mid2_reg_1613_reg[0] ),
        .\q_reg[31] (rs2f_rreq_data),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\state_reg[0]_0 (rs2f_rreq_valid),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .\tmp_1_mid2_reg_1603_reg[0] (\tmp_1_mid2_reg_1603_reg[0] ),
        .\tmp_1_mid2_reg_1603_reg[0]_0 (\tmp_1_mid2_reg_1603_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_6_[0] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_6_[10] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_6_[11] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_6_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_6_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_6_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_6_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_6_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_6_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_6_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_6_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_6_[1] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_6_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_6_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_6_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_6_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_6_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_6_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_6_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_6_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_6_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_6_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_6_[2] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_6_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_6_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_6_[3] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_6_[4] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_6_[5] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_6_[6] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_6_[7] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_6_[8] ),
        .R(fifo_rctl_n_11));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_6_[9] ),
        .R(fifo_rctl_n_11));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_6,sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9}),
        .CYINIT(\sect_cnt_reg_n_6_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_6_[4] ,\sect_cnt_reg_n_6_[3] ,\sect_cnt_reg_n_6_[2] ,\sect_cnt_reg_n_6_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_6),
        .CO({sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_6_[8] ,\sect_cnt_reg_n_6_[7] ,\sect_cnt_reg_n_6_[6] ,\sect_cnt_reg_n_6_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_6),
        .CO({sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_6_[12] ,\sect_cnt_reg_n_6_[11] ,\sect_cnt_reg_n_6_[10] ,\sect_cnt_reg_n_6_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_6),
        .CO({sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_6_[16] ,\sect_cnt_reg_n_6_[15] ,\sect_cnt_reg_n_6_[14] ,\sect_cnt_reg_n_6_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_6),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_8,sect_cnt0_carry__3_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_6_[19] ,\sect_cnt_reg_n_6_[18] ,\sect_cnt_reg_n_6_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_28),
        .Q(\sect_cnt_reg_n_6_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_6_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_6_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_6_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_6_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_6_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_6_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_6_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_6_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_6_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_6_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_27),
        .Q(\sect_cnt_reg_n_6_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_26),
        .Q(\sect_cnt_reg_n_6_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_6_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_6_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_6_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_6_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_6_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_6_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_38),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_6_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_15),
        .Q(\sect_end_buf_reg_n_6_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_14),
        .Q(\sect_end_buf_reg_n_6_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_6_[2] ),
        .I2(\end_addr_buf_reg_n_6_[2] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_6_[3] ),
        .I2(\end_addr_buf_reg_n_6_[3] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_6_[4] ),
        .I2(\end_addr_buf_reg_n_6_[4] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_6_[5] ),
        .I2(\end_addr_buf_reg_n_6_[5] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_6_[6] ),
        .I2(\end_addr_buf_reg_n_6_[6] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_6_[7] ),
        .I2(\end_addr_buf_reg_n_6_[7] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_6_[8] ),
        .I2(\end_addr_buf_reg_n_6_[8] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_6_[9] ),
        .I2(\end_addr_buf_reg_n_6_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_6_[10] ),
        .I2(\end_addr_buf_reg_n_6_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_6_[11] ),
        .I2(\end_addr_buf_reg_n_6_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2_n_6 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[0]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[1]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[2]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[3]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[4]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[5]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[6]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[7]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[8]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[9]_i_2_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[0] ),
        .Q(\start_addr_buf_reg_n_6_[0] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[10] ),
        .Q(\start_addr_buf_reg_n_6_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[11] ),
        .Q(\start_addr_buf_reg_n_6_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[12] ),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[13] ),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[14] ),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[15] ),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[16] ),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[17] ),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[18] ),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[19] ),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[1] ),
        .Q(\start_addr_buf_reg_n_6_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[20] ),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[21] ),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[22] ),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[23] ),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[24] ),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[25] ),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[26] ),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[27] ),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[28] ),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[29] ),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[2] ),
        .Q(\start_addr_buf_reg_n_6_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[30] ),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[31] ),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[3] ),
        .Q(\start_addr_buf_reg_n_6_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[4] ),
        .Q(\start_addr_buf_reg_n_6_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[5] ),
        .Q(\start_addr_buf_reg_n_6_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[6] ),
        .Q(\start_addr_buf_reg_n_6_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[7] ),
        .Q(\start_addr_buf_reg_n_6_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[8] ),
        .Q(\start_addr_buf_reg_n_6_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[9] ),
        .Q(\start_addr_buf_reg_n_6_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_70),
        .Q(\start_addr_reg_n_6_[0] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_60),
        .Q(\start_addr_reg_n_6_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_59),
        .Q(\start_addr_reg_n_6_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_58),
        .Q(\start_addr_reg_n_6_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_6_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_56),
        .Q(\start_addr_reg_n_6_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_55),
        .Q(\start_addr_reg_n_6_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_54),
        .Q(\start_addr_reg_n_6_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_53),
        .Q(\start_addr_reg_n_6_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_52),
        .Q(\start_addr_reg_n_6_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_51),
        .Q(\start_addr_reg_n_6_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_69),
        .Q(\start_addr_reg_n_6_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_50),
        .Q(\start_addr_reg_n_6_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_49),
        .Q(\start_addr_reg_n_6_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_6_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_6_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_6_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_6_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_6_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_6_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_6_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_6_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_68),
        .Q(\start_addr_reg_n_6_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_6_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_6_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_67),
        .Q(\start_addr_reg_n_6_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_66),
        .Q(\start_addr_reg_n_6_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_65),
        .Q(\start_addr_reg_n_6_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_64),
        .Q(\start_addr_reg_n_6_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_6_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_62),
        .Q(\start_addr_reg_n_6_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_6_[9] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice
   (ap_rst_n_inv,
    ap_clk);
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:1]next__0;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT2 #(
    .INIT(4'h4)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_3
   (D,
    E,
    \state_reg[0]_0 ,
    \q_reg[31] ,
    ap_rst_n_inv,
    ap_clk,
    ap_reg_ioackin_gmem0_ARREADY,
    \exitcond_flatten_reg_1587_reg[0] ,
    ap_enable_reg_pp0_iter0,
    \or_cond_mid2_reg_1613_reg[0] ,
    \tmp_1_mid2_reg_1603_reg[0] ,
    Q,
    \exitcond_flatten_reg_1587_reg[0]_0 ,
    \tmp_1_mid2_reg_1603_reg[0]_0 ,
    \gmem0_addr_reg_1655_reg[31] ,
    \gmem0_addr_1_reg_1638_reg[31] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ,
    rs2f_rreq_ack);
  output [1:0]D;
  output [0:0]E;
  output [0:0]\state_reg[0]_0 ;
  output [31:0]\q_reg[31] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_reg_ioackin_gmem0_ARREADY;
  input \exitcond_flatten_reg_1587_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input \or_cond_mid2_reg_1613_reg[0] ;
  input \tmp_1_mid2_reg_1603_reg[0] ;
  input [1:0]Q;
  input \exitcond_flatten_reg_1587_reg[0]_0 ;
  input \tmp_1_mid2_reg_1603_reg[0]_0 ;
  input [31:0]\gmem0_addr_reg_1655_reg[31] ;
  input [31:0]\gmem0_addr_1_reg_1638_reg[31] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  input rs2f_rreq_ack;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_reg_ioackin_gmem0_ARREADY;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_6 ;
  wire \data_p1[10]_i_1_n_6 ;
  wire \data_p1[11]_i_1_n_6 ;
  wire \data_p1[12]_i_1_n_6 ;
  wire \data_p1[13]_i_1_n_6 ;
  wire \data_p1[14]_i_1_n_6 ;
  wire \data_p1[15]_i_1_n_6 ;
  wire \data_p1[16]_i_1_n_6 ;
  wire \data_p1[17]_i_1_n_6 ;
  wire \data_p1[18]_i_1_n_6 ;
  wire \data_p1[19]_i_1_n_6 ;
  wire \data_p1[1]_i_1_n_6 ;
  wire \data_p1[20]_i_1_n_6 ;
  wire \data_p1[21]_i_1_n_6 ;
  wire \data_p1[22]_i_1_n_6 ;
  wire \data_p1[23]_i_1_n_6 ;
  wire \data_p1[24]_i_1_n_6 ;
  wire \data_p1[25]_i_1_n_6 ;
  wire \data_p1[26]_i_1_n_6 ;
  wire \data_p1[27]_i_1_n_6 ;
  wire \data_p1[28]_i_1_n_6 ;
  wire \data_p1[29]_i_1_n_6 ;
  wire \data_p1[2]_i_1_n_6 ;
  wire \data_p1[30]_i_1_n_6 ;
  wire \data_p1[31]_i_2_n_6 ;
  wire \data_p1[3]_i_1_n_6 ;
  wire \data_p1[4]_i_1_n_6 ;
  wire \data_p1[5]_i_1_n_6 ;
  wire \data_p1[6]_i_1_n_6 ;
  wire \data_p1[7]_i_1_n_6 ;
  wire \data_p1[8]_i_1_n_6 ;
  wire \data_p1[9]_i_1_n_6 ;
  wire [31:0]data_p2;
  wire \data_p2[0]_i_1__0_n_6 ;
  wire \data_p2[10]_i_1__0_n_6 ;
  wire \data_p2[11]_i_1__0_n_6 ;
  wire \data_p2[12]_i_1__0_n_6 ;
  wire \data_p2[13]_i_1__0_n_6 ;
  wire \data_p2[14]_i_1__0_n_6 ;
  wire \data_p2[15]_i_1__0_n_6 ;
  wire \data_p2[16]_i_1__0_n_6 ;
  wire \data_p2[17]_i_1__0_n_6 ;
  wire \data_p2[18]_i_1__0_n_6 ;
  wire \data_p2[19]_i_1__0_n_6 ;
  wire \data_p2[1]_i_1__0_n_6 ;
  wire \data_p2[20]_i_1__0_n_6 ;
  wire \data_p2[21]_i_1__0_n_6 ;
  wire \data_p2[22]_i_1__0_n_6 ;
  wire \data_p2[23]_i_1__0_n_6 ;
  wire \data_p2[24]_i_1__0_n_6 ;
  wire \data_p2[25]_i_1__0_n_6 ;
  wire \data_p2[26]_i_1__0_n_6 ;
  wire \data_p2[27]_i_1__0_n_6 ;
  wire \data_p2[28]_i_1__0_n_6 ;
  wire \data_p2[29]_i_1__1_n_6 ;
  wire \data_p2[2]_i_1__0_n_6 ;
  wire \data_p2[30]_i_1_n_6 ;
  wire \data_p2[31]_i_2_n_6 ;
  wire \data_p2[3]_i_1__0_n_6 ;
  wire \data_p2[4]_i_1__0_n_6 ;
  wire \data_p2[5]_i_1__0_n_6 ;
  wire \data_p2[6]_i_1__0_n_6 ;
  wire \data_p2[7]_i_1__2_n_6 ;
  wire \data_p2[8]_i_1__0_n_6 ;
  wire \data_p2[9]_i_1__0_n_6 ;
  wire \exitcond_flatten_reg_1587_reg[0] ;
  wire \exitcond_flatten_reg_1587_reg[0]_0 ;
  wire gmem0_ARREADY;
  wire gmem0_ARVALID;
  wire [31:0]\gmem0_addr_1_reg_1638_reg[31] ;
  wire [31:0]\gmem0_addr_reg_1655_reg[31] ;
  wire load_p1;
  wire load_p1_from_p2;
  wire load_p2;
  wire [1:0]next__0;
  wire \or_cond_mid2_reg_1613_reg[0] ;
  wire [31:0]\q_reg[31] ;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1_n_6;
  wire [1:1]state;
  wire \state[0]_i_1_n_6 ;
  wire \state[1]_i_1_n_6 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  wire \tmp_1_mid2_reg_1603_reg[0] ;
  wire \tmp_1_mid2_reg_1603_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(gmem0_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(gmem0_ARREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_rreq_ack),
        .I4(gmem0_ARVALID),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'h1010100000000000)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(ap_reg_ioackin_gmem0_ARREADY),
        .I1(\exitcond_flatten_reg_1587_reg[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\or_cond_mid2_reg_1613_reg[0] ),
        .I4(\tmp_1_mid2_reg_1603_reg[0] ),
        .I5(Q[1]),
        .O(gmem0_ARVALID));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[0]),
        .I1(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I2(ap_reg_ioackin_gmem0_ARREADY),
        .I3(gmem0_ARREADY),
        .I4(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[1]),
        .I1(gmem0_ARREADY),
        .I2(ap_reg_ioackin_gmem0_ARREADY),
        .I3(\exitcond_flatten_reg_1587_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\tmp_1_mid2_reg_1603_reg[0]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [0]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [0]),
        .O(\data_p1[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [10]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [10]),
        .O(\data_p1[10]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [11]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [11]),
        .O(\data_p1[11]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [12]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [12]),
        .O(\data_p1[12]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [13]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [13]),
        .O(\data_p1[13]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [14]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [14]),
        .O(\data_p1[14]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [15]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [15]),
        .O(\data_p1[15]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [16]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [16]),
        .O(\data_p1[16]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [17]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [17]),
        .O(\data_p1[17]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [18]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [18]),
        .O(\data_p1[18]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [19]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [19]),
        .O(\data_p1[19]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [1]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [1]),
        .O(\data_p1[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [20]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [20]),
        .O(\data_p1[20]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [21]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [21]),
        .O(\data_p1[21]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [22]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [22]),
        .O(\data_p1[22]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [23]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [23]),
        .O(\data_p1[23]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [24]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [24]),
        .O(\data_p1[24]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [25]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [25]),
        .O(\data_p1[25]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [26]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [26]),
        .O(\data_p1[26]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [27]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [27]),
        .O(\data_p1[27]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [28]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [28]),
        .O(\data_p1[28]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [29]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [29]),
        .O(\data_p1[29]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [2]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [2]),
        .O(\data_p1[2]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [30]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [30]),
        .O(\data_p1[30]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[31]_i_1 
       (.I0(gmem0_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[31]_i_2 
       (.I0(data_p2[31]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [31]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [31]),
        .O(\data_p1[31]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[31]_i_3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(load_p1_from_p2));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [3]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [3]),
        .O(\data_p1[3]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [4]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [4]),
        .O(\data_p1[4]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [5]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [5]),
        .O(\data_p1[5]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [6]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [6]),
        .O(\data_p1[6]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [7]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [7]),
        .O(\data_p1[7]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [8]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [8]),
        .O(\data_p1[8]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(load_p1_from_p2),
        .I2(\gmem0_addr_reg_1655_reg[31] [9]),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .I5(\gmem0_addr_1_reg_1638_reg[31] [9]),
        .O(\data_p1[9]_i_1_n_6 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_6 ),
        .Q(\q_reg[31] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_6 ),
        .Q(\q_reg[31] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_6 ),
        .Q(\q_reg[31] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_6 ),
        .Q(\q_reg[31] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_6 ),
        .Q(\q_reg[31] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_6 ),
        .Q(\q_reg[31] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_6 ),
        .Q(\q_reg[31] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_6 ),
        .Q(\q_reg[31] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_6 ),
        .Q(\q_reg[31] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_6 ),
        .Q(\q_reg[31] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_6 ),
        .Q(\q_reg[31] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_6 ),
        .Q(\q_reg[31] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_6 ),
        .Q(\q_reg[31] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_6 ),
        .Q(\q_reg[31] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_6 ),
        .Q(\q_reg[31] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_6 ),
        .Q(\q_reg[31] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_6 ),
        .Q(\q_reg[31] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_6 ),
        .Q(\q_reg[31] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_6 ),
        .Q(\q_reg[31] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_6 ),
        .Q(\q_reg[31] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_6 ),
        .Q(\q_reg[31] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_6 ),
        .Q(\q_reg[31] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_6 ),
        .Q(\q_reg[31] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_6 ),
        .Q(\q_reg[31] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_6 ),
        .Q(\q_reg[31] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_6 ),
        .Q(\q_reg[31] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_6 ),
        .Q(\q_reg[31] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_6 ),
        .Q(\q_reg[31] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_6 ),
        .Q(\q_reg[31] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_6 ),
        .Q(\q_reg[31] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_6 ),
        .Q(\q_reg[31] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_6 ),
        .Q(\q_reg[31] [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[0]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [0]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [0]),
        .O(\data_p2[0]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[10]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [10]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [10]),
        .O(\data_p2[10]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[11]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [11]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [11]),
        .O(\data_p2[11]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[12]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [12]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [12]),
        .O(\data_p2[12]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[13]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [13]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [13]),
        .O(\data_p2[13]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[14]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [14]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [14]),
        .O(\data_p2[14]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[15]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [15]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [15]),
        .O(\data_p2[15]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[16]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [16]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [16]),
        .O(\data_p2[16]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[17]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [17]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [17]),
        .O(\data_p2[17]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[18]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [18]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [18]),
        .O(\data_p2[18]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[19]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [19]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [19]),
        .O(\data_p2[19]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[1]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [1]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [1]),
        .O(\data_p2[1]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[20]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [20]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [20]),
        .O(\data_p2[20]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[21]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [21]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [21]),
        .O(\data_p2[21]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[22]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [22]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [22]),
        .O(\data_p2[22]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[23]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [23]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [23]),
        .O(\data_p2[23]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[24]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [24]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [24]),
        .O(\data_p2[24]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[25]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [25]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [25]),
        .O(\data_p2[25]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[26]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [26]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [26]),
        .O(\data_p2[26]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[27]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [27]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [27]),
        .O(\data_p2[27]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[28]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [28]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [28]),
        .O(\data_p2[28]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[29]_i_1__1 
       (.I0(\gmem0_addr_reg_1655_reg[31] [29]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [29]),
        .O(\data_p2[29]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[2]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [2]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [2]),
        .O(\data_p2[2]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[30]_i_1 
       (.I0(\gmem0_addr_reg_1655_reg[31] [30]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [30]),
        .O(\data_p2[30]_i_1_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(gmem0_ARVALID),
        .I1(gmem0_ARREADY),
        .O(load_p2));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[31]_i_2 
       (.I0(\gmem0_addr_reg_1655_reg[31] [31]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [31]),
        .O(\data_p2[31]_i_2_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[3]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [3]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [3]),
        .O(\data_p2[3]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[4]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [4]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [4]),
        .O(\data_p2[4]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[5]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [5]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [5]),
        .O(\data_p2[5]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[6]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [6]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [6]),
        .O(\data_p2[6]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[7]_i_1__2 
       (.I0(\gmem0_addr_reg_1655_reg[31] [7]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [7]),
        .O(\data_p2[7]_i_1__2_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[8]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [8]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [8]),
        .O(\data_p2[8]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[9]_i_1__0 
       (.I0(\gmem0_addr_reg_1655_reg[31] [9]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\gmem0_addr_1_reg_1638_reg[31] [9]),
        .O(\data_p2[9]_i_1__0_n_6 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[0]_i_1__0_n_6 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[10]_i_1__0_n_6 ),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[11]_i_1__0_n_6 ),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[12]_i_1__0_n_6 ),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[13]_i_1__0_n_6 ),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[14]_i_1__0_n_6 ),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[15]_i_1__0_n_6 ),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[16]_i_1__0_n_6 ),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[17]_i_1__0_n_6 ),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[18]_i_1__0_n_6 ),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[19]_i_1__0_n_6 ),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[1]_i_1__0_n_6 ),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[20]_i_1__0_n_6 ),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[21]_i_1__0_n_6 ),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[22]_i_1__0_n_6 ),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[23]_i_1__0_n_6 ),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[24]_i_1__0_n_6 ),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[25]_i_1__0_n_6 ),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[26]_i_1__0_n_6 ),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[27]_i_1__0_n_6 ),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[28]_i_1__0_n_6 ),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[29]_i_1__1_n_6 ),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[2]_i_1__0_n_6 ),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[30]_i_1_n_6 ),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[31]_i_2_n_6 ),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[3]_i_1__0_n_6 ),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[4]_i_1__0_n_6 ),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[5]_i_1__0_n_6 ),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[6]_i_1__0_n_6 ),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[7]_i_1__2_n_6 ),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[8]_i_1__0_n_6 ),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[9]_i_1__0_n_6 ),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1
       (.I0(gmem0_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(gmem0_ARREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_6));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_6),
        .Q(gmem0_ARREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1 
       (.I0(gmem0_ARREADY),
        .I1(gmem0_ARVALID),
        .I2(rs2f_rreq_ack),
        .I3(state),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(state),
        .I2(rs2f_rreq_ack),
        .I3(gmem0_ARVALID),
        .O(\state[1]_i_1_n_6 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_6 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_6 ),
        .Q(state),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFD000000)) 
    \tmp_55_reg_1726[7]_i_1 
       (.I0(\exitcond_flatten_reg_1587_reg[0]_0 ),
        .I1(ap_reg_ioackin_gmem0_ARREADY),
        .I2(gmem0_ARREADY),
        .I3(Q[1]),
        .I4(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    \state_reg[0]_0 ,
    \bus_wide_gen.ready_for_data__0 ,
    I_RDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \exitcond_flatten_reg_1587_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ,
    \bus_wide_gen.rdata_valid_t_reg ,
    gmem0_RREADY,
    \bus_wide_gen.data_buf_reg[7] );
  output rdata_ack_t;
  output ap_reg_ioackin_gmem1_AWREADY_reg;
  output [0:0]\state_reg[0]_0 ;
  output \bus_wide_gen.ready_for_data__0 ;
  output [7:0]I_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input \exitcond_flatten_reg_1587_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input gmem0_RREADY;
  input [7:0]\bus_wide_gen.data_buf_reg[7] ;

  wire [7:0]I_RDATA;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_rst_n_inv;
  wire [7:0]\bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \data_p1[0]_i_1__0_n_6 ;
  wire \data_p1[1]_i_1__0_n_6 ;
  wire \data_p1[2]_i_1__0_n_6 ;
  wire \data_p1[3]_i_1__0_n_6 ;
  wire \data_p1[4]_i_1__0_n_6 ;
  wire \data_p1[5]_i_1__0_n_6 ;
  wire \data_p1[6]_i_1__0_n_6 ;
  wire \data_p1[7]_i_2_n_6 ;
  wire \data_p2_reg_n_6_[0] ;
  wire \data_p2_reg_n_6_[1] ;
  wire \data_p2_reg_n_6_[2] ;
  wire \data_p2_reg_n_6_[3] ;
  wire \data_p2_reg_n_6_[4] ;
  wire \data_p2_reg_n_6_[5] ;
  wire \data_p2_reg_n_6_[6] ;
  wire \data_p2_reg_n_6_[7] ;
  wire \exitcond_flatten_reg_1587_reg[0] ;
  wire gmem0_RREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_6;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_6 ;
  wire \state[1]_i_1__0_n_6 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(gmem0_RREADY),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5DFF)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(Q),
        .I1(\exitcond_flatten_reg_1587_reg[0] ),
        .I2(\state_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I5(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .O(ap_reg_ioackin_gmem1_AWREADY_reg));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_6_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [0]),
        .O(\data_p1[0]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_6_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [1]),
        .O(\data_p1[1]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_6_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [2]),
        .O(\data_p1[2]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_6_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [3]),
        .O(\data_p1[3]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_6_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [4]),
        .O(\data_p1[4]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_6_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [5]),
        .O(\data_p1[5]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_6_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [6]),
        .O(\data_p1[6]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[7]_i_1__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_2 
       (.I0(\data_p2_reg_n_6_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [7]),
        .O(\data_p1[7]_i_2_n_6 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_6 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_6 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_6 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_6 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_6 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_6 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_6 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2_n_6 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [0]),
        .Q(\data_p2_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [1]),
        .Q(\data_p2_reg_n_6_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [2]),
        .Q(\data_p2_reg_n_6_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [3]),
        .Q(\data_p2_reg_n_6_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [4]),
        .Q(\data_p2_reg_n_6_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [5]),
        .Q(\data_p2_reg_n_6_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [6]),
        .Q(\data_p2_reg_n_6_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [7]),
        .Q(\data_p2_reg_n_6_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(gmem0_RREADY),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_6));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_6),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(gmem0_RREADY),
        .I3(state),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(\state_reg[0]_0 ),
        .I1(state),
        .I2(gmem0_RREADY),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .O(\state[1]_i_1__0_n_6 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_6 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_6 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write
   (ap_rst_n_inv,
    ap_clk);
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice rs_wreq
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi
   (ap_enable_reg_pp0_iter1_reg,
    grp_getVal_fu_444_ap_ce,
    ce0,
    WEA,
    ap_enable_reg_pp4_iter1_reg,
    ap_block_pp4_stage0_subdone19_in,
    ap_enable_reg_pp4_iter7_reg,
    ap_enable_reg_pp2_iter1_reg,
    I_BREADY1,
    ap_enable_reg_pp1_iter1_reg,
    ap_NS_fsm1169_out,
    ap_enable_reg_pp5_iter1_reg,
    ap_enable_reg_pp5_iter2_reg,
    ap_NS_fsm1,
    ap_enable_reg_pp3_iter1_reg,
    ap_block_pp3_stage0_subdone24_in,
    ap_enable_reg_pp3_iter7_reg,
    gmem1_BVALID,
    ap_NS_fsm,
    E,
    \tmp_51_reg_1686_reg[7] ,
    ap_rst_n_inv,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    ap_reg_ioackin_gmem1_WREADY_reg,
    ap_enable_reg_pp4_iter0_reg,
    \out_pix4_sum2_reg_1871_reg[0] ,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp3_iter0_reg,
    I_BREADY4,
    \out_pix4_sum1_reg_1851_reg[0] ,
    val_reg_19030,
    ap_enable_reg_pp5_iter0_reg,
    i5_reg_4330,
    i1_reg_389_reg_1_sp_1,
    i1_reg_389_reg_9_sp_1,
    i1_reg_389_reg_10_sp_1,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp2_iter0_reg,
    i2_reg_4000,
    \reg_475_reg[0] ,
    gmem0_RREADY,
    \gmem0_addr_read_reg_1671_reg[0] ,
    edge_val_1_i_reg_17870,
    \gmem0_addr_1_read_reg_1661_reg[0] ,
    \j_1_reg_1676_reg[0] ,
    \ap_CS_fsm_reg[10] ,
    \gmem1_addr_6_reg_1887_reg[0] ,
    ap_done,
    m_axi_gmem1_RREADY,
    grp_getVal_fu_444_ap_start_reg_reg,
    \exitcond2_reg_1838_reg[0] ,
    \tmp_10_reg_1818_reg[0] ,
    \tmp_31_reg_1867_pp4_iter1_reg_reg[0] ,
    \tmp_31_reg_1867_reg[0] ,
    \edge_val_1_i1_reg_1813_reg[7] ,
    \tmp_20_reg_1847_pp3_iter1_reg_reg[0] ,
    \tmp_20_reg_1847_reg[0] ,
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ,
    \exitcond1_reg_1894_reg[0] ,
    i1_reg_389_reg_0_sp_1,
    i1_reg_389_reg_2_sp_1,
    i1_reg_389_reg_3_sp_1,
    i1_reg_389_reg_4_sp_1,
    i1_reg_389_reg_5_sp_1,
    i1_reg_389_reg_6_sp_1,
    i1_reg_389_reg_7_sp_1,
    i1_reg_389_reg_8_sp_1,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 ,
    \y_weight_2_2_reg_1797_reg[10] ,
    m_axi_gmem1_AWADDR,
    AWLEN,
    m_axi_gmem1_ARADDR,
    ARLEN,
    m_axi_gmem1_ARVALID,
    i4_reg_4220,
    i3_reg_4110,
    \edge_val_1_i_reg_1787_reg[7] ,
    \reg_470_reg[0] ,
    \edge_val_1_i1_reg_1813_reg[7]_0 ,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    I_RDATA,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_WLAST,
    grp_getVal_fu_444_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[14] ,
    ap_enable_reg_pp0_iter1_reg_1,
    \tmp_1_mid2_reg_1603_reg[0] ,
    tmp_31_fu_1491_p2,
    ap_enable_reg_pp4_iter0,
    ap_enable_reg_pp4_iter1_reg_0,
    ap_rst_n,
    Q,
    ap_enable_reg_pp4_iter6,
    ap_enable_reg_pp4_iter7_reg_0,
    ap_enable_reg_pp2_iter1_reg_0,
    ap_enable_reg_pp2_iter0,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter0,
    exitcond1_fu_1532_p2,
    ap_enable_reg_pp5_iter0,
    ap_enable_reg_pp5_iter1_reg_0,
    ap_enable_reg_pp5_iter2_reg_0,
    ap_enable_reg_pp3_iter0,
    ap_enable_reg_pp3_iter1_reg_0,
    tmp_20_fu_1460_p2,
    ap_enable_reg_pp3_iter6,
    ap_enable_reg_pp3_iter7_reg_0,
    ap_enable_reg_pp0_iter0_reg,
    ap_reg_ioackin_gmem0_ARREADY_reg,
    \gmem1_addr_6_reg_1887_reg[29] ,
    \out_pix4_sum2_reg_1871_reg[29] ,
    \tmp_31_reg_1867_reg[0]_0 ,
    ap_reg_ioackin_gmem1_AWREADY_reg_0,
    \ap_CS_fsm_reg[10]_0 ,
    tmp_31_reg_1867_pp4_iter6_reg,
    tmp_31_reg_1867,
    \val_reg_1903_reg[7] ,
    edge_val_1_i_reg_1787,
    edge_val_1_i1_reg_1813,
    ap_reg_ioackin_gmem1_WREADY_reg_0,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp4_iter2,
    tmp_31_reg_1867_pp4_iter1_reg,
    tmp_20_reg_1847_pp3_iter1_reg,
    ap_enable_reg_pp3_iter2,
    tmp_20_reg_1847_pp3_iter6_reg,
    D,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ,
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter1_reg_2,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[7] ,
    \exitcond_flatten_reg_1587_reg[0] ,
    \tmp_1_mid2_reg_1603_reg[0]_0 ,
    ap_enable_reg_pp0_iter0,
    \or_cond_mid2_reg_1613_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_0,
    \or_cond_mid2_reg_1613_reg[0]_0 ,
    \ap_CS_fsm_reg[11] ,
    tmp_20_reg_1847,
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ,
    \exitcond1_reg_1894_reg[0]_0 ,
    i1_reg_389_reg,
    \i1_reg_389_reg[6]_0 ,
    \tmp_10_reg_1818_reg[0]_0 ,
    \exitcond2_reg_1838_reg[0]_0 ,
    exitcond2_fu_1448_p2,
    \ap_CS_fsm_reg[9] ,
    I_RVALID,
    \ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[31] ,
    \out_pix4_sum8_reg_1827_reg[29] ,
    tmp_cast1_reg_1562,
    \out_pix4_sum1_reg_1851_reg[29] ,
    \tmp_1_mid2_reg_1603_reg[0]_1 ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ,
    \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] ,
    ap_start,
    \ap_CS_fsm_reg[53] ,
    \ap_CS_fsm_reg[37] ,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_ARREADY,
    p_i_fu_1208_p3,
    p_i1_fu_1395_p3,
    ap_clk,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_BVALID);
  output ap_enable_reg_pp0_iter1_reg;
  output grp_getVal_fu_444_ap_ce;
  output ce0;
  output [0:0]WEA;
  output ap_enable_reg_pp4_iter1_reg;
  output ap_block_pp4_stage0_subdone19_in;
  output ap_enable_reg_pp4_iter7_reg;
  output ap_enable_reg_pp2_iter1_reg;
  output I_BREADY1;
  output ap_enable_reg_pp1_iter1_reg;
  output ap_NS_fsm1169_out;
  output ap_enable_reg_pp5_iter1_reg;
  output ap_enable_reg_pp5_iter2_reg;
  output ap_NS_fsm1;
  output ap_enable_reg_pp3_iter1_reg;
  output ap_block_pp3_stage0_subdone24_in;
  output ap_enable_reg_pp3_iter7_reg;
  output gmem1_BVALID;
  output [20:0]ap_NS_fsm;
  output [0:0]E;
  output [0:0]\tmp_51_reg_1686_reg[7] ;
  output ap_rst_n_inv;
  output ap_reg_ioackin_gmem1_AWREADY_reg;
  output ap_reg_ioackin_gmem1_WREADY_reg;
  output ap_enable_reg_pp4_iter0_reg;
  output [0:0]\out_pix4_sum2_reg_1871_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp3_iter0_reg;
  output I_BREADY4;
  output [0:0]\out_pix4_sum1_reg_1851_reg[0] ;
  output val_reg_19030;
  output ap_enable_reg_pp5_iter0_reg;
  output i5_reg_4330;
  output i1_reg_389_reg_1_sp_1;
  output i1_reg_389_reg_9_sp_1;
  output i1_reg_389_reg_10_sp_1;
  output ap_enable_reg_pp1_iter0_reg;
  output ap_enable_reg_pp2_iter0_reg;
  output i2_reg_4000;
  output [0:0]\reg_475_reg[0] ;
  output gmem0_RREADY;
  output [0:0]\gmem0_addr_read_reg_1671_reg[0] ;
  output edge_val_1_i_reg_17870;
  output [0:0]\gmem0_addr_1_read_reg_1661_reg[0] ;
  output [0:0]\j_1_reg_1676_reg[0] ;
  output \ap_CS_fsm_reg[10] ;
  output [0:0]\gmem1_addr_6_reg_1887_reg[0] ;
  output ap_done;
  output m_axi_gmem1_RREADY;
  output grp_getVal_fu_444_ap_start_reg_reg;
  output \exitcond2_reg_1838_reg[0] ;
  output \tmp_10_reg_1818_reg[0] ;
  output \tmp_31_reg_1867_pp4_iter1_reg_reg[0] ;
  output \tmp_31_reg_1867_reg[0] ;
  output \edge_val_1_i1_reg_1813_reg[7] ;
  output \tmp_20_reg_1847_pp3_iter1_reg_reg[0] ;
  output \tmp_20_reg_1847_reg[0] ;
  output \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ;
  output \exitcond1_reg_1894_reg[0] ;
  output i1_reg_389_reg_0_sp_1;
  output i1_reg_389_reg_2_sp_1;
  output i1_reg_389_reg_3_sp_1;
  output i1_reg_389_reg_4_sp_1;
  output i1_reg_389_reg_5_sp_1;
  output i1_reg_389_reg_6_sp_1;
  output i1_reg_389_reg_7_sp_1;
  output i1_reg_389_reg_8_sp_1;
  output [0:0]\ap_CS_fsm_reg[27] ;
  output \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 ;
  output [0:0]\y_weight_2_2_reg_1797_reg[10] ;
  output [29:0]m_axi_gmem1_AWADDR;
  output [3:0]AWLEN;
  output [29:0]m_axi_gmem1_ARADDR;
  output [3:0]ARLEN;
  output m_axi_gmem1_ARVALID;
  output i4_reg_4220;
  output i3_reg_4110;
  output \edge_val_1_i_reg_1787_reg[7] ;
  output [0:0]\reg_470_reg[0] ;
  output \edge_val_1_i1_reg_1813_reg[7]_0 ;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output [7:0]I_RDATA;
  output m_axi_gmem1_WVALID;
  output m_axi_gmem1_AWVALID;
  output m_axi_gmem1_BREADY;
  output m_axi_gmem1_WLAST;
  input grp_getVal_fu_444_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input \ap_CS_fsm_reg[14] ;
  input ap_enable_reg_pp0_iter1_reg_1;
  input \tmp_1_mid2_reg_1603_reg[0] ;
  input tmp_31_fu_1491_p2;
  input ap_enable_reg_pp4_iter0;
  input ap_enable_reg_pp4_iter1_reg_0;
  input ap_rst_n;
  input [22:0]Q;
  input ap_enable_reg_pp4_iter6;
  input ap_enable_reg_pp4_iter7_reg_0;
  input ap_enable_reg_pp2_iter1_reg_0;
  input ap_enable_reg_pp2_iter0;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter0;
  input exitcond1_fu_1532_p2;
  input ap_enable_reg_pp5_iter0;
  input ap_enable_reg_pp5_iter1_reg_0;
  input ap_enable_reg_pp5_iter2_reg_0;
  input ap_enable_reg_pp3_iter0;
  input ap_enable_reg_pp3_iter1_reg_0;
  input tmp_20_fu_1460_p2;
  input ap_enable_reg_pp3_iter6;
  input ap_enable_reg_pp3_iter7_reg_0;
  input ap_enable_reg_pp0_iter0_reg;
  input [0:0]ap_reg_ioackin_gmem0_ARREADY_reg;
  input [29:0]\gmem1_addr_6_reg_1887_reg[29] ;
  input [29:0]\out_pix4_sum2_reg_1871_reg[29] ;
  input \tmp_31_reg_1867_reg[0]_0 ;
  input ap_reg_ioackin_gmem1_AWREADY_reg_0;
  input \ap_CS_fsm_reg[10]_0 ;
  input tmp_31_reg_1867_pp4_iter6_reg;
  input tmp_31_reg_1867;
  input [7:0]\val_reg_1903_reg[7] ;
  input [7:0]edge_val_1_i_reg_1787;
  input [7:0]edge_val_1_i1_reg_1813;
  input ap_reg_ioackin_gmem1_WREADY_reg_0;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ;
  input ap_enable_reg_pp4_iter2;
  input tmp_31_reg_1867_pp4_iter1_reg;
  input tmp_20_reg_1847_pp3_iter1_reg;
  input ap_enable_reg_pp3_iter2;
  input tmp_20_reg_1847_pp3_iter6_reg;
  input [0:0]D;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ;
  input \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg_2;
  input \ap_CS_fsm_reg[22] ;
  input \ap_CS_fsm_reg[7] ;
  input \exitcond_flatten_reg_1587_reg[0] ;
  input \tmp_1_mid2_reg_1603_reg[0]_0 ;
  input ap_enable_reg_pp0_iter0;
  input \or_cond_mid2_reg_1613_reg[0] ;
  input ap_enable_reg_pp0_iter0_reg_0;
  input \or_cond_mid2_reg_1613_reg[0]_0 ;
  input \ap_CS_fsm_reg[11] ;
  input tmp_20_reg_1847;
  input \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ;
  input \exitcond1_reg_1894_reg[0]_0 ;
  input [10:0]i1_reg_389_reg;
  input \i1_reg_389_reg[6]_0 ;
  input \tmp_10_reg_1818_reg[0]_0 ;
  input \exitcond2_reg_1838_reg[0]_0 ;
  input exitcond2_fu_1448_p2;
  input [0:0]\ap_CS_fsm_reg[9] ;
  input I_RVALID;
  input \ap_CS_fsm_reg[47] ;
  input [0:0]\ap_CS_fsm_reg[31] ;
  input [29:0]\out_pix4_sum8_reg_1827_reg[29] ;
  input [29:0]tmp_cast1_reg_1562;
  input [29:0]\out_pix4_sum1_reg_1851_reg[29] ;
  input \tmp_1_mid2_reg_1603_reg[0]_1 ;
  input [29:0]\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ;
  input [29:0]\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] ;
  input ap_start;
  input \ap_CS_fsm_reg[53] ;
  input \ap_CS_fsm_reg[37] ;
  input m_axi_gmem1_RVALID;
  input m_axi_gmem1_ARREADY;
  input p_i_fu_1208_p3;
  input p_i1_fu_1395_p3;
  input ap_clk;
  input [31:0]m_axi_gmem1_RDATA;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RLAST;
  input m_axi_gmem1_WREADY;
  input m_axi_gmem1_AWREADY;
  input m_axi_gmem1_BVALID;

  wire [3:0]ARLEN;
  wire [3:0]AWLEN;
  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire I_BREADY1;
  wire I_BREADY4;
  wire [7:0]I_RDATA;
  wire I_RVALID;
  wire [22:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[22] ;
  wire [0:0]\ap_CS_fsm_reg[27] ;
  wire [0:0]\ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 ;
  wire \ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[47] ;
  wire \ap_CS_fsm_reg[53] ;
  wire \ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[9] ;
  wire [20:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm1169_out;
  wire ap_block_pp3_stage0_subdone24_in;
  wire ap_block_pp4_stage0_subdone19_in;
  wire ap_block_pp5_stage0_11001;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter1_reg_0;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_reg;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter6;
  wire ap_enable_reg_pp3_iter7_reg;
  wire ap_enable_reg_pp3_iter7_reg_0;
  wire ap_enable_reg_pp4_iter0;
  wire ap_enable_reg_pp4_iter0_reg;
  wire ap_enable_reg_pp4_iter1_reg;
  wire ap_enable_reg_pp4_iter1_reg_0;
  wire ap_enable_reg_pp4_iter2;
  wire ap_enable_reg_pp4_iter6;
  wire ap_enable_reg_pp4_iter7_reg;
  wire ap_enable_reg_pp4_iter7_reg_0;
  wire ap_enable_reg_pp5_iter0;
  wire ap_enable_reg_pp5_iter0_reg;
  wire ap_enable_reg_pp5_iter1_reg;
  wire ap_enable_reg_pp5_iter1_reg_0;
  wire ap_enable_reg_pp5_iter2_reg;
  wire ap_enable_reg_pp5_iter2_reg_0;
  wire [0:0]ap_reg_ioackin_gmem0_ARREADY_reg;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_reg_ioackin_gmem1_AWREADY_reg_0;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire ap_reg_ioackin_gmem1_WREADY_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire bus_read_n_29;
  wire bus_write_n_135;
  wire bus_write_n_51;
  wire bus_write_n_53;
  wire bus_write_n_74;
  wire bus_write_n_95;
  wire ce0;
  wire [7:0]edge_val_1_i1_reg_1813;
  wire \edge_val_1_i1_reg_1813_reg[7] ;
  wire \edge_val_1_i1_reg_1813_reg[7]_0 ;
  wire [7:0]edge_val_1_i_reg_1787;
  wire edge_val_1_i_reg_17870;
  wire \edge_val_1_i_reg_1787_reg[7] ;
  wire exitcond1_fu_1532_p2;
  wire \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ;
  wire \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ;
  wire \exitcond1_reg_1894_reg[0] ;
  wire \exitcond1_reg_1894_reg[0]_0 ;
  wire exitcond2_fu_1448_p2;
  wire \exitcond2_reg_1838_reg[0] ;
  wire \exitcond2_reg_1838_reg[0]_0 ;
  wire \exitcond_flatten_reg_1587_reg[0] ;
  wire gmem0_RREADY;
  wire [0:0]\gmem0_addr_1_read_reg_1661_reg[0] ;
  wire [0:0]\gmem0_addr_read_reg_1671_reg[0] ;
  wire gmem1_ARREADY;
  wire gmem1_BVALID;
  wire [15:0]gmem1_WDATA;
  wire [29:0]\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ;
  wire [29:0]\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] ;
  wire [0:0]\gmem1_addr_6_reg_1887_reg[0] ;
  wire [29:0]\gmem1_addr_6_reg_1887_reg[29] ;
  wire grp_getVal_fu_444_ap_ce;
  wire grp_getVal_fu_444_ap_start_reg;
  wire grp_getVal_fu_444_ap_start_reg_reg;
  wire [10:0]i1_reg_389_reg;
  wire \i1_reg_389_reg[6]_0 ;
  wire i1_reg_389_reg_0_sn_1;
  wire i1_reg_389_reg_10_sn_1;
  wire i1_reg_389_reg_1_sn_1;
  wire i1_reg_389_reg_2_sn_1;
  wire i1_reg_389_reg_3_sn_1;
  wire i1_reg_389_reg_4_sn_1;
  wire i1_reg_389_reg_5_sn_1;
  wire i1_reg_389_reg_6_sn_1;
  wire i1_reg_389_reg_7_sn_1;
  wire i1_reg_389_reg_8_sn_1;
  wire i1_reg_389_reg_9_sn_1;
  wire i2_reg_4000;
  wire i3_reg_4110;
  wire i4_reg_4220;
  wire i5_reg_4330;
  wire [0:0]\j_1_reg_1676_reg[0] ;
  wire [29:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [29:0]m_axi_gmem1_AWADDR;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  wire \or_cond_mid2_reg_1613_reg[0] ;
  wire \or_cond_mid2_reg_1613_reg[0]_0 ;
  wire [0:0]\out_pix4_sum1_reg_1851_reg[0] ;
  wire [29:0]\out_pix4_sum1_reg_1851_reg[29] ;
  wire [0:0]\out_pix4_sum2_reg_1871_reg[0] ;
  wire [29:0]\out_pix4_sum2_reg_1871_reg[29] ;
  wire [29:0]\out_pix4_sum8_reg_1827_reg[29] ;
  wire [0:0]p_0_in;
  wire p_i1_fu_1395_p3;
  wire p_i_fu_1208_p3;
  wire [0:0]\reg_470_reg[0] ;
  wire [0:0]\reg_475_reg[0] ;
  wire req_en__6;
  wire throttl_cnt1;
  wire throttl_cnt10_out__4;
  wire [0:0]throttl_cnt_reg;
  wire \tmp_10_reg_1818_reg[0] ;
  wire \tmp_10_reg_1818_reg[0]_0 ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ;
  wire \tmp_1_mid2_reg_1603_reg[0] ;
  wire \tmp_1_mid2_reg_1603_reg[0]_0 ;
  wire \tmp_1_mid2_reg_1603_reg[0]_1 ;
  wire tmp_20_fu_1460_p2;
  wire tmp_20_reg_1847;
  wire tmp_20_reg_1847_pp3_iter1_reg;
  wire \tmp_20_reg_1847_pp3_iter1_reg_reg[0] ;
  wire tmp_20_reg_1847_pp3_iter6_reg;
  wire \tmp_20_reg_1847_reg[0] ;
  wire tmp_31_fu_1491_p2;
  wire tmp_31_reg_1867;
  wire tmp_31_reg_1867_pp4_iter1_reg;
  wire \tmp_31_reg_1867_pp4_iter1_reg_reg[0] ;
  wire tmp_31_reg_1867_pp4_iter6_reg;
  wire \tmp_31_reg_1867_reg[0] ;
  wire \tmp_31_reg_1867_reg[0]_0 ;
  wire [0:0]\tmp_51_reg_1686_reg[7] ;
  wire [29:0]tmp_cast1_reg_1562;
  wire val_reg_19030;
  wire [7:0]\val_reg_1903_reg[7] ;
  wire wreq_throttl_n_11;
  wire wreq_throttl_n_9;
  wire [0:0]\y_weight_2_2_reg_1797_reg[10] ;

  assign i1_reg_389_reg_0_sp_1 = i1_reg_389_reg_0_sn_1;
  assign i1_reg_389_reg_10_sp_1 = i1_reg_389_reg_10_sn_1;
  assign i1_reg_389_reg_1_sp_1 = i1_reg_389_reg_1_sn_1;
  assign i1_reg_389_reg_2_sp_1 = i1_reg_389_reg_2_sn_1;
  assign i1_reg_389_reg_3_sp_1 = i1_reg_389_reg_3_sn_1;
  assign i1_reg_389_reg_4_sp_1 = i1_reg_389_reg_4_sn_1;
  assign i1_reg_389_reg_5_sp_1 = i1_reg_389_reg_5_sn_1;
  assign i1_reg_389_reg_6_sp_1 = i1_reg_389_reg_6_sn_1;
  assign i1_reg_389_reg_7_sp_1 = i1_reg_389_reg_7_sn_1;
  assign i1_reg_389_reg_8_sp_1 = i1_reg_389_reg_8_sn_1;
  assign i1_reg_389_reg_9_sp_1 = i1_reg_389_reg_9_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read bus_read
       (.D(gmem1_WDATA),
        .I_RDATA(I_RDATA),
        .Q({Q[21],Q[19]}),
        .SR(ap_rst_n_inv),
        .ap_block_pp5_stage0_11001(ap_block_pp5_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp5_iter0(ap_enable_reg_pp5_iter0),
        .ap_enable_reg_pp5_iter1_reg(ap_enable_reg_pp5_iter1_reg),
        .ap_enable_reg_pp5_iter1_reg_0(ap_enable_reg_pp5_iter1_reg_0),
        .ap_enable_reg_pp5_iter2_reg(ap_enable_reg_pp5_iter2_reg_0),
        .ap_reg_ioackin_gmem1_WREADY_reg(bus_read_n_29),
        .ap_reg_ioackin_gmem1_WREADY_reg_0(bus_write_n_95),
        .ap_reg_ioackin_gmem1_WREADY_reg_1(bus_write_n_51),
        .ap_reg_ioackin_gmem1_WREADY_reg_2(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .edge_val_1_i1_reg_1813(edge_val_1_i1_reg_1813),
        .edge_val_1_i_reg_1787(edge_val_1_i_reg_1787),
        .exitcond1_fu_1532_p2(exitcond1_fu_1532_p2),
        .\exitcond1_reg_1894_pp5_iter1_reg_reg[0] (\exitcond1_reg_1894_pp5_iter1_reg_reg[0] ),
        .\exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 (\exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ),
        .\exitcond1_reg_1894_reg[0] (\exitcond1_reg_1894_reg[0] ),
        .\exitcond1_reg_1894_reg[0]_0 (\exitcond1_reg_1894_reg[0]_0 ),
        .full_n_reg(bus_write_n_53),
        .gmem1_ARREADY(gmem1_ARREADY),
        .\gmem1_addr_6_reg_1887_reg[0] (\gmem1_addr_6_reg_1887_reg[0] ),
        .i5_reg_4330(i5_reg_4330),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .\m_axi_gmem1_ARLEN[3] (ARLEN),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .\tmp_10_reg_1818_reg[0] (bus_write_n_74),
        .tmp_cast1_reg_1562(tmp_cast1_reg_1562),
        .\val_reg_1903_reg[0] (val_reg_19030),
        .\val_reg_1903_reg[7] (\val_reg_1903_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(gmem1_WDATA),
        .E(E),
        .I_BREADY4(I_BREADY4),
        .I_RVALID(I_RVALID),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .WEA(WEA),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[27] (\ap_CS_fsm_reg[27] ),
        .\ap_CS_fsm_reg[31] (\ap_CS_fsm_reg[31] ),
        .\ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 (\ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 ),
        .\ap_CS_fsm_reg[37] (\ap_CS_fsm_reg[37] ),
        .\ap_CS_fsm_reg[3] (D),
        .\ap_CS_fsm_reg[47] (\ap_CS_fsm_reg[47] ),
        .\ap_CS_fsm_reg[53] (\ap_CS_fsm_reg[53] ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_block_pp5_stage0_11001(ap_block_pp5_stage0_11001),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter1_reg_1(ap_enable_reg_pp0_iter1_reg_1),
        .ap_enable_reg_pp0_iter1_reg_2(ap_enable_reg_pp0_iter1_reg_2),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(ap_enable_reg_pp2_iter0_reg),
        .ap_enable_reg_pp2_iter1_reg(ap_enable_reg_pp2_iter1_reg),
        .ap_enable_reg_pp2_iter1_reg_0(ap_enable_reg_pp2_iter1_reg_0),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter0_reg(ap_enable_reg_pp3_iter0_reg),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .ap_enable_reg_pp3_iter1_reg_0(ap_enable_reg_pp3_iter1_reg_0),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .ap_enable_reg_pp3_iter6(ap_enable_reg_pp3_iter6),
        .ap_enable_reg_pp3_iter6_reg(ap_block_pp3_stage0_subdone24_in),
        .ap_enable_reg_pp3_iter7_reg(gmem1_BVALID),
        .ap_enable_reg_pp3_iter7_reg_0(ap_enable_reg_pp3_iter7_reg),
        .ap_enable_reg_pp3_iter7_reg_1(ap_enable_reg_pp3_iter7_reg_0),
        .ap_enable_reg_pp4_iter0(ap_enable_reg_pp4_iter0),
        .ap_enable_reg_pp4_iter0_reg(ap_enable_reg_pp4_iter0_reg),
        .ap_enable_reg_pp4_iter1_reg(ap_enable_reg_pp4_iter1_reg),
        .ap_enable_reg_pp4_iter1_reg_0(ap_enable_reg_pp4_iter1_reg_0),
        .ap_enable_reg_pp4_iter2(ap_enable_reg_pp4_iter2),
        .ap_enable_reg_pp4_iter6(ap_enable_reg_pp4_iter6),
        .ap_enable_reg_pp4_iter6_reg(ap_block_pp4_stage0_subdone19_in),
        .ap_enable_reg_pp4_iter7_reg(ap_enable_reg_pp4_iter7_reg),
        .ap_enable_reg_pp4_iter7_reg_0(ap_enable_reg_pp4_iter7_reg_0),
        .ap_enable_reg_pp5_iter0(ap_enable_reg_pp5_iter0),
        .ap_enable_reg_pp5_iter0_reg(ap_enable_reg_pp5_iter0_reg),
        .ap_enable_reg_pp5_iter1_reg(ap_enable_reg_pp5_iter1_reg_0),
        .ap_enable_reg_pp5_iter2_reg(ap_enable_reg_pp5_iter2_reg),
        .ap_enable_reg_pp5_iter2_reg_0(ap_enable_reg_pp5_iter2_reg_0),
        .ap_reg_ioackin_gmem0_ARREADY_reg(ap_reg_ioackin_gmem0_ARREADY_reg),
        .ap_reg_ioackin_gmem1_AWREADY_reg(ap_reg_ioackin_gmem1_AWREADY_reg),
        .ap_reg_ioackin_gmem1_AWREADY_reg_0(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .ap_reg_ioackin_gmem1_WREADY_reg(ap_reg_ioackin_gmem1_WREADY_reg),
        .ap_reg_ioackin_gmem1_WREADY_reg_0(bus_write_n_74),
        .ap_reg_ioackin_gmem1_WREADY_reg_1(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ce0(ce0),
        .\edge_val_1_i1_reg_1813_reg[7] (\edge_val_1_i1_reg_1813_reg[7] ),
        .\edge_val_1_i1_reg_1813_reg[7]_0 (\edge_val_1_i1_reg_1813_reg[7]_0 ),
        .edge_val_1_i_reg_17870(edge_val_1_i_reg_17870),
        .\edge_val_1_i_reg_1787_reg[7] (\edge_val_1_i_reg_1787_reg[7] ),
        .exitcond1_fu_1532_p2(exitcond1_fu_1532_p2),
        .\exitcond1_reg_1894_pp5_iter1_reg_reg[0] (bus_read_n_29),
        .\exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 (\exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ),
        .exitcond2_fu_1448_p2(exitcond2_fu_1448_p2),
        .\exitcond2_reg_1838_reg[0] (\exitcond2_reg_1838_reg[0] ),
        .\exitcond2_reg_1838_reg[0]_0 (\exitcond2_reg_1838_reg[0]_0 ),
        .\exitcond_flatten_reg_1587_reg[0] (\exitcond_flatten_reg_1587_reg[0] ),
        .\fullIndex_1_reg_168_reg[12] (grp_getVal_fu_444_ap_ce),
        .gmem0_RREADY(gmem0_RREADY),
        .\gmem0_addr_1_read_reg_1661_reg[0] (\gmem0_addr_1_read_reg_1661_reg[0] ),
        .\gmem0_addr_read_reg_1671_reg[0] (\gmem0_addr_read_reg_1671_reg[0] ),
        .gmem1_ARREADY(gmem1_ARREADY),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] (\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ),
        .\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] (\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] ),
        .\gmem1_addr_6_reg_1887_reg[29] (\gmem1_addr_6_reg_1887_reg[29] ),
        .grp_getVal_fu_444_ap_start_reg(grp_getVal_fu_444_ap_start_reg),
        .grp_getVal_fu_444_ap_start_reg_reg(grp_getVal_fu_444_ap_start_reg_reg),
        .i1_reg_389_reg(i1_reg_389_reg),
        .\i1_reg_389_reg[0]_0 (i1_reg_389_reg_0_sn_1),
        .\i1_reg_389_reg[6]_0 (\i1_reg_389_reg[6]_0 ),
        .i1_reg_389_reg_0_sp_1(ap_NS_fsm1169_out),
        .i1_reg_389_reg_10_sp_1(i1_reg_389_reg_10_sn_1),
        .i1_reg_389_reg_1_sp_1(i1_reg_389_reg_1_sn_1),
        .i1_reg_389_reg_2_sp_1(i1_reg_389_reg_2_sn_1),
        .i1_reg_389_reg_3_sp_1(i1_reg_389_reg_3_sn_1),
        .i1_reg_389_reg_4_sp_1(i1_reg_389_reg_4_sn_1),
        .i1_reg_389_reg_5_sp_1(i1_reg_389_reg_5_sn_1),
        .i1_reg_389_reg_6_sp_1(i1_reg_389_reg_6_sn_1),
        .i1_reg_389_reg_7_sp_1(i1_reg_389_reg_7_sn_1),
        .i1_reg_389_reg_8_sp_1(i1_reg_389_reg_8_sn_1),
        .i1_reg_389_reg_9_sp_1(i1_reg_389_reg_9_sn_1),
        .i2_reg_4000(i2_reg_4000),
        .\i2_reg_400_reg[0] (bus_write_n_53),
        .\i2_reg_400_reg[15] (I_BREADY1),
        .i3_reg_4110(i3_reg_4110),
        .i4_reg_4220(i4_reg_4220),
        .\j_1_reg_1676_reg[0] (\j_1_reg_1676_reg[0] ),
        .m_axi_gmem1_AWADDR(m_axi_gmem1_AWADDR),
        .\m_axi_gmem1_AWLEN[3] (AWLEN),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .mem_reg(bus_write_n_51),
        .mem_reg_0(bus_write_n_95),
        .\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] (\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .\or_cond_mid2_reg_1613_reg[0] (\or_cond_mid2_reg_1613_reg[0] ),
        .\or_cond_mid2_reg_1613_reg[0]_0 (\or_cond_mid2_reg_1613_reg[0]_0 ),
        .\out_pix4_sum1_reg_1851_reg[0] (\out_pix4_sum1_reg_1851_reg[0] ),
        .\out_pix4_sum1_reg_1851_reg[29] (\out_pix4_sum1_reg_1851_reg[29] ),
        .\out_pix4_sum2_reg_1871_reg[0] (\out_pix4_sum2_reg_1871_reg[0] ),
        .\out_pix4_sum2_reg_1871_reg[29] (\out_pix4_sum2_reg_1871_reg[29] ),
        .\out_pix4_sum8_reg_1827_reg[29] (\out_pix4_sum8_reg_1827_reg[29] ),
        .p_i1_fu_1395_p3(p_i1_fu_1395_p3),
        .p_i_fu_1208_p3(p_i_fu_1208_p3),
        .\reg_470_reg[0] (\reg_470_reg[0] ),
        .\reg_475_reg[0] (\reg_475_reg[0] ),
        .req_en__6(req_en__6),
        .throttl_cnt1(throttl_cnt1),
        .throttl_cnt10_out__4(throttl_cnt10_out__4),
        .\throttl_cnt_reg[0] (p_0_in),
        .\throttl_cnt_reg[0]_0 (throttl_cnt_reg),
        .\throttl_cnt_reg[3] (wreq_throttl_n_9),
        .\throttl_cnt_reg[7] (bus_write_n_135),
        .\throttl_cnt_reg[7]_0 (wreq_throttl_n_11),
        .\tmp_10_reg_1818_reg[0] (\tmp_10_reg_1818_reg[0] ),
        .\tmp_10_reg_1818_reg[0]_0 (\tmp_10_reg_1818_reg[0]_0 ),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .\tmp_1_mid2_reg_1603_reg[0] (\tmp_1_mid2_reg_1603_reg[0] ),
        .\tmp_1_mid2_reg_1603_reg[0]_0 (\tmp_1_mid2_reg_1603_reg[0]_0 ),
        .\tmp_1_mid2_reg_1603_reg[0]_1 (\tmp_1_mid2_reg_1603_reg[0]_1 ),
        .tmp_20_fu_1460_p2(tmp_20_fu_1460_p2),
        .tmp_20_reg_1847(tmp_20_reg_1847),
        .tmp_20_reg_1847_pp3_iter1_reg(tmp_20_reg_1847_pp3_iter1_reg),
        .\tmp_20_reg_1847_pp3_iter1_reg_reg[0] (\tmp_20_reg_1847_pp3_iter1_reg_reg[0] ),
        .tmp_20_reg_1847_pp3_iter6_reg(tmp_20_reg_1847_pp3_iter6_reg),
        .\tmp_20_reg_1847_reg[0] (\tmp_20_reg_1847_reg[0] ),
        .tmp_31_fu_1491_p2(tmp_31_fu_1491_p2),
        .tmp_31_reg_1867(tmp_31_reg_1867),
        .tmp_31_reg_1867_pp4_iter1_reg(tmp_31_reg_1867_pp4_iter1_reg),
        .\tmp_31_reg_1867_pp4_iter1_reg_reg[0] (\tmp_31_reg_1867_pp4_iter1_reg_reg[0] ),
        .tmp_31_reg_1867_pp4_iter6_reg(tmp_31_reg_1867_pp4_iter6_reg),
        .\tmp_31_reg_1867_reg[0] (\tmp_31_reg_1867_reg[0] ),
        .\tmp_31_reg_1867_reg[0]_0 (\tmp_31_reg_1867_reg[0]_0 ),
        .\tmp_51_reg_1686_reg[7] (\tmp_51_reg_1686_reg[7] ),
        .tmp_cast1_reg_1562(tmp_cast1_reg_1562),
        .\y_weight_2_2_reg_1797_reg[10] (\y_weight_2_2_reg_1797_reg[10] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[3:1]),
        .AWREADY_Dummy(AWREADY_Dummy),
        .D(p_0_in),
        .E(bus_write_n_135),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\could_multi_bursts.loop_cnt_reg[5] (wreq_throttl_n_9),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (wreq_throttl_n_11),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .req_en__6(req_en__6),
        .throttl_cnt1(throttl_cnt1),
        .throttl_cnt10_out__4(throttl_cnt10_out__4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer
   (gmem1_WREADY,
    data_valid,
    SR,
    ap_enable_reg_pp2_iter1_reg,
    ap_enable_reg_pp2_iter1_reg_0,
    ap_enable_reg_pp1_iter1_reg,
    ap_NS_fsm,
    \ap_CS_fsm_reg[49] ,
    \i2_reg_400_reg[0] ,
    i1_reg_389_reg_1_sp_1,
    i1_reg_389_reg_9_sp_1,
    i1_reg_389_reg_10_sp_1,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp2_iter0_reg,
    i2_reg_4000,
    ap_reg_ioackin_gmem1_WREADY_reg,
    \exitcond2_reg_1838_reg[0] ,
    \tmp_10_reg_1818_reg[0] ,
    i1_reg_389_reg_0_sp_1,
    i1_reg_389_reg_2_sp_1,
    i1_reg_389_reg_3_sp_1,
    i1_reg_389_reg_4_sp_1,
    i1_reg_389_reg_5_sp_1,
    i1_reg_389_reg_6_sp_1,
    i1_reg_389_reg_7_sp_1,
    i1_reg_389_reg_8_sp_1,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 ,
    mem_reg_0,
    \q_reg[0] ,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \bus_equal_gen.strb_buf_reg[3] ,
    ap_clk,
    D,
    ap_reg_ioackin_gmem1_WREADY_reg_0,
    \ap_CS_fsm_reg[32] ,
    ap_enable_reg_pp2_iter1_reg_1,
    ap_enable_reg_pp2_iter0,
    ap_rst_n,
    \ap_CS_fsm_reg[26] ,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter0,
    Q,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ,
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_ioackin_gmem1_WREADY_reg_1,
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ,
    ap_enable_reg_pp5_iter1_reg,
    ap_enable_reg_pp5_iter2_reg,
    ap_enable_reg_pp5_iter0,
    exitcond1_fu_1532_p2,
    i1_reg_389_reg,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    gmem1_AWREADY,
    \i1_reg_389_reg[6]_0 ,
    \tmp_10_reg_1818_reg[0]_0 ,
    \exitcond2_reg_1838_reg[0]_0 ,
    exitcond2_fu_1448_p2,
    \bus_equal_gen.len_cnt_reg[7] ,
    m_axi_gmem1_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    burst_valid);
  output gmem1_WREADY;
  output data_valid;
  output [0:0]SR;
  output ap_enable_reg_pp2_iter1_reg;
  output ap_enable_reg_pp2_iter1_reg_0;
  output ap_enable_reg_pp1_iter1_reg;
  output [2:0]ap_NS_fsm;
  output \ap_CS_fsm_reg[49] ;
  output \i2_reg_400_reg[0] ;
  output i1_reg_389_reg_1_sp_1;
  output i1_reg_389_reg_9_sp_1;
  output i1_reg_389_reg_10_sp_1;
  output ap_enable_reg_pp1_iter0_reg;
  output ap_enable_reg_pp2_iter0_reg;
  output i2_reg_4000;
  output ap_reg_ioackin_gmem1_WREADY_reg;
  output \exitcond2_reg_1838_reg[0] ;
  output \tmp_10_reg_1818_reg[0] ;
  output i1_reg_389_reg_0_sp_1;
  output i1_reg_389_reg_2_sp_1;
  output i1_reg_389_reg_3_sp_1;
  output i1_reg_389_reg_4_sp_1;
  output i1_reg_389_reg_5_sp_1;
  output i1_reg_389_reg_6_sp_1;
  output i1_reg_389_reg_7_sp_1;
  output i1_reg_389_reg_8_sp_1;
  output [0:0]\ap_CS_fsm_reg[27] ;
  output \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 ;
  output mem_reg_0;
  output \q_reg[0] ;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  input ap_clk;
  input [15:0]D;
  input ap_reg_ioackin_gmem1_WREADY_reg_0;
  input \ap_CS_fsm_reg[32] ;
  input ap_enable_reg_pp2_iter1_reg_1;
  input ap_enable_reg_pp2_iter0;
  input ap_rst_n;
  input \ap_CS_fsm_reg[26] ;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter0;
  input [4:0]Q;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  input \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_reg_ioackin_gmem1_WREADY_reg_1;
  input \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ;
  input ap_enable_reg_pp5_iter1_reg;
  input ap_enable_reg_pp5_iter2_reg;
  input ap_enable_reg_pp5_iter0;
  input exitcond1_fu_1532_p2;
  input [10:0]i1_reg_389_reg;
  input ap_reg_ioackin_gmem1_AWREADY_reg;
  input gmem1_AWREADY;
  input \i1_reg_389_reg[6]_0 ;
  input \tmp_10_reg_1818_reg[0]_0 ;
  input \exitcond2_reg_1838_reg[0]_0 ;
  input exitcond2_fu_1448_p2;
  input [1:0]\bus_equal_gen.len_cnt_reg[7] ;
  input m_axi_gmem1_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input burst_valid;

  wire [15:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[27]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[26] ;
  wire [0:0]\ap_CS_fsm_reg[27] ;
  wire \ap_CS_fsm_reg[32] ;
  wire \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 ;
  wire \ap_CS_fsm_reg[49] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1_i_2_n_6;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter1_i_2_n_6;
  wire ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter1_reg_0;
  wire ap_enable_reg_pp2_iter1_reg_1;
  wire ap_enable_reg_pp5_iter0;
  wire ap_enable_reg_pp5_iter1_reg;
  wire ap_enable_reg_pp5_iter2_reg;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire ap_reg_ioackin_gmem1_WREADY_reg_0;
  wire ap_reg_ioackin_gmem1_WREADY_reg_1;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire [1:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_6 ;
  wire \dout_buf[10]_i_1_n_6 ;
  wire \dout_buf[11]_i_1_n_6 ;
  wire \dout_buf[12]_i_1_n_6 ;
  wire \dout_buf[13]_i_1_n_6 ;
  wire \dout_buf[14]_i_1_n_6 ;
  wire \dout_buf[15]_i_1_n_6 ;
  wire \dout_buf[16]_i_1_n_6 ;
  wire \dout_buf[17]_i_1_n_6 ;
  wire \dout_buf[18]_i_1_n_6 ;
  wire \dout_buf[19]_i_1_n_6 ;
  wire \dout_buf[1]_i_1_n_6 ;
  wire \dout_buf[20]_i_1_n_6 ;
  wire \dout_buf[21]_i_1_n_6 ;
  wire \dout_buf[22]_i_1_n_6 ;
  wire \dout_buf[23]_i_1_n_6 ;
  wire \dout_buf[24]_i_1_n_6 ;
  wire \dout_buf[25]_i_1_n_6 ;
  wire \dout_buf[26]_i_1_n_6 ;
  wire \dout_buf[27]_i_1_n_6 ;
  wire \dout_buf[28]_i_1_n_6 ;
  wire \dout_buf[29]_i_1_n_6 ;
  wire \dout_buf[2]_i_1_n_6 ;
  wire \dout_buf[30]_i_1_n_6 ;
  wire \dout_buf[31]_i_1_n_6 ;
  wire \dout_buf[32]_i_1_n_6 ;
  wire \dout_buf[33]_i_1_n_6 ;
  wire \dout_buf[34]_i_1_n_6 ;
  wire \dout_buf[35]_i_2_n_6 ;
  wire \dout_buf[3]_i_1_n_6 ;
  wire \dout_buf[4]_i_1_n_6 ;
  wire \dout_buf[5]_i_1_n_6 ;
  wire \dout_buf[6]_i_1_n_6 ;
  wire \dout_buf[7]_i_1_n_6 ;
  wire \dout_buf[8]_i_1_n_6 ;
  wire \dout_buf[9]_i_1_n_6 ;
  wire dout_valid_i_1__0_n_6;
  wire empty_n_i_1_n_6;
  wire empty_n_i_2__1_n_6;
  wire empty_n_i_3__2_n_6;
  wire empty_n_reg_n_6;
  wire exitcond1_fu_1532_p2;
  wire \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ;
  wire exitcond2_fu_1448_p2;
  wire \exitcond2_reg_1838_reg[0] ;
  wire \exitcond2_reg_1838_reg[0]_0 ;
  wire full_n_i_1__3_n_6;
  wire full_n_i_2__9_n_6;
  wire full_n_i_3__1_n_6;
  wire gmem1_AWREADY;
  wire gmem1_WREADY;
  wire \i1_reg_389[10]_i_2_n_6 ;
  wire \i1_reg_389[1]_i_2_n_6 ;
  wire \i1_reg_389[6]_i_2_n_6 ;
  wire [10:0]i1_reg_389_reg;
  wire \i1_reg_389_reg[6]_0 ;
  wire i1_reg_389_reg_0_sn_1;
  wire i1_reg_389_reg_10_sn_1;
  wire i1_reg_389_reg_1_sn_1;
  wire i1_reg_389_reg_2_sn_1;
  wire i1_reg_389_reg_3_sn_1;
  wire i1_reg_389_reg_4_sn_1;
  wire i1_reg_389_reg_5_sn_1;
  wire i1_reg_389_reg_6_sn_1;
  wire i1_reg_389_reg_7_sn_1;
  wire i1_reg_389_reg_8_sn_1;
  wire i1_reg_389_reg_9_sn_1;
  wire i2_reg_4000;
  wire \i2_reg_400_reg[0] ;
  wire m_axi_gmem1_WREADY;
  wire mem_reg_0;
  wire mem_reg_i_26_n_6;
  wire mem_reg_i_27_n_6;
  wire mem_reg_i_28_n_6;
  wire mem_reg_i_29_n_6;
  wire mem_reg_i_36_n_6;
  wire \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire \q_reg[0] ;
  wire [35:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__1_n_6;
  wire show_ahead_i_3_n_6;
  wire show_ahead_i_4_n_6;
  wire show_ahead_i_5_n_6;
  wire \tmp_10_reg_1818_reg[0] ;
  wire \tmp_10_reg_1818_reg[0]_0 ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  wire usedw19_out;
  wire \usedw[0]_i_1__0_n_6 ;
  wire \usedw[4]_i_3__0_n_6 ;
  wire \usedw[4]_i_4__0_n_6 ;
  wire \usedw[4]_i_5__0_n_6 ;
  wire \usedw[4]_i_6_n_6 ;
  wire \usedw[7]_i_1__0_n_6 ;
  wire \usedw[7]_i_3_n_6 ;
  wire \usedw[7]_i_4__0_n_6 ;
  wire \usedw[7]_i_5__0_n_6 ;
  wire \usedw_reg[4]_i_1_n_10 ;
  wire \usedw_reg[4]_i_1_n_11 ;
  wire \usedw_reg[4]_i_1_n_12 ;
  wire \usedw_reg[4]_i_1_n_13 ;
  wire \usedw_reg[4]_i_1_n_6 ;
  wire \usedw_reg[4]_i_1_n_7 ;
  wire \usedw_reg[4]_i_1_n_8 ;
  wire \usedw_reg[4]_i_1_n_9 ;
  wire \usedw_reg[7]_i_2_n_11 ;
  wire \usedw_reg[7]_i_2_n_12 ;
  wire \usedw_reg[7]_i_2_n_13 ;
  wire \usedw_reg[7]_i_2_n_8 ;
  wire \usedw_reg[7]_i_2_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_6 ;
  wire \waddr[1]_i_1__0_n_6 ;
  wire \waddr[2]_i_1__0_n_6 ;
  wire \waddr[3]_i_1__0_n_6 ;
  wire \waddr[4]_i_1__1_n_6 ;
  wire \waddr[5]_i_1__0_n_6 ;
  wire \waddr[6]_i_1__0_n_6 ;
  wire \waddr[6]_i_2__0_n_6 ;
  wire \waddr[7]_i_2__0_n_6 ;
  wire \waddr[7]_i_3__0_n_6 ;
  wire \waddr[7]_i_4__0_n_6 ;
  wire [3:2]\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2_O_UNCONNECTED ;

  assign i1_reg_389_reg_0_sp_1 = i1_reg_389_reg_0_sn_1;
  assign i1_reg_389_reg_10_sp_1 = i1_reg_389_reg_10_sn_1;
  assign i1_reg_389_reg_1_sp_1 = i1_reg_389_reg_1_sn_1;
  assign i1_reg_389_reg_2_sp_1 = i1_reg_389_reg_2_sn_1;
  assign i1_reg_389_reg_3_sp_1 = i1_reg_389_reg_3_sn_1;
  assign i1_reg_389_reg_4_sp_1 = i1_reg_389_reg_4_sn_1;
  assign i1_reg_389_reg_5_sp_1 = i1_reg_389_reg_5_sn_1;
  assign i1_reg_389_reg_6_sp_1 = i1_reg_389_reg_6_sn_1;
  assign i1_reg_389_reg_7_sp_1 = i1_reg_389_reg_7_sn_1;
  assign i1_reg_389_reg_8_sp_1 = i1_reg_389_reg_8_sn_1;
  assign i1_reg_389_reg_9_sp_1 = i1_reg_389_reg_9_sn_1;
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(Q[0]),
        .I1(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(gmem1_WREADY),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFF008A8A8A8A)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm[27]_i_2_n_6 ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(gmem1_AWREADY),
        .I4(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \ap_CS_fsm[27]_i_2 
       (.I0(\tmp_10_reg_1818_reg[0]_0 ),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(gmem1_WREADY),
        .I3(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .I4(\i1_reg_389_reg[6]_0 ),
        .O(\ap_CS_fsm[27]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    \ap_CS_fsm[33]_i_2 
       (.I0(\exitcond2_reg_1838_reg[0]_0 ),
        .I1(ap_enable_reg_pp2_iter1_reg_1),
        .I2(gmem1_WREADY),
        .I3(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .I4(exitcond2_fu_1448_p2),
        .O(ap_enable_reg_pp2_iter1_reg_0));
  LUT6 #(
    .INIT(64'hF2F0F2FFF2FFF2FF)) 
    \ap_CS_fsm[49]_i_2 
       (.I0(\i2_reg_400_reg[0] ),
        .I1(\exitcond1_reg_1894_pp5_iter1_reg_reg[0] ),
        .I2(ap_enable_reg_pp5_iter1_reg),
        .I3(ap_enable_reg_pp5_iter2_reg),
        .I4(ap_enable_reg_pp5_iter0),
        .I5(exitcond1_fu_1532_p2),
        .O(\ap_CS_fsm_reg[49] ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0_i_1 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm[27]_i_2_n_6 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0_i_1 
       (.I0(ap_enable_reg_pp2_iter1_reg_0),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[3]),
        .O(\ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm_reg[51]_srl2___ap_CS_fsm_reg_r_0_i_1 
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg[49] ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hDDD00000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(Q[2]),
        .I1(\ap_CS_fsm[27]_i_2_n_6 ),
        .I2(\ap_CS_fsm_reg[26] ),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_reg));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(ap_enable_reg_pp1_iter1_i_2_n_6),
        .I3(\ap_CS_fsm[27]_i_2_n_6 ),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    ap_enable_reg_pp1_iter1_i_2
       (.I0(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .I1(gmem1_WREADY),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(\tmp_10_reg_1818_reg[0]_0 ),
        .O(ap_enable_reg_pp1_iter1_i_2_n_6));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hDDD00000)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp2_iter1_reg_0),
        .I2(\ap_CS_fsm_reg[32] ),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp2_iter0_reg));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(\ap_CS_fsm_reg[32] ),
        .I1(ap_enable_reg_pp2_iter1_reg_1),
        .I2(ap_enable_reg_pp2_iter1_i_2_n_6),
        .I3(ap_enable_reg_pp2_iter1_reg_0),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp2_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    ap_enable_reg_pp2_iter1_i_2
       (.I0(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .I1(gmem1_WREADY),
        .I2(ap_enable_reg_pp2_iter1_reg_1),
        .I3(\exitcond2_reg_1838_reg[0]_0 ),
        .O(ap_enable_reg_pp2_iter1_i_2_n_6));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    ap_reg_ioackin_gmem1_WREADY_i_5
       (.I0(\tmp_10_reg_1818_reg[0]_0 ),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(Q[2]),
        .I3(\exitcond2_reg_1838_reg[0]_0 ),
        .I4(ap_enable_reg_pp2_iter1_reg_1),
        .I5(Q[3]),
        .O(ap_reg_ioackin_gmem1_WREADY_reg));
  LUT6 #(
    .INIT(64'h1011000000000000)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg[7] [1]),
        .I1(\bus_equal_gen.len_cnt_reg[7] [0]),
        .I2(m_axi_gmem1_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(data_valid),
        .I5(burst_valid),
        .O(\q_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem1_WREADY),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.araddr_buf[31]_i_1__0 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hBB3B0000)) 
    \dout_buf[35]_i_1 
       (.I0(burst_valid),
        .I1(data_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem1_WREADY),
        .I4(empty_n_reg_n_6),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_2 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_2_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_6),
        .I1(m_axi_gmem1_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(data_valid),
        .I4(burst_valid),
        .O(dout_valid_i_1__0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_6),
        .Q(data_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_6),
        .I1(pop),
        .I2(gmem1_WREADY),
        .I3(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I4(empty_n_reg_n_6),
        .O(empty_n_i_1_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    empty_n_i_2__1
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[0]),
        .I2(usedw_reg__0[5]),
        .I3(show_ahead_i_4_n_6),
        .I4(usedw_reg__0[4]),
        .I5(empty_n_i_3__2_n_6),
        .O(empty_n_i_2__1_n_6));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_3__2
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(empty_n_i_3__2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_6),
        .Q(empty_n_reg_n_6),
        .R(SR));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B0B8)) 
    \exitcond2_reg_1838[0]_i_1 
       (.I0(exitcond2_fu_1448_p2),
        .I1(Q[3]),
        .I2(\exitcond2_reg_1838_reg[0]_0 ),
        .I3(ap_enable_reg_pp2_iter1_reg_1),
        .I4(gmem1_WREADY),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .O(\exitcond2_reg_1838_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \fullIndex_1_reg_168[12]_i_4 
       (.I0(gmem1_WREADY),
        .I1(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .O(\i2_reg_400_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__9_n_6),
        .I2(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I3(gmem1_WREADY),
        .I4(pop),
        .O(full_n_i_1__3_n_6));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__9
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .I2(usedw_reg__0[7]),
        .I3(usedw_reg__0[6]),
        .I4(full_n_i_3__1_n_6),
        .O(full_n_i_2__9_n_6));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[0]),
        .O(full_n_i_3__1_n_6));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_6),
        .Q(gmem1_WREADY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \i1_reg_389[0]_i_1 
       (.I0(i1_reg_389_reg[0]),
        .I1(\i1_reg_389[1]_i_2_n_6 ),
        .O(i1_reg_389_reg_0_sn_1));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \i1_reg_389[10]_i_1 
       (.I0(i1_reg_389_reg[10]),
        .I1(i1_reg_389_reg[9]),
        .I2(i1_reg_389_reg[8]),
        .I3(i1_reg_389_reg[7]),
        .I4(\i1_reg_389[10]_i_2_n_6 ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(i1_reg_389_reg_10_sn_1));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \i1_reg_389[10]_i_2 
       (.I0(i1_reg_389_reg[6]),
        .I1(i1_reg_389_reg[5]),
        .I2(i1_reg_389_reg[3]),
        .I3(\i1_reg_389[6]_i_2_n_6 ),
        .I4(i1_reg_389_reg[2]),
        .I5(i1_reg_389_reg[4]),
        .O(\i1_reg_389[10]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h00D200D200D2D2D2)) 
    \i1_reg_389[1]_i_1 
       (.I0(i1_reg_389_reg[0]),
        .I1(\i1_reg_389[1]_i_2_n_6 ),
        .I2(i1_reg_389_reg[1]),
        .I3(Q[1]),
        .I4(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I5(gmem1_AWREADY),
        .O(i1_reg_389_reg_1_sn_1));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    \i1_reg_389[1]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\tmp_10_reg_1818_reg[0]_0 ),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(\i2_reg_400_reg[0] ),
        .I4(Q[2]),
        .I5(\i1_reg_389_reg[6]_0 ),
        .O(\i1_reg_389[1]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i1_reg_389[2]_i_1 
       (.I0(i1_reg_389_reg[2]),
        .I1(\i1_reg_389[6]_i_2_n_6 ),
        .O(i1_reg_389_reg_2_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \i1_reg_389[3]_i_1 
       (.I0(i1_reg_389_reg[3]),
        .I1(i1_reg_389_reg[2]),
        .I2(\i1_reg_389[6]_i_2_n_6 ),
        .O(i1_reg_389_reg_3_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i1_reg_389[4]_i_1 
       (.I0(i1_reg_389_reg[4]),
        .I1(i1_reg_389_reg[3]),
        .I2(\i1_reg_389[6]_i_2_n_6 ),
        .I3(i1_reg_389_reg[2]),
        .O(i1_reg_389_reg_4_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i1_reg_389[5]_i_1 
       (.I0(i1_reg_389_reg[5]),
        .I1(i1_reg_389_reg[4]),
        .I2(i1_reg_389_reg[2]),
        .I3(\i1_reg_389[6]_i_2_n_6 ),
        .I4(i1_reg_389_reg[3]),
        .O(i1_reg_389_reg_5_sn_1));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i1_reg_389[6]_i_1 
       (.I0(i1_reg_389_reg[6]),
        .I1(i1_reg_389_reg[5]),
        .I2(i1_reg_389_reg[3]),
        .I3(\i1_reg_389[6]_i_2_n_6 ),
        .I4(i1_reg_389_reg[2]),
        .I5(i1_reg_389_reg[4]),
        .O(i1_reg_389_reg_6_sn_1));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \i1_reg_389[6]_i_2 
       (.I0(i1_reg_389_reg[0]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_enable_reg_pp1_iter1_i_2_n_6),
        .I3(Q[2]),
        .I4(\i1_reg_389_reg[6]_0 ),
        .I5(i1_reg_389_reg[1]),
        .O(\i1_reg_389[6]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i1_reg_389[7]_i_1 
       (.I0(i1_reg_389_reg[7]),
        .I1(\i1_reg_389[10]_i_2_n_6 ),
        .O(i1_reg_389_reg_7_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i1_reg_389[8]_i_2 
       (.I0(i1_reg_389_reg[8]),
        .I1(i1_reg_389_reg[7]),
        .I2(\i1_reg_389[10]_i_2_n_6 ),
        .O(i1_reg_389_reg_8_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \i1_reg_389[9]_i_1 
       (.I0(i1_reg_389_reg[7]),
        .I1(\i1_reg_389[10]_i_2_n_6 ),
        .I2(i1_reg_389_reg[8]),
        .I3(i1_reg_389_reg[9]),
        .I4(\ap_CS_fsm_reg[26] ),
        .O(i1_reg_389_reg_9_sn_1));
  LUT6 #(
    .INIT(64'h0000000080888888)) 
    \i2_reg_400[0]_i_2 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(Q[3]),
        .I2(\exitcond2_reg_1838_reg[0]_0 ),
        .I3(ap_enable_reg_pp2_iter1_reg_1),
        .I4(\i2_reg_400_reg[0] ),
        .I5(exitcond2_fu_1448_p2),
        .O(i2_reg_4000));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D),
        .DIBDI({D[15:8],D[15:8]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(gmem1_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ap_reg_ioackin_gmem1_WREADY_reg_0,ap_reg_ioackin_gmem1_WREADY_reg_0,ap_reg_ioackin_gmem1_WREADY_reg_0,ap_reg_ioackin_gmem1_WREADY_reg_0}));
  LUT5 #(
    .INIT(32'h57773000)) 
    mem_reg_i_1__0
       (.I0(pop),
        .I1(mem_reg_i_26_n_6),
        .I2(mem_reg_i_27_n_6),
        .I3(raddr[6]),
        .I4(raddr[7]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    mem_reg_i_26
       (.I0(mem_reg_i_36_n_6),
        .I1(raddr[2]),
        .I2(raddr[3]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(mem_reg_i_26_n_6));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_27
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_27_n_6));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_28
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_28_n_6));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_29
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_29_n_6));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_2__0
       (.I0(pop),
        .I1(mem_reg_i_26_n_6),
        .I2(raddr[6]),
        .I3(mem_reg_i_27_n_6),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    mem_reg_i_31
       (.I0(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .I1(Q[0]),
        .I2(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .I3(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(mem_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_36
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_36_n_6));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_3__0
       (.I0(pop),
        .I1(mem_reg_i_26_n_6),
        .I2(raddr[5]),
        .I3(mem_reg_i_28_n_6),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7070537070707070)) 
    mem_reg_i_4__0
       (.I0(pop),
        .I1(mem_reg_i_26_n_6),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_29_n_6),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_i_5__0
       (.I0(pop),
        .I1(mem_reg_i_26_n_6),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_i_6__0
       (.I0(pop),
        .I1(mem_reg_i_26_n_6),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h447C)) 
    mem_reg_i_7__0
       (.I0(pop),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_i_26_n_6),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h47)) 
    mem_reg_i_8__0
       (.I0(pop),
        .I1(raddr[0]),
        .I2(mem_reg_i_26_n_6),
        .O(rnext[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    show_ahead_i_1__0
       (.I0(show_ahead_i_2__1_n_6),
        .I1(show_ahead_i_3_n_6),
        .I2(gmem1_WREADY),
        .I3(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I4(show_ahead_i_4_n_6),
        .I5(show_ahead_i_5_n_6),
        .O(show_ahead0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_2__1
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[1]),
        .O(show_ahead_i_2__1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h1)) 
    show_ahead_i_3
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(show_ahead_i_3_n_6));
  LUT2 #(
    .INIT(4'hE)) 
    show_ahead_i_4
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .O(show_ahead_i_4_n_6));
  LUT6 #(
    .INIT(64'h8AAA00AA7555FF55)) 
    show_ahead_i_5
       (.I0(empty_n_reg_n_6),
        .I1(m_axi_gmem1_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(data_valid),
        .I4(burst_valid),
        .I5(usedw_reg__0[0]),
        .O(show_ahead_i_5_n_6));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000AAAAFFFBAAAA)) 
    \tmp_10_reg_1818[0]_i_1 
       (.I0(\tmp_10_reg_1818_reg[0]_0 ),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(gmem1_WREADY),
        .I3(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .I4(Q[2]),
        .I5(\i1_reg_389_reg[6]_0 ),
        .O(\tmp_10_reg_1818_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__0_n_6 ));
  LUT3 #(
    .INIT(8'h08)) 
    \usedw[4]_i_2 
       (.I0(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I1(gmem1_WREADY),
        .I2(pop),
        .O(usedw19_out));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__0 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3__0_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__0 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4__0_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__0 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5__0_n_6 ));
  LUT4 #(
    .INIT(16'h6555)) 
    \usedw[4]_i_6 
       (.I0(usedw_reg__0[1]),
        .I1(pop),
        .I2(gmem1_WREADY),
        .I3(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .O(\usedw[4]_i_6_n_6 ));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[7]_i_1__0 
       (.I0(gmem1_WREADY),
        .I1(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I2(pop),
        .O(\usedw[7]_i_1__0_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__0 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4__0_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__0 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5__0_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(\usedw[0]_i_1__0_n_6 ),
        .Q(usedw_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(\usedw_reg[4]_i_1_n_13 ),
        .Q(usedw_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(\usedw_reg[4]_i_1_n_12 ),
        .Q(usedw_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(\usedw_reg[4]_i_1_n_11 ),
        .Q(usedw_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(\usedw_reg[4]_i_1_n_10 ),
        .Q(usedw_reg__0[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1_n_6 ,\usedw_reg[4]_i_1_n_7 ,\usedw_reg[4]_i_1_n_8 ,\usedw_reg[4]_i_1_n_9 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],usedw19_out}),
        .O({\usedw_reg[4]_i_1_n_10 ,\usedw_reg[4]_i_1_n_11 ,\usedw_reg[4]_i_1_n_12 ,\usedw_reg[4]_i_1_n_13 }),
        .S({\usedw[4]_i_3__0_n_6 ,\usedw[4]_i_4__0_n_6 ,\usedw[4]_i_5__0_n_6 ,\usedw[4]_i_6_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(\usedw_reg[7]_i_2_n_13 ),
        .Q(usedw_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(\usedw_reg[7]_i_2_n_12 ),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(\usedw_reg[7]_i_2_n_11 ),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2 
       (.CI(\usedw_reg[4]_i_1_n_6 ),
        .CO({\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2_n_8 ,\usedw_reg[7]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2_O_UNCONNECTED [3],\usedw_reg[7]_i_2_n_11 ,\usedw_reg[7]_i_2_n_12 ,\usedw_reg[7]_i_2_n_13 }),
        .S({1'b0,\usedw[7]_i_3_n_6 ,\usedw[7]_i_4__0_n_6 ,\usedw[7]_i_5__0_n_6 }));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_6 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(gmem1_WREADY),
        .I1(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_6 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_6 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_6 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_6 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_6 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_6 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_6 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_6 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_6 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_6 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_6 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_6 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0
   (m_axi_gmem1_RREADY,
    beat_valid,
    E,
    \bus_equal_gen.rdata_valid_t_reg ,
    Q,
    ap_clk,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    SR,
    ap_rst_n,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t);
  output m_axi_gmem1_RREADY;
  output beat_valid;
  output [0:0]E;
  output \bus_equal_gen.rdata_valid_t_reg ;
  output [8:0]Q;
  input ap_clk;
  input [31:0]m_axi_gmem1_RDATA;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RLAST;
  input m_axi_gmem1_RVALID;
  input [0:0]SR;
  input ap_rst_n;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;

  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire \dout_buf[0]_i_1_n_6 ;
  wire \dout_buf[1]_i_1_n_6 ;
  wire \dout_buf[2]_i_1_n_6 ;
  wire \dout_buf[34]_i_2_n_6 ;
  wire \dout_buf[3]_i_1_n_6 ;
  wire \dout_buf[4]_i_1_n_6 ;
  wire \dout_buf[5]_i_1_n_6 ;
  wire \dout_buf[6]_i_1_n_6 ;
  wire \dout_buf[7]_i_1_n_6 ;
  wire dout_valid_i_1__1_n_6;
  wire empty_n_i_1_n_6;
  wire empty_n_i_2__2_n_6;
  wire empty_n_i_3__1_n_6;
  wire empty_n_reg_n_6;
  wire full_n_i_1__4_n_6;
  wire full_n_i_2__10_n_6;
  wire full_n_i_3__2_n_6;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire mem_reg_i_10__0_n_6;
  wire mem_reg_i_11__0_n_6;
  wire mem_reg_i_12__0_n_6;
  wire mem_reg_i_13__0_n_6;
  wire mem_reg_i_9__0_n_6;
  wire mem_reg_n_10;
  wire mem_reg_n_11;
  wire mem_reg_n_12;
  wire mem_reg_n_13;
  wire mem_reg_n_22;
  wire mem_reg_n_23;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire mem_reg_n_34;
  wire mem_reg_n_35;
  wire mem_reg_n_36;
  wire mem_reg_n_37;
  wire mem_reg_n_38;
  wire mem_reg_n_39;
  wire mem_reg_n_6;
  wire mem_reg_n_7;
  wire mem_reg_n_8;
  wire mem_reg_n_9;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire \q_tmp_reg_n_6_[0] ;
  wire \q_tmp_reg_n_6_[1] ;
  wire \q_tmp_reg_n_6_[2] ;
  wire \q_tmp_reg_n_6_[34] ;
  wire \q_tmp_reg_n_6_[3] ;
  wire \q_tmp_reg_n_6_[4] ;
  wire \q_tmp_reg_n_6_[5] ;
  wire \q_tmp_reg_n_6_[6] ;
  wire \q_tmp_reg_n_6_[7] ;
  wire \raddr_reg_n_6_[0] ;
  wire \raddr_reg_n_6_[1] ;
  wire \raddr_reg_n_6_[2] ;
  wire \raddr_reg_n_6_[3] ;
  wire \raddr_reg_n_6_[4] ;
  wire \raddr_reg_n_6_[5] ;
  wire \raddr_reg_n_6_[6] ;
  wire \raddr_reg_n_6_[7] ;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_6;
  wire show_ahead_reg_n_6;
  wire usedw19_out;
  wire \usedw[0]_i_1__1_n_6 ;
  wire \usedw[4]_i_3_n_6 ;
  wire \usedw[4]_i_4_n_6 ;
  wire \usedw[4]_i_5_n_6 ;
  wire \usedw[4]_i_6__0_n_6 ;
  wire \usedw[7]_i_1__1_n_6 ;
  wire \usedw[7]_i_3__0_n_6 ;
  wire \usedw[7]_i_4_n_6 ;
  wire \usedw[7]_i_5_n_6 ;
  wire \usedw_reg[4]_i_1__0_n_10 ;
  wire \usedw_reg[4]_i_1__0_n_11 ;
  wire \usedw_reg[4]_i_1__0_n_12 ;
  wire \usedw_reg[4]_i_1__0_n_13 ;
  wire \usedw_reg[4]_i_1__0_n_6 ;
  wire \usedw_reg[4]_i_1__0_n_7 ;
  wire \usedw_reg[4]_i_1__0_n_8 ;
  wire \usedw_reg[4]_i_1__0_n_9 ;
  wire \usedw_reg[7]_i_2__0_n_11 ;
  wire \usedw_reg[7]_i_2__0_n_12 ;
  wire \usedw_reg[7]_i_2__0_n_13 ;
  wire \usedw_reg[7]_i_2__0_n_8 ;
  wire \usedw_reg[7]_i_2__0_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__1_n_6 ;
  wire \waddr[1]_i_1__1_n_6 ;
  wire \waddr[2]_i_1__1_n_6 ;
  wire \waddr[3]_i_1__1_n_6 ;
  wire \waddr[4]_i_1__2_n_6 ;
  wire \waddr[5]_i_1__1_n_6 ;
  wire \waddr[6]_i_1__1_n_6 ;
  wire \waddr[6]_i_2__1_n_6 ;
  wire \waddr[7]_i_2__1_n_6 ;
  wire \waddr[7]_i_3__1_n_6 ;
  wire \waddr[7]_i_4__1_n_6 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_equal_gen.data_buf[7]_i_1 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_6_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_6),
        .O(\dout_buf[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_6_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_6),
        .O(\dout_buf[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_6_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_6),
        .O(\dout_buf[2]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \dout_buf[34]_i_1__0 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_6),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(\q_tmp_reg_n_6_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_6),
        .O(\dout_buf[34]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_6_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_6),
        .O(\dout_buf[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_6_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_6),
        .O(\dout_buf[4]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_6_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_6),
        .O(\dout_buf[5]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_6_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_6),
        .O(\dout_buf[6]_i_1_n_6 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_6_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_6),
        .O(\dout_buf[7]_i_1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_6 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_6 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_6 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_6 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_6 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_6 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_6 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_6 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_6 ),
        .Q(Q[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    dout_valid_i_1__1
       (.I0(empty_n_reg_n_6),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .O(dout_valid_i_1__1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_6),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_6),
        .I1(usedw_reg__0[4]),
        .I2(empty_n_i_3__1_n_6),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_6),
        .O(empty_n_i_1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(empty_n_i_2__2_n_6));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__1
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[0]),
        .I4(usedw_reg__0[1]),
        .O(empty_n_i_3__1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_6),
        .Q(empty_n_reg_n_6),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_6),
        .I2(full_n_i_3__2_n_6),
        .I3(m_axi_gmem1_RVALID),
        .I4(m_axi_gmem1_RREADY),
        .I5(pop),
        .O(full_n_i_1__4_n_6));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__10
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[4]),
        .O(full_n_i_2__10_n_6));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[0]),
        .O(full_n_i_3__2_n_6));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_6),
        .Q(m_axi_gmem1_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(m_axi_gmem1_RDATA[15:0]),
        .DIBDI(m_axi_gmem1_RDATA[31:16]),
        .DIPADIP(m_axi_gmem1_RRESP),
        .DIPBDIP({1'b1,m_axi_gmem1_RLAST}),
        .DOADO({mem_reg_n_6,mem_reg_n_7,mem_reg_n_8,mem_reg_n_9,mem_reg_n_10,mem_reg_n_11,mem_reg_n_12,mem_reg_n_13,q_buf[7:0]}),
        .DOBDO({mem_reg_n_22,mem_reg_n_23,mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31,mem_reg_n_32,mem_reg_n_33,mem_reg_n_34,mem_reg_n_35,mem_reg_n_36,mem_reg_n_37}),
        .DOPADOP({mem_reg_n_38,mem_reg_n_39}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_gmem1_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID}));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_10__0
       (.I0(\raddr_reg_n_6_[5] ),
        .I1(\raddr_reg_n_6_[3] ),
        .I2(\raddr_reg_n_6_[1] ),
        .I3(\raddr_reg_n_6_[0] ),
        .I4(\raddr_reg_n_6_[2] ),
        .I5(\raddr_reg_n_6_[4] ),
        .O(mem_reg_i_10__0_n_6));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_11__0
       (.I0(\raddr_reg_n_6_[4] ),
        .I1(\raddr_reg_n_6_[2] ),
        .I2(\raddr_reg_n_6_[0] ),
        .I3(\raddr_reg_n_6_[1] ),
        .I4(\raddr_reg_n_6_[3] ),
        .O(mem_reg_i_11__0_n_6));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_12__0
       (.I0(\raddr_reg_n_6_[1] ),
        .I1(\raddr_reg_n_6_[0] ),
        .O(mem_reg_i_12__0_n_6));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_13__0
       (.I0(\raddr_reg_n_6_[7] ),
        .I1(\raddr_reg_n_6_[6] ),
        .I2(\raddr_reg_n_6_[0] ),
        .I3(\raddr_reg_n_6_[1] ),
        .O(mem_reg_i_13__0_n_6));
  LUT5 #(
    .INIT(32'h57773000)) 
    mem_reg_i_1__1
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_6),
        .I2(mem_reg_i_10__0_n_6),
        .I3(\raddr_reg_n_6_[6] ),
        .I4(\raddr_reg_n_6_[7] ),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_2__1
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_6),
        .I2(\raddr_reg_n_6_[6] ),
        .I3(mem_reg_i_10__0_n_6),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_3__1
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_6),
        .I2(\raddr_reg_n_6_[5] ),
        .I3(mem_reg_i_11__0_n_6),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7070537070707070)) 
    mem_reg_i_4__1
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_6),
        .I2(\raddr_reg_n_6_[4] ),
        .I3(\raddr_reg_n_6_[2] ),
        .I4(mem_reg_i_12__0_n_6),
        .I5(\raddr_reg_n_6_[3] ),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_i_5__1
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_6),
        .I2(\raddr_reg_n_6_[3] ),
        .I3(\raddr_reg_n_6_[1] ),
        .I4(\raddr_reg_n_6_[0] ),
        .I5(\raddr_reg_n_6_[2] ),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_i_6__1
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_6),
        .I2(\raddr_reg_n_6_[2] ),
        .I3(\raddr_reg_n_6_[0] ),
        .I4(\raddr_reg_n_6_[1] ),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h447C)) 
    mem_reg_i_7__1
       (.I0(pop),
        .I1(\raddr_reg_n_6_[1] ),
        .I2(\raddr_reg_n_6_[0] ),
        .I3(mem_reg_i_9__0_n_6),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h755500007555FFFF)) 
    mem_reg_i_8__1
       (.I0(empty_n_reg_n_6),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .I4(\raddr_reg_n_6_[0] ),
        .I5(mem_reg_i_9__0_n_6),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    mem_reg_i_9__0
       (.I0(mem_reg_i_13__0_n_6),
        .I1(\raddr_reg_n_6_[2] ),
        .I2(\raddr_reg_n_6_[3] ),
        .I3(\raddr_reg_n_6_[4] ),
        .I4(\raddr_reg_n_6_[5] ),
        .I5(pop),
        .O(mem_reg_i_9__0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[0]),
        .Q(\q_tmp_reg_n_6_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[1]),
        .Q(\q_tmp_reg_n_6_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[2]),
        .Q(\q_tmp_reg_n_6_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RLAST),
        .Q(\q_tmp_reg_n_6_[34] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[3]),
        .Q(\q_tmp_reg_n_6_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[4]),
        .Q(\q_tmp_reg_n_6_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[5]),
        .Q(\q_tmp_reg_n_6_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[6]),
        .Q(\q_tmp_reg_n_6_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[7]),
        .Q(\q_tmp_reg_n_6_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_6_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_6_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_6_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_6_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_6_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_6_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_6_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_6_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1__1
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[1]),
        .I3(show_ahead_i_2__0_n_6),
        .I4(usedw_reg__0[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    show_ahead_i_2__0
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .I2(m_axi_gmem1_RREADY),
        .I3(m_axi_gmem1_RVALID),
        .I4(usedw_reg__0[6]),
        .I5(usedw_reg__0[7]),
        .O(show_ahead_i_2__0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_6),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__1_n_6 ));
  LUT6 #(
    .INIT(64'h0888080808080808)) 
    \usedw[4]_i_2__0 
       (.I0(m_axi_gmem1_RVALID),
        .I1(m_axi_gmem1_RREADY),
        .I2(empty_n_reg_n_6),
        .I3(rdata_ack_t),
        .I4(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I5(beat_valid),
        .O(usedw19_out));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5_n_6 ));
  LUT4 #(
    .INIT(16'h6555)) 
    \usedw[4]_i_6__0 
       (.I0(usedw_reg__0[1]),
        .I1(pop),
        .I2(m_axi_gmem1_RREADY),
        .I3(m_axi_gmem1_RVALID),
        .O(\usedw[4]_i_6__0_n_6 ));
  LUT6 #(
    .INIT(64'h7777877788888888)) 
    \usedw[7]_i_1__1 
       (.I0(m_axi_gmem1_RREADY),
        .I1(m_axi_gmem1_RVALID),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .I5(empty_n_reg_n_6),
        .O(\usedw[7]_i_1__1_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__0 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3__0_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_6 ),
        .D(\usedw[0]_i_1__1_n_6 ),
        .Q(usedw_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_6 ),
        .D(\usedw_reg[4]_i_1__0_n_13 ),
        .Q(usedw_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_6 ),
        .D(\usedw_reg[4]_i_1__0_n_12 ),
        .Q(usedw_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_6 ),
        .D(\usedw_reg[4]_i_1__0_n_11 ),
        .Q(usedw_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_6 ),
        .D(\usedw_reg[4]_i_1__0_n_10 ),
        .Q(usedw_reg__0[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__0_n_6 ,\usedw_reg[4]_i_1__0_n_7 ,\usedw_reg[4]_i_1__0_n_8 ,\usedw_reg[4]_i_1__0_n_9 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],usedw19_out}),
        .O({\usedw_reg[4]_i_1__0_n_10 ,\usedw_reg[4]_i_1__0_n_11 ,\usedw_reg[4]_i_1__0_n_12 ,\usedw_reg[4]_i_1__0_n_13 }),
        .S({\usedw[4]_i_3_n_6 ,\usedw[4]_i_4_n_6 ,\usedw[4]_i_5_n_6 ,\usedw[4]_i_6__0_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_6 ),
        .D(\usedw_reg[7]_i_2__0_n_13 ),
        .Q(usedw_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_6 ),
        .D(\usedw_reg[7]_i_2__0_n_12 ),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_6 ),
        .D(\usedw_reg[7]_i_2__0_n_11 ),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__0 
       (.CI(\usedw_reg[4]_i_1__0_n_6 ),
        .CO({\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__0_n_8 ,\usedw_reg[7]_i_2__0_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED [3],\usedw_reg[7]_i_2__0_n_11 ,\usedw_reg[7]_i_2__0_n_12 ,\usedw_reg[7]_i_2__0_n_13 }),
        .S({1'b0,\usedw[7]_i_3__0_n_6 ,\usedw[7]_i_4_n_6 ,\usedw[7]_i_5_n_6 }));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__2_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__1_n_6 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__1_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__1 
       (.I0(m_axi_gmem1_RREADY),
        .I1(m_axi_gmem1_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__1 
       (.I0(\waddr[7]_i_3__1_n_6 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__1_n_6 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__1_n_6 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__1_n_6 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_6 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__1_n_6 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__1_n_6 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__1_n_6 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__2_n_6 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_6 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_6 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__1_n_6 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    \bus_equal_gen.len_cnt_reg[7] ,
    in,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    E,
    \bus_equal_gen.WLAST_Dummy_reg ,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    \could_multi_bursts.next_loop ,
    invalid_len_event_reg2,
    \bus_equal_gen.len_cnt_reg[7]_0 ,
    \bus_equal_gen.len_cnt_reg[5] ,
    data_valid,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_gmem1_WREADY,
    \could_multi_bursts.loop_cnt_reg[5] ,
    m_axi_gmem1_WLAST);
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  output [3:0]in;
  output \could_multi_bursts.awlen_buf_reg[3] ;
  output \could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [0:0]E;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [9:0]Q;
  input \could_multi_bursts.next_loop ;
  input invalid_len_event_reg2;
  input \bus_equal_gen.len_cnt_reg[7]_0 ;
  input [5:0]\bus_equal_gen.len_cnt_reg[5] ;
  input data_valid;
  input \bus_equal_gen.WVALID_Dummy_reg ;
  input m_axi_gmem1_WREADY;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input m_axi_gmem1_WLAST;

  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_6 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire [5:0]\bus_equal_gen.len_cnt_reg[5] ;
  wire [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire \bus_equal_gen.len_cnt_reg[7]_0 ;
  wire \could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire data_valid;
  wire data_vld_i_1__2_n_6;
  wire data_vld_reg_n_6;
  wire fifo_burst_ready;
  wire full_n_i_1__5_n_6;
  wire full_n_i_2__8_n_6;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire \mem_reg[4][0]_srl5_n_6 ;
  wire \mem_reg[4][1]_srl5_n_6 ;
  wire \mem_reg[4][2]_srl5_n_6 ;
  wire \mem_reg[4][3]_srl5_n_6 ;
  wire next_burst;
  wire p_10_in;
  wire pop0;
  wire \pout[0]_i_1_n_6 ;
  wire \pout[1]_i_1_n_6 ;
  wire \pout[2]_i_1_n_6 ;
  wire \pout_reg_n_6_[0] ;
  wire \pout_reg_n_6_[1] ;
  wire \pout_reg_n_6_[2] ;
  wire push;
  wire [3:0]q;

  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(next_burst),
        .I1(\bus_equal_gen.WVALID_Dummy_reg ),
        .I2(m_axi_gmem1_WREADY),
        .I3(m_axi_gmem1_WLAST),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg[7]_0 ),
        .I1(\bus_equal_gen.len_cnt_reg[5] [2]),
        .I2(q[2]),
        .I3(\bus_equal_gen.len_cnt_reg[5] [1]),
        .I4(q[1]),
        .I5(\bus_equal_gen.WLAST_Dummy_i_4_n_6 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(q[3]),
        .I1(\bus_equal_gen.len_cnt_reg[5] [3]),
        .I2(q[0]),
        .I3(\bus_equal_gen.len_cnt_reg[5] [0]),
        .I4(\bus_equal_gen.len_cnt_reg[5] [4]),
        .I5(\bus_equal_gen.len_cnt_reg[5] [5]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_6 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(burst_valid),
        .I1(data_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg ),
        .I3(m_axi_gmem1_WREADY),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(\bus_equal_gen.len_cnt_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(Q[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(Q[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(Q[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(Q[3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(Q[8]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I2(Q[7]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(Q[9]),
        .O(\could_multi_bursts.awlen_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(Q[5]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I2(Q[4]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(Q[6]),
        .O(\could_multi_bursts.awlen_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__2
       (.I0(\pout_reg_n_6_[0] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[2] ),
        .I3(p_10_in),
        .I4(push),
        .I5(data_vld_reg_n_6),
        .O(data_vld_i_1__2_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_6),
        .Q(data_vld_reg_n_6),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__2
       (.I0(next_burst),
        .I1(burst_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_6),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFDDDDDFFFDDDD)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_2__8_n_6),
        .I3(\could_multi_bursts.next_loop ),
        .I4(fifo_burst_ready),
        .I5(invalid_len_event_reg2),
        .O(full_n_i_1__5_n_6));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_2__8
       (.I0(\pout_reg_n_6_[1] ),
        .I1(\pout_reg_n_6_[0] ),
        .I2(\pout_reg_n_6_[2] ),
        .I3(data_vld_reg_n_6),
        .O(full_n_i_2__8_n_6));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_6),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_6 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_burst_ready),
        .I2(\could_multi_bursts.next_loop ),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_6 ));
  LUT6 #(
    .INIT(64'hB5B5B5B54A4A4A40)) 
    \pout[0]_i_1 
       (.I0(p_10_in),
        .I1(data_vld_reg_n_6),
        .I2(push),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\pout_reg_n_6_[2] ),
        .I5(\pout_reg_n_6_[0] ),
        .O(\pout[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hCCC2CCC23CCCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_6),
        .I5(p_10_in),
        .O(\pout[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hAAA8AAA86AAAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_6),
        .I5(p_10_in),
        .O(\pout[2]_i_1_n_6 ));
  LUT3 #(
    .INIT(8'hB0)) 
    \pout[2]_i_2__1 
       (.I0(next_burst),
        .I1(burst_valid),
        .I2(data_vld_reg_n_6),
        .O(p_10_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_6 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_6 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_6 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_6 ),
        .Q(q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    \align_len_reg[31] ,
    invalid_len_event_reg,
    E,
    next_wreq,
    D,
    \align_len_reg[22] ,
    S,
    \align_len_reg[18] ,
    \align_len_reg[14] ,
    \align_len_reg[9] ,
    \align_len_reg[31]_0 ,
    \align_len_reg[31]_1 ,
    \sect_cnt_reg[0] ,
    SR,
    pop0,
    ap_clk,
    p_26_in,
    \sect_cnt_reg[18] ,
    wreq_handling_reg,
    ap_rst_n,
    Q,
    sect_cnt0,
    \sect_cnt_reg[19] ,
    fifo_wreq_valid_buf_reg,
    \state_reg[0] ,
    \end_addr_buf_reg[31] ,
    \data_p1_reg[45] );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]\align_len_reg[31] ;
  output invalid_len_event_reg;
  output [0:0]E;
  output next_wreq;
  output [19:0]D;
  output [41:0]\align_len_reg[22] ;
  output [3:0]S;
  output [2:0]\align_len_reg[18] ;
  output [2:0]\align_len_reg[14] ;
  output [1:0]\align_len_reg[9] ;
  output [3:0]\align_len_reg[31]_0 ;
  output [2:0]\align_len_reg[31]_1 ;
  output [0:0]\sect_cnt_reg[0] ;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input p_26_in;
  input [0:0]\sect_cnt_reg[18] ;
  input wreq_handling_reg;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [19:0]\sect_cnt_reg[19] ;
  input fifo_wreq_valid_buf_reg;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input [33:0]\data_p1_reg[45] ;

  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [2:0]\align_len_reg[14] ;
  wire [2:0]\align_len_reg[18] ;
  wire [41:0]\align_len_reg[22] ;
  wire [0:0]\align_len_reg[31] ;
  wire [3:0]\align_len_reg[31]_0 ;
  wire [2:0]\align_len_reg[31]_1 ;
  wire [1:0]\align_len_reg[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]\data_p1_reg[45] ;
  wire data_vld_i_1__3_n_6;
  wire data_vld_reg_n_6;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__6_n_6;
  wire full_n_i_2__3_n_6;
  wire invalid_len_event_i_2_n_6;
  wire invalid_len_event_i_3_n_6;
  wire invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_6 ;
  wire \mem_reg[4][10]_srl5_n_6 ;
  wire \mem_reg[4][11]_srl5_n_6 ;
  wire \mem_reg[4][12]_srl5_n_6 ;
  wire \mem_reg[4][13]_srl5_n_6 ;
  wire \mem_reg[4][14]_srl5_n_6 ;
  wire \mem_reg[4][15]_srl5_n_6 ;
  wire \mem_reg[4][16]_srl5_n_6 ;
  wire \mem_reg[4][17]_srl5_n_6 ;
  wire \mem_reg[4][18]_srl5_n_6 ;
  wire \mem_reg[4][19]_srl5_n_6 ;
  wire \mem_reg[4][1]_srl5_n_6 ;
  wire \mem_reg[4][20]_srl5_n_6 ;
  wire \mem_reg[4][21]_srl5_n_6 ;
  wire \mem_reg[4][22]_srl5_n_6 ;
  wire \mem_reg[4][23]_srl5_n_6 ;
  wire \mem_reg[4][24]_srl5_n_6 ;
  wire \mem_reg[4][25]_srl5_n_6 ;
  wire \mem_reg[4][26]_srl5_n_6 ;
  wire \mem_reg[4][27]_srl5_n_6 ;
  wire \mem_reg[4][28]_srl5_n_6 ;
  wire \mem_reg[4][29]_srl5_n_6 ;
  wire \mem_reg[4][2]_srl5_n_6 ;
  wire \mem_reg[4][32]_srl5_n_6 ;
  wire \mem_reg[4][39]_srl5_n_6 ;
  wire \mem_reg[4][3]_srl5_n_6 ;
  wire \mem_reg[4][40]_srl5_n_6 ;
  wire \mem_reg[4][41]_srl5_n_6 ;
  wire \mem_reg[4][42]_srl5_n_6 ;
  wire \mem_reg[4][45]_srl5_n_6 ;
  wire \mem_reg[4][47]_srl5_n_6 ;
  wire \mem_reg[4][48]_srl5_n_6 ;
  wire \mem_reg[4][49]_srl5_n_6 ;
  wire \mem_reg[4][4]_srl5_n_6 ;
  wire \mem_reg[4][50]_srl5_n_6 ;
  wire \mem_reg[4][51]_srl5_n_6 ;
  wire \mem_reg[4][52]_srl5_n_6 ;
  wire \mem_reg[4][5]_srl5_n_6 ;
  wire \mem_reg[4][6]_srl5_n_6 ;
  wire \mem_reg[4][7]_srl5_n_6 ;
  wire \mem_reg[4][8]_srl5_n_6 ;
  wire \mem_reg[4][9]_srl5_n_6 ;
  wire next_wreq;
  wire p_26_in;
  wire pop0;
  wire \pout[0]_i_1_n_6 ;
  wire \pout[1]_i_1_n_6 ;
  wire \pout[2]_i_1_n_6 ;
  wire \pout_reg_n_6_[0] ;
  wire \pout_reg_n_6_[1] ;
  wire \pout_reg_n_6_[2] ;
  wire push;
  wire rs2f_wreq_ack;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [0:0]\state_reg[0] ;
  wire wreq_handling_reg;

  LUT6 #(
    .INIT(64'h8F000000FFFFFFFF)) 
    \align_len[31]_i_1__1 
       (.I0(p_26_in),
        .I1(\sect_cnt_reg[18] ),
        .I2(wreq_handling_reg),
        .I3(invalid_len_event_reg),
        .I4(fifo_wreq_valid),
        .I5(ap_rst_n),
        .O(\align_len_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_2__0 
       (.I0(fifo_wreq_valid),
        .I1(wreq_handling_reg),
        .I2(\sect_cnt_reg[18] ),
        .I3(p_26_in),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__3
       (.I0(\pout_reg_n_6_[0] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[2] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__3_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_6),
        .Q(data_vld_reg_n_6),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_6),
        .Q(fifo_wreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_wreq_valid_buf_i_1
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(p_26_in),
        .I3(\sect_cnt_reg[18] ),
        .I4(wreq_handling_reg),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_6),
        .I2(next_wreq),
        .I3(fifo_wreq_valid),
        .I4(data_vld_reg_n_6),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_1__6_n_6));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_6),
        .I1(\pout_reg_n_6_[2] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\state_reg[0] ),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_2__3_n_6));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_6),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\align_len_reg[22] [34]),
        .O(\align_len_reg[14] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\align_len_reg[22] [33]),
        .O(\align_len_reg[14] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\align_len_reg[22] [32]),
        .O(\align_len_reg[14] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\align_len_reg[22] [37]),
        .O(\align_len_reg[18] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\align_len_reg[22] [36]),
        .O(\align_len_reg[18] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(\align_len_reg[22] [35]),
        .O(\align_len_reg[18] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(\align_len_reg[22] [41]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(\align_len_reg[22] [40]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(\align_len_reg[22] [39]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(\align_len_reg[22] [38]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\align_len_reg[22] [31]),
        .O(\align_len_reg[9] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\align_len_reg[22] [30]),
        .O(\align_len_reg[9] [0]));
  LUT5 #(
    .INIT(32'h00020000)) 
    invalid_len_event_i_1__0
       (.I0(invalid_len_event_i_2_n_6),
        .I1(\align_len_reg[22] [32]),
        .I2(\align_len_reg[22] [31]),
        .I3(\align_len_reg[22] [30]),
        .I4(invalid_len_event_i_3_n_6),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_2
       (.I0(\align_len_reg[22] [36]),
        .I1(\align_len_reg[22] [35]),
        .I2(\align_len_reg[22] [34]),
        .I3(\align_len_reg[22] [33]),
        .O(invalid_len_event_i_2_n_6));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    invalid_len_event_i_3
       (.I0(\align_len_reg[22] [37]),
        .I1(\align_len_reg[22] [38]),
        .I2(\align_len_reg[22] [39]),
        .I3(\align_len_reg[22] [40]),
        .I4(\align_len_reg[22] [41]),
        .I5(fifo_wreq_valid),
        .O(invalid_len_event_i_3_n_6));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(\end_addr_buf_reg[31] [18]),
        .I2(\end_addr_buf_reg[31] [19]),
        .I3(\sect_cnt_reg[19] [19]),
        .O(\align_len_reg[31]_1 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(\end_addr_buf_reg[31] [16]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31] [15]),
        .I4(\end_addr_buf_reg[31] [17]),
        .I5(\sect_cnt_reg[19] [17]),
        .O(\align_len_reg[31]_1 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(\end_addr_buf_reg[31] [13]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31] [12]),
        .I4(\end_addr_buf_reg[31] [14]),
        .I5(\sect_cnt_reg[19] [14]),
        .O(\align_len_reg[31]_1 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(\end_addr_buf_reg[31] [10]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\end_addr_buf_reg[31] [11]),
        .I5(\sect_cnt_reg[19] [11]),
        .O(\align_len_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(\end_addr_buf_reg[31] [7]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31] [6]),
        .I4(\end_addr_buf_reg[31] [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(\align_len_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(\end_addr_buf_reg[31] [4]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\end_addr_buf_reg[31] [5]),
        .I5(\sect_cnt_reg[19] [5]),
        .O(\align_len_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(\end_addr_buf_reg[31] [1]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(\end_addr_buf_reg[31] [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(\align_len_reg[31]_0 [0]));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [0]),
        .Q(\mem_reg[4][0]_srl5_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__2 
       (.I0(rs2f_wreq_ack),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [10]),
        .Q(\mem_reg[4][10]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [11]),
        .Q(\mem_reg[4][11]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [12]),
        .Q(\mem_reg[4][12]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [13]),
        .Q(\mem_reg[4][13]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [14]),
        .Q(\mem_reg[4][14]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [15]),
        .Q(\mem_reg[4][15]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [16]),
        .Q(\mem_reg[4][16]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [17]),
        .Q(\mem_reg[4][17]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [18]),
        .Q(\mem_reg[4][18]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [19]),
        .Q(\mem_reg[4][19]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [1]),
        .Q(\mem_reg[4][1]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [20]),
        .Q(\mem_reg[4][20]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [21]),
        .Q(\mem_reg[4][21]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [22]),
        .Q(\mem_reg[4][22]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [23]),
        .Q(\mem_reg[4][23]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [24]),
        .Q(\mem_reg[4][24]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [25]),
        .Q(\mem_reg[4][25]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [26]),
        .Q(\mem_reg[4][26]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [27]),
        .Q(\mem_reg[4][27]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [28]),
        .Q(\mem_reg[4][28]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [29]),
        .Q(\mem_reg[4][29]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [2]),
        .Q(\mem_reg[4][2]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [30]),
        .Q(\mem_reg[4][32]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [31]),
        .Q(\mem_reg[4][39]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [3]),
        .Q(\mem_reg[4][3]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [31]),
        .Q(\mem_reg[4][40]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [31]),
        .Q(\mem_reg[4][41]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [32]),
        .Q(\mem_reg[4][42]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [33]),
        .Q(\mem_reg[4][45]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [33]),
        .Q(\mem_reg[4][47]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [33]),
        .Q(\mem_reg[4][48]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [33]),
        .Q(\mem_reg[4][49]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [4]),
        .Q(\mem_reg[4][4]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [33]),
        .Q(\mem_reg[4][50]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [33]),
        .Q(\mem_reg[4][51]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [33]),
        .Q(\mem_reg[4][52]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [5]),
        .Q(\mem_reg[4][5]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [6]),
        .Q(\mem_reg[4][6]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [7]),
        .Q(\mem_reg[4][7]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [8]),
        .Q(\mem_reg[4][8]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [9]),
        .Q(\mem_reg[4][9]_srl5_n_6 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_6),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\pout_reg_n_6_[2] ),
        .I5(\pout_reg_n_6_[0] ),
        .O(\pout[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_6 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_6 ),
        .Q(\align_len_reg[22] [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_6 ),
        .Q(\align_len_reg[22] [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_6 ),
        .Q(\align_len_reg[22] [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_6 ),
        .Q(\align_len_reg[22] [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_6 ),
        .Q(\align_len_reg[22] [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_6 ),
        .Q(\align_len_reg[22] [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_6 ),
        .Q(\align_len_reg[22] [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_6 ),
        .Q(\align_len_reg[22] [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_6 ),
        .Q(\align_len_reg[22] [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_6 ),
        .Q(\align_len_reg[22] [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_6 ),
        .Q(\align_len_reg[22] [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_6 ),
        .Q(\align_len_reg[22] [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_6 ),
        .Q(\align_len_reg[22] [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_6 ),
        .Q(\align_len_reg[22] [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_6 ),
        .Q(\align_len_reg[22] [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_6 ),
        .Q(\align_len_reg[22] [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_6 ),
        .Q(\align_len_reg[22] [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_6 ),
        .Q(\align_len_reg[22] [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_6 ),
        .Q(\align_len_reg[22] [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_6 ),
        .Q(\align_len_reg[22] [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_6 ),
        .Q(\align_len_reg[22] [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_6 ),
        .Q(\align_len_reg[22] [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_6 ),
        .Q(\align_len_reg[22] [2]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_6 ),
        .Q(\align_len_reg[22] [30]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_6 ),
        .Q(\align_len_reg[22] [31]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_6 ),
        .Q(\align_len_reg[22] [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_6 ),
        .Q(\align_len_reg[22] [32]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_6 ),
        .Q(\align_len_reg[22] [33]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_6 ),
        .Q(\align_len_reg[22] [34]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_6 ),
        .Q(\align_len_reg[22] [35]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_6 ),
        .Q(\align_len_reg[22] [36]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_6 ),
        .Q(\align_len_reg[22] [37]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_6 ),
        .Q(\align_len_reg[22] [38]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_6 ),
        .Q(\align_len_reg[22] [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_6 ),
        .Q(\align_len_reg[22] [39]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_6 ),
        .Q(\align_len_reg[22] [40]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_6 ),
        .Q(\align_len_reg[22] [41]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_6 ),
        .Q(\align_len_reg[22] [5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_6 ),
        .Q(\align_len_reg[22] [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_6 ),
        .Q(\align_len_reg[22] [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_6 ),
        .Q(\align_len_reg[22] [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_6 ),
        .Q(\align_len_reg[22] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[19] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1__0 
       (.I0(wreq_handling_reg),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(fifo_wreq_valid),
        .I3(p_26_in),
        .O(\sect_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_1
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    E,
    next_rreq,
    D,
    \could_multi_bursts.last_loop__10 ,
    S,
    \align_len_reg[22] ,
    \align_len_reg[18] ,
    \align_len_reg[14] ,
    \start_addr_reg[2] ,
    \start_addr_reg[2]_0 ,
    invalid_len_event0,
    \sect_cnt_reg[0] ,
    SR,
    pop0,
    ap_clk,
    rreq_handling_reg,
    \sect_cnt_reg[18] ,
    p_21_in,
    ap_rst_n,
    Q,
    O,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[0]_0 ,
    \sect_cnt_reg[19] ,
    fifo_rreq_valid_buf_reg,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \state_reg[0] ,
    \end_addr_buf_reg[31] ,
    \data_p1_reg[29] );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [0:0]E;
  output next_rreq;
  output [19:0]D;
  output \could_multi_bursts.last_loop__10 ;
  output [3:0]S;
  output [37:0]\align_len_reg[22] ;
  output [2:0]\align_len_reg[18] ;
  output [0:0]\align_len_reg[14] ;
  output [3:0]\start_addr_reg[2] ;
  output [2:0]\start_addr_reg[2]_0 ;
  output invalid_len_event0;
  output [0:0]\sect_cnt_reg[0] ;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input rreq_handling_reg;
  input [0:0]\sect_cnt_reg[18] ;
  input p_21_in;
  input ap_rst_n;
  input [19:0]Q;
  input [2:0]O;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[0]_0 ;
  input [19:0]\sect_cnt_reg[19] ;
  input fifo_rreq_valid_buf_reg;
  input [5:0]\sect_len_buf_reg[9] ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input [29:0]\data_p1_reg[29] ;

  wire [19:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [19:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[14] ;
  wire [2:0]\align_len_reg[18] ;
  wire [37:0]\align_len_reg[22] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_6 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_6 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [29:0]\data_p1_reg[29] ;
  wire data_vld_i_1__6_n_6;
  wire data_vld_reg_n_6;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__9_n_6;
  wire full_n_i_2__5_n_6;
  wire invalid_len_event0;
  wire invalid_len_event_i_2__0_n_6;
  wire \mem_reg[4][0]_srl5_n_6 ;
  wire \mem_reg[4][10]_srl5_n_6 ;
  wire \mem_reg[4][11]_srl5_n_6 ;
  wire \mem_reg[4][12]_srl5_n_6 ;
  wire \mem_reg[4][13]_srl5_n_6 ;
  wire \mem_reg[4][14]_srl5_n_6 ;
  wire \mem_reg[4][15]_srl5_n_6 ;
  wire \mem_reg[4][16]_srl5_n_6 ;
  wire \mem_reg[4][17]_srl5_n_6 ;
  wire \mem_reg[4][18]_srl5_n_6 ;
  wire \mem_reg[4][19]_srl5_n_6 ;
  wire \mem_reg[4][1]_srl5_n_6 ;
  wire \mem_reg[4][20]_srl5_n_6 ;
  wire \mem_reg[4][21]_srl5_n_6 ;
  wire \mem_reg[4][22]_srl5_n_6 ;
  wire \mem_reg[4][23]_srl5_n_6 ;
  wire \mem_reg[4][24]_srl5_n_6 ;
  wire \mem_reg[4][25]_srl5_n_6 ;
  wire \mem_reg[4][26]_srl5_n_6 ;
  wire \mem_reg[4][27]_srl5_n_6 ;
  wire \mem_reg[4][28]_srl5_n_6 ;
  wire \mem_reg[4][29]_srl5_n_6 ;
  wire \mem_reg[4][2]_srl5_n_6 ;
  wire \mem_reg[4][3]_srl5_n_6 ;
  wire \mem_reg[4][42]_srl5_n_6 ;
  wire \mem_reg[4][45]_srl5_n_6 ;
  wire \mem_reg[4][47]_srl5_n_6 ;
  wire \mem_reg[4][48]_srl5_n_6 ;
  wire \mem_reg[4][49]_srl5_n_6 ;
  wire \mem_reg[4][4]_srl5_n_6 ;
  wire \mem_reg[4][50]_srl5_n_6 ;
  wire \mem_reg[4][51]_srl5_n_6 ;
  wire \mem_reg[4][52]_srl5_n_6 ;
  wire \mem_reg[4][5]_srl5_n_6 ;
  wire \mem_reg[4][6]_srl5_n_6 ;
  wire \mem_reg[4][7]_srl5_n_6 ;
  wire \mem_reg[4][8]_srl5_n_6 ;
  wire \mem_reg[4][9]_srl5_n_6 ;
  wire next_rreq;
  wire p_21_in;
  wire pop0;
  wire \pout[0]_i_1_n_6 ;
  wire \pout[1]_i_1_n_6 ;
  wire \pout[2]_i_1_n_6 ;
  wire \pout_reg_n_6_[0] ;
  wire \pout_reg_n_6_[1] ;
  wire \pout_reg_n_6_[2] ;
  wire push;
  wire rreq_handling_reg;
  wire rs2f_rreq_ack;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [3:0]\sect_cnt_reg[0]_0 ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire [5:0]\sect_len_buf_reg[9] ;
  wire [3:0]\start_addr_reg[2] ;
  wire [2:0]\start_addr_reg[2]_0 ;
  wire [0:0]\state_reg[0] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\align_len_reg[22] [33]),
        .O(\align_len_reg[18] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\align_len_reg[22] [32]),
        .O(\align_len_reg[18] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\align_len_reg[22] [31]),
        .O(\align_len_reg[18] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\align_len_reg[22] [37]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\align_len_reg[22] [36]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3
       (.I0(\align_len_reg[22] [35]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4
       (.I0(\align_len_reg[22] [34]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\align_len_reg[22] [30]),
        .O(\align_len_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_1__0 
       (.I0(fifo_rreq_valid),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[18] ),
        .I3(p_21_in),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.arlen_buf[3]_i_3__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_6 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_6 ),
        .O(\could_multi_bursts.last_loop__10 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[9] [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I2(\sect_len_buf_reg[9] [3]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\sect_len_buf_reg[9] [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I2(\sect_len_buf_reg[9] [0]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__6
       (.I0(\pout_reg_n_6_[0] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[2] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__6_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__6_n_6),
        .Q(data_vld_reg_n_6),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_6),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(p_21_in),
        .I3(\sect_cnt_reg[18] ),
        .I4(rreq_handling_reg),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_6),
        .I2(next_rreq),
        .I3(fifo_rreq_valid),
        .I4(data_vld_reg_n_6),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__9_n_6));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_i_2__5
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .I2(data_vld_reg_n_6),
        .I3(\pout_reg_n_6_[2] ),
        .I4(\pout_reg_n_6_[0] ),
        .I5(\pout_reg_n_6_[1] ),
        .O(full_n_i_2__5_n_6));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_6),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    invalid_len_event_i_1__1
       (.I0(invalid_len_event_i_2__0_n_6),
        .I1(\align_len_reg[22] [30]),
        .I2(\align_len_reg[22] [31]),
        .I3(\align_len_reg[22] [32]),
        .O(invalid_len_event0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    invalid_len_event_i_2__0
       (.I0(\align_len_reg[22] [33]),
        .I1(\align_len_reg[22] [34]),
        .I2(\align_len_reg[22] [35]),
        .I3(\align_len_reg[22] [36]),
        .I4(\align_len_reg[22] [37]),
        .I5(fifo_rreq_valid),
        .O(invalid_len_event_i_2__0_n_6));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__1
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(\end_addr_buf_reg[31] [18]),
        .I2(\end_addr_buf_reg[31] [19]),
        .I3(\sect_cnt_reg[19] [19]),
        .O(\start_addr_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__1
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(\end_addr_buf_reg[31] [16]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31] [15]),
        .I4(\end_addr_buf_reg[31] [17]),
        .I5(\sect_cnt_reg[19] [17]),
        .O(\start_addr_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__1
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(\end_addr_buf_reg[31] [13]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31] [12]),
        .I4(\end_addr_buf_reg[31] [14]),
        .I5(\sect_cnt_reg[19] [14]),
        .O(\start_addr_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__1
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(\end_addr_buf_reg[31] [10]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\end_addr_buf_reg[31] [11]),
        .I5(\sect_cnt_reg[19] [11]),
        .O(\start_addr_reg[2] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__1
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(\end_addr_buf_reg[31] [7]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31] [6]),
        .I4(\end_addr_buf_reg[31] [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(\start_addr_reg[2] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__1
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(\end_addr_buf_reg[31] [4]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\end_addr_buf_reg[31] [5]),
        .I5(\sect_cnt_reg[19] [5]),
        .O(\start_addr_reg[2] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__1
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(\end_addr_buf_reg[31] [1]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(\end_addr_buf_reg[31] [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(\start_addr_reg[2] [0]));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [0]),
        .Q(\mem_reg[4][0]_srl5_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__3 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [10]),
        .Q(\mem_reg[4][10]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [11]),
        .Q(\mem_reg[4][11]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [12]),
        .Q(\mem_reg[4][12]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [13]),
        .Q(\mem_reg[4][13]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [14]),
        .Q(\mem_reg[4][14]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [15]),
        .Q(\mem_reg[4][15]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [16]),
        .Q(\mem_reg[4][16]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [17]),
        .Q(\mem_reg[4][17]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [18]),
        .Q(\mem_reg[4][18]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [19]),
        .Q(\mem_reg[4][19]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [1]),
        .Q(\mem_reg[4][1]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [20]),
        .Q(\mem_reg[4][20]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [21]),
        .Q(\mem_reg[4][21]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [22]),
        .Q(\mem_reg[4][22]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [23]),
        .Q(\mem_reg[4][23]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [24]),
        .Q(\mem_reg[4][24]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [25]),
        .Q(\mem_reg[4][25]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [26]),
        .Q(\mem_reg[4][26]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [27]),
        .Q(\mem_reg[4][27]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [28]),
        .Q(\mem_reg[4][28]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [29]),
        .Q(\mem_reg[4][29]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [2]),
        .Q(\mem_reg[4][2]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [3]),
        .Q(\mem_reg[4][3]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][42]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][45]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][47]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][48]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][49]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [4]),
        .Q(\mem_reg[4][4]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][50]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][51]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][52]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [5]),
        .Q(\mem_reg[4][5]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [6]),
        .Q(\mem_reg[4][6]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [7]),
        .Q(\mem_reg[4][7]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [8]),
        .Q(\mem_reg[4][8]_srl5_n_6 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [9]),
        .Q(\mem_reg[4][9]_srl5_n_6 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_6),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\pout_reg_n_6_[2] ),
        .I5(\pout_reg_n_6_[0] ),
        .O(\pout[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_6 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_6 ),
        .Q(\align_len_reg[22] [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_6 ),
        .Q(\align_len_reg[22] [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_6 ),
        .Q(\align_len_reg[22] [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_6 ),
        .Q(\align_len_reg[22] [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_6 ),
        .Q(\align_len_reg[22] [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_6 ),
        .Q(\align_len_reg[22] [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_6 ),
        .Q(\align_len_reg[22] [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_6 ),
        .Q(\align_len_reg[22] [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_6 ),
        .Q(\align_len_reg[22] [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_6 ),
        .Q(\align_len_reg[22] [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_6 ),
        .Q(\align_len_reg[22] [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_6 ),
        .Q(\align_len_reg[22] [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_6 ),
        .Q(\align_len_reg[22] [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_6 ),
        .Q(\align_len_reg[22] [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_6 ),
        .Q(\align_len_reg[22] [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_6 ),
        .Q(\align_len_reg[22] [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_6 ),
        .Q(\align_len_reg[22] [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_6 ),
        .Q(\align_len_reg[22] [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_6 ),
        .Q(\align_len_reg[22] [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_6 ),
        .Q(\align_len_reg[22] [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_6 ),
        .Q(\align_len_reg[22] [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_6 ),
        .Q(\align_len_reg[22] [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_6 ),
        .Q(\align_len_reg[22] [2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_6 ),
        .Q(\align_len_reg[22] [3]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_6 ),
        .Q(\align_len_reg[22] [30]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_6 ),
        .Q(\align_len_reg[22] [31]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_6 ),
        .Q(\align_len_reg[22] [32]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_6 ),
        .Q(\align_len_reg[22] [33]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_6 ),
        .Q(\align_len_reg[22] [34]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_6 ),
        .Q(\align_len_reg[22] [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_6 ),
        .Q(\align_len_reg[22] [35]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_6 ),
        .Q(\align_len_reg[22] [36]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_6 ),
        .Q(\align_len_reg[22] [37]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_6 ),
        .Q(\align_len_reg[22] [5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_6 ),
        .Q(\align_len_reg[22] [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_6 ),
        .Q(\align_len_reg[22] [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_6 ),
        .Q(\align_len_reg[22] [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_6 ),
        .Q(\align_len_reg[22] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[19] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(O[0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(O[1]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1__1 
       (.I0(rreq_handling_reg),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(fifo_rreq_valid),
        .I3(p_21_in),
        .O(\sect_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__1 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(O[2]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0]_0 [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0]_0 [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0]_0 [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0]_0 [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [0]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1
   (\could_multi_bursts.loop_cnt_reg[5] ,
    p_26_in,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    next_resp0,
    push,
    pop0,
    wreq_handling_reg,
    \could_multi_bursts.last_sect_buf_reg ,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    next_resp,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    wreq_handling_reg_0,
    AWVALID_Dummy,
    AWREADY_Dummy,
    in,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[3] ,
    m_axi_gmem1_AWREADY,
    fifo_burst_ready,
    full_n_reg_0,
    m_axi_gmem1_BVALID,
    \sect_cnt_reg[18] ,
    fifo_wreq_valid,
    fifo_wreq_valid_buf_reg);
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output p_26_in;
  output [0:0]\sect_addr_buf_reg[2] ;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output next_resp0;
  output push;
  output pop0;
  output wreq_handling_reg;
  output \could_multi_bursts.last_sect_buf_reg ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input next_resp;
  input \sect_len_buf_reg[8] ;
  input \sect_len_buf_reg[5] ;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input wreq_handling_reg_0;
  input AWVALID_Dummy;
  input AWREADY_Dummy;
  input [0:0]in;
  input \throttl_cnt_reg[7] ;
  input \throttl_cnt_reg[3] ;
  input m_axi_gmem1_AWREADY;
  input fifo_burst_ready;
  input full_n_reg_0;
  input m_axi_gmem1_BVALID;
  input [0:0]\sect_cnt_reg[18] ;
  input fifo_wreq_valid;
  input fifo_wreq_valid_buf_reg;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_3_n_6 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld1__0;
  wire data_vld_i_1__4_n_6;
  wire data_vld_reg_n_6;
  wire empty_n_i_1__6_n_6;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__7_n_6;
  wire full_n_i_2__6_n_6;
  wire full_n_reg_0;
  wire [0:0]in;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_BVALID;
  wire \mem_reg[14][0]_srl15_n_6 ;
  wire \mem_reg[14][1]_srl15_n_6 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire p_10_in;
  wire p_26_in;
  wire pop0;
  wire pop0_1;
  wire pout17_out;
  wire \pout[0]_i_1__0_n_6 ;
  wire \pout[1]_i_1__1_n_6 ;
  wire \pout[2]_i_1__1_n_6 ;
  wire \pout[3]_i_1__0_n_6 ;
  wire \pout[3]_i_2__0_n_6 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire push_0;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire \throttl_cnt_reg[3] ;
  wire \throttl_cnt_reg[7] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  LUT5 #(
    .INIT(32'h0020F020)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .I2(ap_rst_n),
        .I3(\could_multi_bursts.next_loop ),
        .I4(in),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'h8808080808080808)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.awaddr_buf[31]_i_3_n_6 ),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy),
        .I3(\throttl_cnt_reg[7] ),
        .I4(\throttl_cnt_reg[3] ),
        .I5(m_axi_gmem1_AWREADY),
        .O(\could_multi_bursts.next_loop ));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(fifo_resp_ready),
        .I1(fifo_burst_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(\sect_cnt_reg[18] ),
        .I1(p_26_in),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_26_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(wreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFF44C444C444C4)) 
    data_vld_i_1__4
       (.I0(data_vld1__0),
        .I1(data_vld_reg_n_6),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(data_vld_i_1__4_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_6),
        .Q(data_vld_reg_n_6),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__3
       (.I0(wreq_handling_reg_0),
        .I1(\sect_cnt_reg[18] ),
        .I2(p_26_in),
        .I3(fifo_wreq_valid),
        .O(pop0));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__6
       (.I0(data_vld_reg_n_6),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__6_n_6));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_6),
        .Q(need_wrsp),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_2__6_n_6),
        .I3(\could_multi_bursts.next_loop ),
        .I4(fifo_resp_ready),
        .O(full_n_i_1__7_n_6));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__6
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[3]),
        .I2(data_vld_reg_n_6),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[1]),
        .O(full_n_i_2__6_n_6));
  LUT5 #(
    .INIT(32'h80808000)) 
    full_n_i_4
       (.I0(full_n_reg_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(aw2b_bdata[0]),
        .I4(aw2b_bdata[1]),
        .O(push));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_6),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .O(push_0));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem1_BVALID),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_6 ));
  LUT6 #(
    .INIT(64'hF078F0F00F870F0F)) 
    \pout[1]_i_1__1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pout_reg__0[0]),
        .I3(next_resp),
        .I4(need_wrsp),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1__1_n_6 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1__1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(p_10_in),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[2]),
        .I5(pout_reg__0[1]),
        .O(\pout[2]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \pout[2]_i_2 
       (.I0(data_vld_reg_n_6),
        .I1(need_wrsp),
        .I2(next_resp),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h15C0151500000000)) 
    \pout[3]_i_1__0 
       (.I0(data_vld1__0),
        .I1(fifo_resp_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(next_resp),
        .I4(need_wrsp),
        .I5(data_vld_reg_n_6),
        .O(\pout[3]_i_1__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg__0[1]),
        .I1(pout17_out),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(data_vld1__0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \pout[3]_i_4__0 
       (.I0(data_vld_reg_n_6),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(\could_multi_bursts.next_loop ),
        .I4(fifo_resp_ready),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_6 ),
        .D(\pout[0]_i_1__0_n_6 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_6 ),
        .D(\pout[1]_i_1__1_n_6 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_6 ),
        .D(\pout[2]_i_1__1_n_6 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_6 ),
        .D(\pout[3]_i_2__0_n_6 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0_1));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0_1),
        .D(\mem_reg[14][0]_srl15_n_6 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0_1),
        .D(\mem_reg[14][1]_srl15_n_6 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(CO),
        .I1(p_26_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(wreq_handling_reg_0),
        .O(p_26_in));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(p_26_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(fifo_wreq_valid_buf_reg),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1_0
   (\could_multi_bursts.loop_cnt_reg[5] ,
    p_21_in,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[1] ,
    \could_multi_bursts.arlen_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0]_0 ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    p_20_in,
    pop0,
    rreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    m_axi_gmem1_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.last_loop__10 ,
    Q,
    invalid_len_event_reg2,
    rreq_handling_reg_0,
    \dout_buf_reg[34] ,
    rdata_ack_t,
    \bus_equal_gen.rdata_valid_t_reg ,
    beat_valid,
    \sect_cnt_reg[18] ,
    fifo_rreq_valid,
    invalid_len_event,
    fifo_rreq_valid_buf_reg);
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output p_21_in;
  output [0:0]\sect_addr_buf_reg[2] ;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output \could_multi_bursts.arlen_buf_reg[1] ;
  output \could_multi_bursts.arlen_buf_reg[2] ;
  output \could_multi_bursts.arlen_buf_reg[0]_0 ;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output p_20_in;
  output pop0;
  output rreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input m_axi_gmem1_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input \could_multi_bursts.last_loop__10 ;
  input [3:0]Q;
  input invalid_len_event_reg2;
  input rreq_handling_reg_0;
  input [0:0]\dout_buf_reg[34] ;
  input rdata_ack_t;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input beat_valid;
  input [0:0]\sect_cnt_reg[18] ;
  input fifo_rreq_valid;
  input invalid_len_event;
  input fifo_rreq_valid_buf_reg;

  wire [0:0]CO;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire \could_multi_bursts.arlen_buf_reg[0]_0 ;
  wire \could_multi_bursts.arlen_buf_reg[1] ;
  wire \could_multi_bursts.arlen_buf_reg[2] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld1__2;
  wire data_vld_i_1__7_n_6;
  wire data_vld_reg_n_6;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_i_1__5_n_6;
  wire empty_n_reg_n_6;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__10_n_6;
  wire full_n_i_2__7_n_6;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem1_ARREADY;
  wire p_10_in;
  wire p_20_in;
  wire p_21_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1__1_n_6 ;
  wire \pout[1]_i_1__0_n_6 ;
  wire \pout[2]_i_1__0_n_6 ;
  wire \pout[3]_i_1__1_n_6 ;
  wire \pout[3]_i_2__1_n_6 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [0:0]\sect_cnt_reg[18] ;

  LUT6 #(
    .INIT(64'h20202020AA202020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1__0 
       (.I0(ap_rst_n),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(invalid_len_event_reg2),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem1_ARREADY),
        .O(p_20_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[0]_i_1__0 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[0]),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[1]_i_1__0 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[1]),
        .O(\could_multi_bursts.arlen_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[2]_i_1__0 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[2]),
        .O(\could_multi_bursts.arlen_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.arlen_buf[3]_i_1__0 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(\could_multi_bursts.arlen_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[3]_i_2__0 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[3]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(p_21_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__7
       (.I0(data_vld1__2),
        .I1(p_10_in),
        .I2(p_20_in),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_6),
        .O(data_vld_i_1__7_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__7_n_6),
        .Q(data_vld_reg_n_6),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__4
       (.I0(rreq_handling_reg_0),
        .I1(\sect_cnt_reg[18] ),
        .I2(p_21_in),
        .I3(fifo_rreq_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'hBBFBFFFFAAAAAAAA)) 
    empty_n_i_1__5
       (.I0(data_vld_reg_n_6),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg ),
        .I3(rdata_ack_t),
        .I4(\dout_buf_reg[34] ),
        .I5(empty_n_reg_n_6),
        .O(empty_n_i_1__5_n_6));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_6),
        .Q(empty_n_reg_n_6),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(p_20_in),
        .I3(full_n_i_2__7_n_6),
        .I4(p_10_in),
        .O(full_n_i_1__10_n_6));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__7
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[3]),
        .I2(data_vld_reg_n_6),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[1]),
        .O(full_n_i_2__7_n_6));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_6),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__1_n_6 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1__0 
       (.I0(pout_reg__0[0]),
        .I1(p_10_in),
        .I2(p_20_in),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_6),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_6 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1__0 
       (.I0(data_vld_reg_n_6),
        .I1(push),
        .I2(p_10_in),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[2]),
        .I5(pout_reg__0[1]),
        .O(\pout[2]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hB000)) 
    \pout[2]_i_2__0 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(push));
  LUT5 #(
    .INIT(32'h34440444)) 
    \pout[3]_i_1__1 
       (.I0(data_vld1__2),
        .I1(p_10_in),
        .I2(p_20_in),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_6),
        .O(\pout[3]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2__1 
       (.I0(pout_reg__0[1]),
        .I1(pout17_out),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__1 
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(data_vld1__2));
  LUT6 #(
    .INIT(64'hA222A2A222222222)) 
    \pout[3]_i_4__1 
       (.I0(data_vld_reg_n_6),
        .I1(empty_n_reg_n_6),
        .I2(\dout_buf_reg[34] ),
        .I3(rdata_ack_t),
        .I4(\bus_equal_gen.rdata_valid_t_reg ),
        .I5(beat_valid),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h000000008A000000)) 
    \pout[3]_i_5__0 
       (.I0(data_vld_reg_n_6),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(p_10_in),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_6 ),
        .D(\pout[0]_i_1__1_n_6 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_6 ),
        .D(\pout[1]_i_1__0_n_6 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_6 ),
        .D(\pout[2]_i_1__0_n_6 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_6 ),
        .D(\pout[3]_i_2__1_n_6 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h7F770F00)) 
    rreq_handling_i_1__0
       (.I0(p_21_in),
        .I1(\sect_cnt_reg[18] ),
        .I2(invalid_len_event),
        .I3(fifo_rreq_valid_buf_reg),
        .I4(rreq_handling_reg_0),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(CO),
        .I1(p_21_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'h8A00FFFF00000000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(rreq_handling_reg_0),
        .O(p_21_in));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2
   (m_axi_gmem1_BREADY,
    ap_enable_reg_pp3_iter7_reg,
    ap_enable_reg_pp0_iter1_reg,
    \fullIndex_1_reg_168_reg[12] ,
    ce0,
    ap_enable_reg_pp3_iter7_reg_0,
    ap_NS_fsm,
    E,
    \tmp_51_reg_1686_reg[7] ,
    D,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    \data_p2_reg[45] ,
    \data_p1_reg[32] ,
    mem_reg,
    ap_reg_ioackin_gmem1_WREADY_reg,
    ap_enable_reg_pp3_iter6_reg,
    ap_enable_reg_pp3_iter6_reg_0,
    ap_enable_reg_pp4_iter6_reg,
    ap_enable_reg_pp4_iter6_reg_0,
    \i2_reg_400_reg[15] ,
    I_BREADY4,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_done,
    grp_getVal_fu_444_ap_start_reg_reg,
    mem_reg_0,
    \data_p2_reg[45]_0 ,
    ap_clk,
    SR,
    grp_getVal_fu_444_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[14] ,
    ap_enable_reg_pp0_iter1_reg_1,
    \tmp_1_mid2_reg_1603_reg[0] ,
    WEA,
    Q,
    ap_enable_reg_pp3_iter6,
    ap_enable_reg_pp3_iter1_reg,
    ap_enable_reg_pp3_iter7_reg_1,
    ap_rst_n,
    ap_enable_reg_pp0_iter0_reg,
    s_ready_t_reg,
    ap_enable_reg_pp0_iter0_reg_0,
    ap_reg_ioackin_gmem0_ARREADY_reg,
    \gmem1_addr_6_reg_1887_reg[29] ,
    \out_pix4_sum2_reg_1871_reg[29] ,
    gmem1_AWREADY,
    ap_reg_ioackin_gmem1_AWREADY_reg_0,
    \ap_CS_fsm_reg[10] ,
    ap_enable_reg_pp0_iter1_reg_2,
    ap_enable_reg_pp4_iter7_reg,
    tmp_31_reg_1867_pp4_iter6_reg,
    ap_enable_reg_pp4_iter1_reg,
    tmp_31_reg_1867,
    ap_reg_ioackin_gmem1_WREADY_reg_0,
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp4_iter2,
    tmp_31_reg_1867_pp4_iter1_reg,
    tmp_20_reg_1847_pp3_iter1_reg,
    ap_enable_reg_pp3_iter2,
    full_n_reg_0,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[11] ,
    ap_enable_reg_pp3_iter7_reg_2,
    \exitcond2_reg_1838_reg[0] ,
    ap_enable_reg_pp2_iter0,
    \ap_CS_fsm_reg[31] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[0] ,
    \out_pix4_sum8_reg_1827_reg[29] ,
    tmp_cast1_reg_1562,
    \out_pix4_sum1_reg_1851_reg[29] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[1] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[2] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[3] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[4] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[5] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[6] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[7] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[8] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[9] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[10] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[11] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[12] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[13] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[14] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[15] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[16] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[17] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[18] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[19] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[20] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[21] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[22] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[23] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[24] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[25] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[26] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[27] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[28] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ,
    tmp_20_reg_1847_pp3_iter6_reg,
    ap_enable_reg_pp3_iter1_reg_0,
    tmp_20_reg_1847,
    ap_enable_reg_pp0_iter1_reg_3,
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ,
    \tmp_1_mid2_reg_1603_reg[0]_0 ,
    ap_enable_reg_pp0_iter0,
    ap_start,
    \ap_CS_fsm_reg[53] ,
    \ap_CS_fsm_reg[37] ,
    ap_enable_reg_pp0_iter0_reg_1,
    ap_enable_reg_pp3_iter7_reg_3,
    push);
  output m_axi_gmem1_BREADY;
  output ap_enable_reg_pp3_iter7_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output \fullIndex_1_reg_168_reg[12] ;
  output ce0;
  output ap_enable_reg_pp3_iter7_reg_0;
  output [9:0]ap_NS_fsm;
  output [0:0]E;
  output [0:0]\tmp_51_reg_1686_reg[7] ;
  output [32:0]D;
  output ap_reg_ioackin_gmem1_AWREADY_reg;
  output \data_p2_reg[45] ;
  output \data_p1_reg[32] ;
  output mem_reg;
  output ap_reg_ioackin_gmem1_WREADY_reg;
  output ap_enable_reg_pp3_iter6_reg;
  output ap_enable_reg_pp3_iter6_reg_0;
  output ap_enable_reg_pp4_iter6_reg;
  output ap_enable_reg_pp4_iter6_reg_0;
  output \i2_reg_400_reg[15] ;
  output I_BREADY4;
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_done;
  output grp_getVal_fu_444_ap_start_reg_reg;
  output mem_reg_0;
  output [0:0]\data_p2_reg[45]_0 ;
  input ap_clk;
  input [0:0]SR;
  input grp_getVal_fu_444_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input \ap_CS_fsm_reg[14] ;
  input ap_enable_reg_pp0_iter1_reg_1;
  input \tmp_1_mid2_reg_1603_reg[0] ;
  input [0:0]WEA;
  input [15:0]Q;
  input ap_enable_reg_pp3_iter6;
  input ap_enable_reg_pp3_iter1_reg;
  input ap_enable_reg_pp3_iter7_reg_1;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0_reg;
  input s_ready_t_reg;
  input ap_enable_reg_pp0_iter0_reg_0;
  input [0:0]ap_reg_ioackin_gmem0_ARREADY_reg;
  input [29:0]\gmem1_addr_6_reg_1887_reg[29] ;
  input [29:0]\out_pix4_sum2_reg_1871_reg[29] ;
  input gmem1_AWREADY;
  input ap_reg_ioackin_gmem1_AWREADY_reg_0;
  input \ap_CS_fsm_reg[10] ;
  input ap_enable_reg_pp0_iter1_reg_2;
  input ap_enable_reg_pp4_iter7_reg;
  input tmp_31_reg_1867_pp4_iter6_reg;
  input ap_enable_reg_pp4_iter1_reg;
  input tmp_31_reg_1867;
  input ap_reg_ioackin_gmem1_WREADY_reg_0;
  input \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ;
  input ap_enable_reg_pp4_iter2;
  input tmp_31_reg_1867_pp4_iter1_reg;
  input tmp_20_reg_1847_pp3_iter1_reg;
  input ap_enable_reg_pp3_iter2;
  input full_n_reg_0;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input \ap_CS_fsm_reg[11] ;
  input ap_enable_reg_pp3_iter7_reg_2;
  input \exitcond2_reg_1838_reg[0] ;
  input ap_enable_reg_pp2_iter0;
  input [0:0]\ap_CS_fsm_reg[31] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[0] ;
  input [29:0]\out_pix4_sum8_reg_1827_reg[29] ;
  input [29:0]tmp_cast1_reg_1562;
  input [29:0]\out_pix4_sum1_reg_1851_reg[29] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[1] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[2] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[3] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[4] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[5] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[6] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[7] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[8] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[9] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[10] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[11] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[12] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[13] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[14] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[15] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[16] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[17] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[18] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[19] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[20] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[21] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[22] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[23] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[24] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[25] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[26] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[27] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[28] ;
  input \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ;
  input tmp_20_reg_1847_pp3_iter6_reg;
  input ap_enable_reg_pp3_iter1_reg_0;
  input tmp_20_reg_1847;
  input ap_enable_reg_pp0_iter1_reg_3;
  input \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ;
  input \tmp_1_mid2_reg_1603_reg[0]_0 ;
  input ap_enable_reg_pp0_iter0;
  input ap_start;
  input \ap_CS_fsm_reg[53] ;
  input \ap_CS_fsm_reg[37] ;
  input ap_enable_reg_pp0_iter0_reg_1;
  input ap_enable_reg_pp3_iter7_reg_3;
  input push;

  wire [32:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_4_n_6 ;
  wire I_BREADY4;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[26]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[14] ;
  wire [0:0]\ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[37] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[53] ;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter1_reg_3;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter6;
  wire ap_enable_reg_pp3_iter6_reg;
  wire ap_enable_reg_pp3_iter6_reg_0;
  wire ap_enable_reg_pp3_iter7_reg;
  wire ap_enable_reg_pp3_iter7_reg_0;
  wire ap_enable_reg_pp3_iter7_reg_1;
  wire ap_enable_reg_pp3_iter7_reg_2;
  wire ap_enable_reg_pp3_iter7_reg_3;
  wire ap_enable_reg_pp4_iter1_reg;
  wire ap_enable_reg_pp4_iter2;
  wire ap_enable_reg_pp4_iter6_reg;
  wire ap_enable_reg_pp4_iter6_reg_0;
  wire ap_enable_reg_pp4_iter7_reg;
  wire [0:0]ap_reg_ioackin_gmem0_ARREADY_reg;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_reg_ioackin_gmem1_AWREADY_reg_0;
  wire ap_reg_ioackin_gmem1_WREADY_i_7_n_6;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire ap_reg_ioackin_gmem1_WREADY_reg_0;
  wire ap_rst_n;
  wire ap_start;
  wire ce0;
  wire \data_p1_reg[32] ;
  wire \data_p2[0]_i_2_n_6 ;
  wire \data_p2[0]_i_3_n_6 ;
  wire \data_p2[10]_i_2_n_6 ;
  wire \data_p2[10]_i_3_n_6 ;
  wire \data_p2[11]_i_2_n_6 ;
  wire \data_p2[11]_i_3_n_6 ;
  wire \data_p2[12]_i_2_n_6 ;
  wire \data_p2[12]_i_3_n_6 ;
  wire \data_p2[13]_i_2_n_6 ;
  wire \data_p2[13]_i_3_n_6 ;
  wire \data_p2[14]_i_2_n_6 ;
  wire \data_p2[14]_i_3_n_6 ;
  wire \data_p2[15]_i_2_n_6 ;
  wire \data_p2[15]_i_3_n_6 ;
  wire \data_p2[16]_i_2_n_6 ;
  wire \data_p2[16]_i_3_n_6 ;
  wire \data_p2[17]_i_2_n_6 ;
  wire \data_p2[17]_i_3_n_6 ;
  wire \data_p2[18]_i_2_n_6 ;
  wire \data_p2[18]_i_3_n_6 ;
  wire \data_p2[19]_i_2_n_6 ;
  wire \data_p2[19]_i_3_n_6 ;
  wire \data_p2[1]_i_2_n_6 ;
  wire \data_p2[1]_i_3_n_6 ;
  wire \data_p2[20]_i_2_n_6 ;
  wire \data_p2[20]_i_3_n_6 ;
  wire \data_p2[21]_i_2_n_6 ;
  wire \data_p2[21]_i_3_n_6 ;
  wire \data_p2[22]_i_2_n_6 ;
  wire \data_p2[22]_i_3_n_6 ;
  wire \data_p2[23]_i_2_n_6 ;
  wire \data_p2[23]_i_3_n_6 ;
  wire \data_p2[24]_i_2_n_6 ;
  wire \data_p2[24]_i_3_n_6 ;
  wire \data_p2[25]_i_2_n_6 ;
  wire \data_p2[25]_i_3_n_6 ;
  wire \data_p2[26]_i_2_n_6 ;
  wire \data_p2[26]_i_3_n_6 ;
  wire \data_p2[27]_i_2_n_6 ;
  wire \data_p2[27]_i_3_n_6 ;
  wire \data_p2[28]_i_2_n_6 ;
  wire \data_p2[28]_i_3_n_6 ;
  wire \data_p2[29]_i_2_n_6 ;
  wire \data_p2[29]_i_3_n_6 ;
  wire \data_p2[29]_i_4_n_6 ;
  wire \data_p2[29]_i_6_n_6 ;
  wire \data_p2[2]_i_2_n_6 ;
  wire \data_p2[2]_i_3_n_6 ;
  wire \data_p2[3]_i_2_n_6 ;
  wire \data_p2[3]_i_3_n_6 ;
  wire \data_p2[4]_i_2_n_6 ;
  wire \data_p2[4]_i_3_n_6 ;
  wire \data_p2[5]_i_2_n_6 ;
  wire \data_p2[5]_i_3_n_6 ;
  wire \data_p2[6]_i_2_n_6 ;
  wire \data_p2[6]_i_3_n_6 ;
  wire \data_p2[7]_i_2_n_6 ;
  wire \data_p2[7]_i_3_n_6 ;
  wire \data_p2[8]_i_2_n_6 ;
  wire \data_p2[8]_i_3_n_6 ;
  wire \data_p2[9]_i_2_n_6 ;
  wire \data_p2[9]_i_3_n_6 ;
  wire \data_p2_reg[45] ;
  wire [0:0]\data_p2_reg[45]_0 ;
  wire data_vld_i_1__5_n_6;
  wire data_vld_reg_n_6;
  wire empty_n_i_1__7_n_6;
  wire empty_n_i_3__3_n_6;
  wire \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ;
  wire \exitcond2_reg_1838_reg[0] ;
  wire \fullIndex_1_reg_168[12]_i_3_n_6 ;
  wire \fullIndex_1_reg_168_reg[12] ;
  wire full_n_i_1__8_n_6;
  wire full_n_i_3__0_n_6;
  wire full_n_reg_0;
  wire gmem1_AWREADY;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[0] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[10] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[11] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[12] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[13] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[14] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[15] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[16] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[17] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[18] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[19] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[1] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[20] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[21] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[22] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[23] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[24] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[25] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[26] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[27] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[28] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[2] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[3] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[4] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[5] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[6] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[7] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[8] ;
  wire \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[9] ;
  wire [29:0]\gmem1_addr_6_reg_1887_reg[29] ;
  wire grp_getVal_fu_444_ap_start_reg;
  wire grp_getVal_fu_444_ap_start_reg0;
  wire grp_getVal_fu_444_ap_start_reg_reg;
  wire \i2_reg_400_reg[15] ;
  wire m_axi_gmem1_BREADY;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_i_35_n_6;
  wire \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  wire [29:0]\out_pix4_sum1_reg_1851_reg[29] ;
  wire [29:0]\out_pix4_sum2_reg_1871_reg[29] ;
  wire [29:0]\out_pix4_sum8_reg_1827_reg[29] ;
  wire p_10_in;
  wire \pout[0]_i_1_n_6 ;
  wire \pout[1]_i_1_n_6 ;
  wire \pout[2]_i_1_n_6 ;
  wire \pout_reg_n_6_[0] ;
  wire \pout_reg_n_6_[1] ;
  wire \pout_reg_n_6_[2] ;
  wire push;
  wire s_ready_t_reg;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ;
  wire \tmp_1_mid2_reg_1603_reg[0] ;
  wire \tmp_1_mid2_reg_1603_reg[0]_0 ;
  wire tmp_20_reg_1847;
  wire tmp_20_reg_1847_pp3_iter1_reg;
  wire tmp_20_reg_1847_pp3_iter6_reg;
  wire tmp_31_reg_1867;
  wire tmp_31_reg_1867_pp4_iter1_reg;
  wire tmp_31_reg_1867_pp4_iter6_reg;
  wire [0:0]\tmp_51_reg_1686_reg[7] ;
  wire [29:0]tmp_cast1_reg_1562;

  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(ap_enable_reg_pp0_iter1_reg_2),
        .I2(\data_p2[29]_i_2_n_6 ),
        .I3(\FSM_sequential_state[1]_i_4_n_6 ),
        .I4(Q[14]),
        .I5(\data_p1_reg[32] ),
        .O(\data_p2_reg[45] ));
  LUT6 #(
    .INIT(64'hBF00000000000000)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(ap_enable_reg_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter7_reg_1),
        .I2(tmp_20_reg_1847_pp3_iter6_reg),
        .I3(Q[12]),
        .I4(ap_enable_reg_pp3_iter1_reg_0),
        .I5(tmp_20_reg_1847),
        .O(\FSM_sequential_state[1]_i_4_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[15]),
        .I1(ap_enable_reg_pp3_iter7_reg),
        .I2(ap_start),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_3),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(ap_enable_reg_pp3_iter7_reg),
        .I5(Q[5]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEA0A)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter1_reg_3),
        .I3(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I4(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I5(ap_enable_reg_pp3_iter7_reg),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFD00FF000000FF00)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I1(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I2(ap_enable_reg_pp3_iter7_reg),
        .I3(Q[6]),
        .I4(ap_enable_reg_pp0_iter1_reg_3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B8B8B8B8)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[26]_i_3_n_6 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(s_ready_t_reg),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h00000000FD000000)) 
    \ap_CS_fsm[26]_i_3 
       (.I0(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I1(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I2(ap_enable_reg_pp3_iter7_reg),
        .I3(Q[6]),
        .I4(ap_enable_reg_pp0_iter1_reg_3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[26]_i_3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hAEAEAEEE)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(\ap_CS_fsm_reg[31] ),
        .I1(Q[9]),
        .I2(ap_enable_reg_pp3_iter7_reg),
        .I3(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .I4(gmem1_AWREADY),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'hBAAABABA)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(\i2_reg_400_reg[15] ),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(\exitcond2_reg_1838_reg[0] ),
        .I4(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(\ap_CS_fsm_reg[37] ),
        .I1(ap_enable_reg_pp3_iter7_reg),
        .I2(Q[11]),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(ap_enable_reg_pp3_iter7_reg),
        .I1(Q[11]),
        .I2(Q[12]),
        .I3(ap_enable_reg_pp3_iter7_reg_2),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[54]_i_1 
       (.I0(\ap_CS_fsm_reg[53] ),
        .I1(ap_enable_reg_pp3_iter7_reg),
        .I2(Q[15]),
        .O(ap_NS_fsm[9]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_getVal_fu_444_ap_start_reg),
        .I1(\fullIndex_1_reg_168_reg[12] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFBFAAAAAAAA)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_3),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(ap_enable_reg_pp3_iter7_reg),
        .I5(Q[6]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp3_iter2_i_2
       (.I0(tmp_20_reg_1847_pp3_iter6_reg),
        .I1(ap_enable_reg_pp3_iter7_reg_1),
        .I2(ap_enable_reg_pp3_iter7_reg),
        .O(ap_enable_reg_pp3_iter6_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp3_iter2_i_3
       (.I0(tmp_20_reg_1847_pp3_iter1_reg),
        .I1(ap_enable_reg_pp3_iter2),
        .O(ap_enable_reg_pp3_iter6_reg));
  LUT6 #(
    .INIT(64'hF077F00000000000)) 
    ap_enable_reg_pp3_iter7_i_1
       (.I0(ap_enable_reg_pp3_iter7_reg),
        .I1(Q[11]),
        .I2(ap_enable_reg_pp3_iter6),
        .I3(ap_enable_reg_pp3_iter1_reg),
        .I4(ap_enable_reg_pp3_iter7_reg_1),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp3_iter7_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp4_iter2_i_2
       (.I0(tmp_31_reg_1867_pp4_iter6_reg),
        .I1(ap_enable_reg_pp4_iter7_reg),
        .I2(ap_enable_reg_pp3_iter7_reg),
        .O(ap_enable_reg_pp4_iter6_reg));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp4_iter2_i_3
       (.I0(tmp_31_reg_1867_pp4_iter1_reg),
        .I1(ap_enable_reg_pp4_iter2),
        .O(ap_enable_reg_pp4_iter6_reg_0));
  LUT6 #(
    .INIT(64'hFF3FFF3FFFBFFFFF)) 
    ap_reg_ioackin_gmem1_AWREADY_i_2
       (.I0(\data_p2_reg[45] ),
        .I1(ap_rst_n),
        .I2(\data_p1_reg[32] ),
        .I3(Q[14]),
        .I4(gmem1_AWREADY),
        .I5(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .O(ap_reg_ioackin_gmem1_AWREADY_reg));
  LUT6 #(
    .INIT(64'h0000044404440444)) 
    ap_reg_ioackin_gmem1_WREADY_i_6
       (.I0(ap_reg_ioackin_gmem1_WREADY_i_7_n_6),
        .I1(\exitcond1_reg_1894_pp5_iter1_reg_reg[0] ),
        .I2(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .I3(Q[2]),
        .I4(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ),
        .I5(Q[3]),
        .O(ap_reg_ioackin_gmem1_WREADY_reg));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    ap_reg_ioackin_gmem1_WREADY_i_7
       (.I0(ap_enable_reg_pp4_iter6_reg),
        .I1(tmp_31_reg_1867_pp4_iter1_reg),
        .I2(ap_enable_reg_pp4_iter2),
        .I3(ap_enable_reg_pp3_iter6_reg_0),
        .I4(tmp_20_reg_1847_pp3_iter1_reg),
        .I5(ap_enable_reg_pp3_iter2),
        .O(ap_reg_ioackin_gmem1_WREADY_i_7_n_6));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \data_p1[42]_i_2 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(ap_enable_reg_pp3_iter7_reg),
        .O(\data_p1_reg[32] ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[0]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [0]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [0]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[0]_i_2_n_6 ),
        .I5(\data_p2[0]_i_3_n_6 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[0]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[0] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [0]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[0]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[0]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[0]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [0]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[0]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[10]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [10]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [10]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[10]_i_2_n_6 ),
        .I5(\data_p2[10]_i_3_n_6 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[10]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[10] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [10]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[10]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[10]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[10]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [10]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[10]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[11]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [11]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [11]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[11]_i_2_n_6 ),
        .I5(\data_p2[11]_i_3_n_6 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[11]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[11] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [11]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[11]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[11]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[11]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [11]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[11]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[12]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [12]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [12]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[12]_i_2_n_6 ),
        .I5(\data_p2[12]_i_3_n_6 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[12]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[12] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [12]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[12]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[12]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[12]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [12]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[12]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[13]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [13]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [13]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[13]_i_2_n_6 ),
        .I5(\data_p2[13]_i_3_n_6 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[13]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[13] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [13]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[13]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[13]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[13]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [13]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[13]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[14]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [14]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [14]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[14]_i_2_n_6 ),
        .I5(\data_p2[14]_i_3_n_6 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[14]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[14] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [14]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[14]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[14]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[14]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [14]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[14]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[15]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [15]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [15]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[15]_i_2_n_6 ),
        .I5(\data_p2[15]_i_3_n_6 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[15]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[15] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [15]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[15]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[15]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[15]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [15]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[15]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[16]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [16]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [16]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[16]_i_2_n_6 ),
        .I5(\data_p2[16]_i_3_n_6 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[16]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[16] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [16]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[16]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[16]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[16]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [16]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[16]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[17]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [17]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [17]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[17]_i_2_n_6 ),
        .I5(\data_p2[17]_i_3_n_6 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[17]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[17] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [17]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[17]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[17]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[17]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [17]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[17]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[18]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [18]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [18]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[18]_i_2_n_6 ),
        .I5(\data_p2[18]_i_3_n_6 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[18]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[18] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [18]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[18]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[18]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[18]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [18]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[18]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[19]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [19]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [19]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[19]_i_2_n_6 ),
        .I5(\data_p2[19]_i_3_n_6 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[19]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[19] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [19]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[19]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[19]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[19]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [19]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[19]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[1]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [1]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [1]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[1]_i_2_n_6 ),
        .I5(\data_p2[1]_i_3_n_6 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[1]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[1] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [1]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[1]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[1]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[1]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [1]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[1]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[20]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [20]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [20]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[20]_i_2_n_6 ),
        .I5(\data_p2[20]_i_3_n_6 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[20]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[20] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [20]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[20]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[20]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[20]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [20]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[20]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[21]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [21]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [21]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[21]_i_2_n_6 ),
        .I5(\data_p2[21]_i_3_n_6 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[21]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[21] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [21]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[21]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[21]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[21]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [21]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[21]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[22]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [22]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [22]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[22]_i_2_n_6 ),
        .I5(\data_p2[22]_i_3_n_6 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[22]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[22] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [22]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[22]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[22]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[22]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [22]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[22]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[23]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [23]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [23]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[23]_i_2_n_6 ),
        .I5(\data_p2[23]_i_3_n_6 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[23]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[23] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [23]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[23]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[23]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[23]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [23]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[23]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[24]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [24]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [24]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[24]_i_2_n_6 ),
        .I5(\data_p2[24]_i_3_n_6 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[24]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[24] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [24]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[24]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[24]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[24]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [24]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[24]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[25]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [25]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [25]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[25]_i_2_n_6 ),
        .I5(\data_p2[25]_i_3_n_6 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[25]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[25] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [25]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[25]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[25]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[25]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [25]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[25]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[26]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [26]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [26]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[26]_i_2_n_6 ),
        .I5(\data_p2[26]_i_3_n_6 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[26]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[26] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [26]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[26]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[26]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[26]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [26]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[26]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[27]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [27]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [27]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[27]_i_2_n_6 ),
        .I5(\data_p2[27]_i_3_n_6 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[27]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[27] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [27]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[27]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[27]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[27]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [27]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[27]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[28]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [28]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [28]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[28]_i_2_n_6 ),
        .I5(\data_p2[28]_i_3_n_6 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[28]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[28] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [28]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[28]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[28]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[28]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [28]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[28]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[29]_i_1__0 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [29]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [29]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[29]_i_3_n_6 ),
        .I5(\data_p2[29]_i_4_n_6 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hBF00000000000000)) 
    \data_p2[29]_i_2 
       (.I0(ap_enable_reg_pp3_iter7_reg),
        .I1(ap_enable_reg_pp4_iter7_reg),
        .I2(tmp_31_reg_1867_pp4_iter6_reg),
        .I3(Q[13]),
        .I4(ap_enable_reg_pp4_iter1_reg),
        .I5(tmp_31_reg_1867),
        .O(\data_p2[29]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[29]_i_3 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [29]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[29]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[29]_i_3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[29]_i_4 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [29]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[29]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[29]_i_6 
       (.I0(ap_enable_reg_pp3_iter7_reg),
        .I1(Q[9]),
        .O(\data_p2[29]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[2]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [2]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [2]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[2]_i_2_n_6 ),
        .I5(\data_p2[2]_i_3_n_6 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[2]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[2] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [2]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[2]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[2]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[2]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [2]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[2]_i_3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hFFFF0007)) 
    \data_p2[32]_i_1 
       (.I0(ap_enable_reg_pp3_iter7_reg),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[14]),
        .I4(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h11111000)) 
    \data_p2[39]_i_1 
       (.I0(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .I1(Q[14]),
        .I2(ap_enable_reg_pp3_iter7_reg),
        .I3(Q[9]),
        .I4(Q[8]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[3]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [3]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [3]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[3]_i_2_n_6 ),
        .I5(\data_p2[3]_i_3_n_6 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[3]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[3] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [3]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[3]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[3]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [3]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[3]_i_3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h55545454)) 
    \data_p2[42]_i_1 
       (.I0(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .I1(Q[14]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(ap_enable_reg_pp3_iter7_reg),
        .O(D[32]));
  LUT3 #(
    .INIT(8'h10)) 
    \data_p2[45]_i_1 
       (.I0(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .I1(\data_p2_reg[45] ),
        .I2(gmem1_AWREADY),
        .O(\data_p2_reg[45]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[4]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [4]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [4]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[4]_i_2_n_6 ),
        .I5(\data_p2[4]_i_3_n_6 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[4]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[4] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [4]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[4]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[4]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[4]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [4]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[4]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[5]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [5]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [5]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[5]_i_2_n_6 ),
        .I5(\data_p2[5]_i_3_n_6 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[5]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[5] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [5]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[5]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[5]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[5]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [5]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[5]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[6]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [6]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [6]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[6]_i_2_n_6 ),
        .I5(\data_p2[6]_i_3_n_6 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[6]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[6] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [6]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[6]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[6]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[6]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [6]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[6]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[7]_i_1__1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [7]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [7]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[7]_i_2_n_6 ),
        .I5(\data_p2[7]_i_3_n_6 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[7]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[7] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [7]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[7]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[7]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [7]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[7]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[8]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [8]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [8]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[8]_i_2_n_6 ),
        .I5(\data_p2[8]_i_3_n_6 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[8]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[8] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [8]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[8]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[8]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[8]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [8]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[8]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \data_p2[9]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[29] [9]),
        .I1(Q[14]),
        .I2(\out_pix4_sum2_reg_1871_reg[29] [9]),
        .I3(\data_p2[29]_i_2_n_6 ),
        .I4(\data_p2[9]_i_2_n_6 ),
        .I5(\data_p2[9]_i_3_n_6 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00000000CFCAC0CA)) 
    \data_p2[9]_i_2 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[9] ),
        .I1(\out_pix4_sum8_reg_1827_reg[29] [9]),
        .I2(\data_p2[29]_i_6_n_6 ),
        .I3(Q[8]),
        .I4(tmp_cast1_reg_1562[9]),
        .I5(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[9]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[9]_i_3 
       (.I0(\out_pix4_sum1_reg_1851_reg[29] [9]),
        .I1(\FSM_sequential_state[1]_i_4_n_6 ),
        .O(\data_p2[9]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__5
       (.I0(\pout_reg_n_6_[0] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[2] ),
        .I3(p_10_in),
        .I4(push),
        .I5(data_vld_reg_n_6),
        .O(data_vld_i_1__5_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_6),
        .Q(data_vld_reg_n_6),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF00150000)) 
    empty_n_i_1__7
       (.I0(ap_enable_reg_pp3_iter7_reg_3),
        .I1(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ),
        .I2(Q[6]),
        .I3(empty_n_i_3__3_n_6),
        .I4(ap_enable_reg_pp3_iter7_reg),
        .I5(data_vld_reg_n_6),
        .O(empty_n_i_1__7_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF80000)) 
    empty_n_i_3__3
       (.I0(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .I1(Q[5]),
        .I2(Q[11]),
        .I3(Q[15]),
        .I4(ap_enable_reg_pp3_iter7_reg),
        .I5(\i2_reg_400_reg[15] ),
        .O(empty_n_i_3__3_n_6));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_6),
        .Q(ap_enable_reg_pp3_iter7_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFAA)) 
    \fullIndex_1_reg_168[12]_i_1 
       (.I0(\fullIndex_1_reg_168[12]_i_3_n_6 ),
        .I1(full_n_reg_0),
        .I2(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ),
        .I3(Q[3]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(\fullIndex_1_reg_168_reg[12] ));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \fullIndex_1_reg_168[12]_i_3 
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp3_iter7_reg),
        .I2(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I3(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_3),
        .O(\fullIndex_1_reg_168[12]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_3__0_n_6),
        .I3(push),
        .I4(m_axi_gmem1_BREADY),
        .O(full_n_i_1__8_n_6));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2A2A2)) 
    full_n_i_2__4
       (.I0(data_vld_reg_n_6),
        .I1(ap_enable_reg_pp3_iter7_reg),
        .I2(empty_n_i_3__3_n_6),
        .I3(Q[6]),
        .I4(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ),
        .I5(ap_enable_reg_pp3_iter7_reg_3),
        .O(p_10_in));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_3__0
       (.I0(\pout_reg_n_6_[1] ),
        .I1(\pout_reg_n_6_[0] ),
        .I2(\pout_reg_n_6_[2] ),
        .I3(data_vld_reg_n_6),
        .O(full_n_i_3__0_n_6));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_6),
        .Q(m_axi_gmem1_BREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    grp_getVal_fu_444_ap_start_reg_i_1
       (.I0(grp_getVal_fu_444_ap_start_reg),
        .I1(\fullIndex_1_reg_168_reg[12] ),
        .I2(grp_getVal_fu_444_ap_start_reg0),
        .O(grp_getVal_fu_444_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    grp_getVal_fu_444_ap_start_reg_i_2
       (.I0(\ap_CS_fsm_reg[14] ),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(E),
        .I3(ap_reg_ioackin_gmem0_ARREADY_reg),
        .I4(\tmp_51_reg_1686_reg[7] ),
        .O(grp_getVal_fu_444_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \i2_reg_400[0]_i_1 
       (.I0(Q[9]),
        .I1(ap_enable_reg_pp3_iter7_reg),
        .I2(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .I3(gmem1_AWREADY),
        .O(\i2_reg_400_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i3_reg_411[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter7_reg),
        .I1(Q[11]),
        .O(I_BREADY4));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_1
       (.I0(ap_enable_reg_pp3_iter7_reg),
        .I1(Q[15]),
        .O(ap_done));
  LUT6 #(
    .INIT(64'h5540404055555555)) 
    mem_reg_i_25
       (.I0(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I1(Q[3]),
        .I2(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ),
        .I3(Q[2]),
        .I4(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .I5(mem_reg_i_35_n_6),
        .O(mem_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_32
       (.I0(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I1(mem_reg_i_35_n_6),
        .O(mem_reg));
  LUT6 #(
    .INIT(64'hA2A2A2A200A2A2A2)) 
    mem_reg_i_35
       (.I0(\exitcond1_reg_1894_pp5_iter1_reg_reg[0] ),
        .I1(ap_enable_reg_pp3_iter6_reg),
        .I2(ap_enable_reg_pp3_iter6_reg_0),
        .I3(ap_enable_reg_pp4_iter2),
        .I4(tmp_31_reg_1867_pp4_iter1_reg),
        .I5(ap_enable_reg_pp4_iter6_reg),
        .O(mem_reg_i_35_n_6));
  LUT6 #(
    .INIT(64'hB5B5B5B54A4A4A40)) 
    \pout[0]_i_1 
       (.I0(p_10_in),
        .I1(data_vld_reg_n_6),
        .I2(push),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\pout_reg_n_6_[2] ),
        .I5(\pout_reg_n_6_[0] ),
        .O(\pout[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hCCC2CCC23CCCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_6),
        .I5(p_10_in),
        .O(\pout[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hAAA8AAA86AAAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_6),
        .I5(p_10_in),
        .O(\pout[2]_i_1_n_6 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[2] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD000000)) 
    ram_reg_0_i_1
       (.I0(\ap_CS_fsm_reg[14] ),
        .I1(ap_enable_reg_pp0_iter1_reg_1),
        .I2(\tmp_1_mid2_reg_1603_reg[0] ),
        .I3(\fullIndex_1_reg_168_reg[12] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(WEA),
        .O(ce0));
  LUT6 #(
    .INIT(64'hFFF7000000000000)) 
    \tmp_18_reg_1691[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_3),
        .I1(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I2(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I3(ap_enable_reg_pp3_iter7_reg),
        .I4(Q[6]),
        .I5(\tmp_1_mid2_reg_1603_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFD000000000000)) 
    \tmp_51_reg_1686[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_3),
        .I1(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I2(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I3(ap_enable_reg_pp3_iter7_reg),
        .I4(Q[5]),
        .I5(ap_enable_reg_pp0_iter0_reg_1),
        .O(\tmp_51_reg_1686_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read
   (m_axi_gmem1_RREADY,
    gmem1_ARREADY,
    m_axi_gmem1_ARVALID,
    ap_enable_reg_pp5_iter1_reg,
    ap_block_pp5_stage0_11001,
    D,
    \val_reg_1903_reg[0] ,
    i5_reg_4330,
    ap_reg_ioackin_gmem1_WREADY_reg,
    \gmem1_addr_6_reg_1887_reg[0] ,
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ,
    \exitcond1_reg_1894_reg[0] ,
    m_axi_gmem1_ARADDR,
    \m_axi_gmem1_ARLEN[3] ,
    I_RDATA,
    ap_clk,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    SR,
    exitcond1_fu_1532_p2,
    ap_enable_reg_pp5_iter0,
    ap_enable_reg_pp5_iter1_reg_0,
    ap_rst_n,
    \val_reg_1903_reg[7] ,
    edge_val_1_i_reg_1787,
    ap_reg_ioackin_gmem1_WREADY_reg_0,
    edge_val_1_i1_reg_1813,
    ap_reg_ioackin_gmem1_WREADY_reg_1,
    Q,
    \exitcond1_reg_1894_reg[0]_0 ,
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp5_iter2_reg,
    full_n_reg,
    \tmp_10_reg_1818_reg[0] ,
    ap_reg_ioackin_gmem1_WREADY_reg_2,
    m_axi_gmem1_ARREADY,
    tmp_cast1_reg_1562);
  output m_axi_gmem1_RREADY;
  output gmem1_ARREADY;
  output m_axi_gmem1_ARVALID;
  output ap_enable_reg_pp5_iter1_reg;
  output ap_block_pp5_stage0_11001;
  output [15:0]D;
  output \val_reg_1903_reg[0] ;
  output i5_reg_4330;
  output ap_reg_ioackin_gmem1_WREADY_reg;
  output [0:0]\gmem1_addr_6_reg_1887_reg[0] ;
  output \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ;
  output \exitcond1_reg_1894_reg[0] ;
  output [29:0]m_axi_gmem1_ARADDR;
  output [3:0]\m_axi_gmem1_ARLEN[3] ;
  output [7:0]I_RDATA;
  input ap_clk;
  input [31:0]m_axi_gmem1_RDATA;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RLAST;
  input m_axi_gmem1_RVALID;
  input [0:0]SR;
  input exitcond1_fu_1532_p2;
  input ap_enable_reg_pp5_iter0;
  input ap_enable_reg_pp5_iter1_reg_0;
  input ap_rst_n;
  input [7:0]\val_reg_1903_reg[7] ;
  input [7:0]edge_val_1_i_reg_1787;
  input ap_reg_ioackin_gmem1_WREADY_reg_0;
  input [7:0]edge_val_1_i1_reg_1813;
  input ap_reg_ioackin_gmem1_WREADY_reg_1;
  input [1:0]Q;
  input \exitcond1_reg_1894_reg[0]_0 ;
  input \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ;
  input ap_enable_reg_pp5_iter2_reg;
  input full_n_reg;
  input \tmp_10_reg_1818_reg[0] ;
  input ap_reg_ioackin_gmem1_WREADY_reg_2;
  input m_axi_gmem1_ARREADY;
  input [29:0]tmp_cast1_reg_1562;

  wire [15:0]D;
  wire [7:0]I_RDATA;
  wire [1:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire align_len0_carry__0_n_10;
  wire align_len0_carry__0_n_11;
  wire align_len0_carry__0_n_12;
  wire align_len0_carry__0_n_13;
  wire align_len0_carry__0_n_6;
  wire align_len0_carry__0_n_7;
  wire align_len0_carry__0_n_8;
  wire align_len0_carry__0_n_9;
  wire align_len0_carry__1_n_10;
  wire align_len0_carry__1_n_11;
  wire align_len0_carry__1_n_12;
  wire align_len0_carry__1_n_13;
  wire align_len0_carry__1_n_6;
  wire align_len0_carry__1_n_7;
  wire align_len0_carry__1_n_8;
  wire align_len0_carry__1_n_9;
  wire align_len0_carry__2_n_13;
  wire align_len0_carry_n_10;
  wire align_len0_carry_n_11;
  wire align_len0_carry_n_12;
  wire align_len0_carry_n_6;
  wire align_len0_carry_n_7;
  wire align_len0_carry_n_8;
  wire align_len0_carry_n_9;
  wire \align_len_reg_n_6_[11] ;
  wire \align_len_reg_n_6_[12] ;
  wire \align_len_reg_n_6_[14] ;
  wire \align_len_reg_n_6_[15] ;
  wire \align_len_reg_n_6_[16] ;
  wire \align_len_reg_n_6_[17] ;
  wire \align_len_reg_n_6_[18] ;
  wire \align_len_reg_n_6_[19] ;
  wire \align_len_reg_n_6_[20] ;
  wire \align_len_reg_n_6_[21] ;
  wire \align_len_reg_n_6_[22] ;
  wire \align_len_reg_n_6_[31] ;
  wire ap_block_pp5_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp5_iter0;
  wire ap_enable_reg_pp5_iter1_reg;
  wire ap_enable_reg_pp5_iter1_reg_0;
  wire ap_enable_reg_pp5_iter2_reg;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire ap_reg_ioackin_gmem1_WREADY_reg_0;
  wire ap_reg_ioackin_gmem1_WREADY_reg_1;
  wire ap_reg_ioackin_gmem1_WREADY_reg_2;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire \beat_len_buf_reg_n_6_[9] ;
  wire beat_valid;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_9;
  wire [7:0]\bus_equal_gen.data_buf ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_6 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3__0_n_6 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4__0_n_6 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5__0_n_6 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3__0_n_6 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_reg_n_6 ;
  wire [34:34]data_pack;
  wire [7:0]edge_val_1_i1_reg_1813;
  wire [7:0]edge_val_1_i_reg_1787;
  wire \end_addr_buf[2]_i_1__0_n_6 ;
  wire \end_addr_buf_reg_n_6_[10] ;
  wire \end_addr_buf_reg_n_6_[11] ;
  wire \end_addr_buf_reg_n_6_[12] ;
  wire \end_addr_buf_reg_n_6_[13] ;
  wire \end_addr_buf_reg_n_6_[14] ;
  wire \end_addr_buf_reg_n_6_[15] ;
  wire \end_addr_buf_reg_n_6_[16] ;
  wire \end_addr_buf_reg_n_6_[17] ;
  wire \end_addr_buf_reg_n_6_[18] ;
  wire \end_addr_buf_reg_n_6_[19] ;
  wire \end_addr_buf_reg_n_6_[20] ;
  wire \end_addr_buf_reg_n_6_[21] ;
  wire \end_addr_buf_reg_n_6_[22] ;
  wire \end_addr_buf_reg_n_6_[23] ;
  wire \end_addr_buf_reg_n_6_[24] ;
  wire \end_addr_buf_reg_n_6_[25] ;
  wire \end_addr_buf_reg_n_6_[26] ;
  wire \end_addr_buf_reg_n_6_[27] ;
  wire \end_addr_buf_reg_n_6_[28] ;
  wire \end_addr_buf_reg_n_6_[29] ;
  wire \end_addr_buf_reg_n_6_[2] ;
  wire \end_addr_buf_reg_n_6_[30] ;
  wire \end_addr_buf_reg_n_6_[31] ;
  wire \end_addr_buf_reg_n_6_[3] ;
  wire \end_addr_buf_reg_n_6_[4] ;
  wire \end_addr_buf_reg_n_6_[5] ;
  wire \end_addr_buf_reg_n_6_[6] ;
  wire \end_addr_buf_reg_n_6_[7] ;
  wire \end_addr_buf_reg_n_6_[8] ;
  wire \end_addr_buf_reg_n_6_[9] ;
  wire end_addr_carry__0_i_1__1_n_6;
  wire end_addr_carry__0_i_2__1_n_6;
  wire end_addr_carry__0_i_3__1_n_6;
  wire end_addr_carry__0_i_4__1_n_6;
  wire end_addr_carry__0_n_10;
  wire end_addr_carry__0_n_11;
  wire end_addr_carry__0_n_12;
  wire end_addr_carry__0_n_13;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1__1_n_6;
  wire end_addr_carry__1_i_2__1_n_6;
  wire end_addr_carry__1_i_3__1_n_6;
  wire end_addr_carry__1_i_4__1_n_6;
  wire end_addr_carry__1_n_10;
  wire end_addr_carry__1_n_11;
  wire end_addr_carry__1_n_12;
  wire end_addr_carry__1_n_13;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1__1_n_6;
  wire end_addr_carry__2_i_2__1_n_6;
  wire end_addr_carry__2_i_3__1_n_6;
  wire end_addr_carry__2_i_4__1_n_6;
  wire end_addr_carry__2_n_10;
  wire end_addr_carry__2_n_11;
  wire end_addr_carry__2_n_12;
  wire end_addr_carry__2_n_13;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1__1_n_6;
  wire end_addr_carry__3_i_2__1_n_6;
  wire end_addr_carry__3_i_3__1_n_6;
  wire end_addr_carry__3_i_4__1_n_6;
  wire end_addr_carry__3_n_10;
  wire end_addr_carry__3_n_11;
  wire end_addr_carry__3_n_12;
  wire end_addr_carry__3_n_13;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1__1_n_6;
  wire end_addr_carry__4_i_2__1_n_6;
  wire end_addr_carry__4_i_3__1_n_6;
  wire end_addr_carry__4_i_4__1_n_6;
  wire end_addr_carry__4_n_10;
  wire end_addr_carry__4_n_11;
  wire end_addr_carry__4_n_12;
  wire end_addr_carry__4_n_13;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1__1_n_6;
  wire end_addr_carry__5_i_2__1_n_6;
  wire end_addr_carry__5_i_3__1_n_6;
  wire end_addr_carry__5_i_4__1_n_6;
  wire end_addr_carry__5_n_10;
  wire end_addr_carry__5_n_11;
  wire end_addr_carry__5_n_12;
  wire end_addr_carry__5_n_13;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1__1_n_6;
  wire end_addr_carry__6_i_2__1_n_6;
  wire end_addr_carry__6_n_12;
  wire end_addr_carry__6_n_13;
  wire end_addr_carry__6_n_9;
  wire end_addr_carry_i_1__1_n_6;
  wire end_addr_carry_i_2__1_n_6;
  wire end_addr_carry_i_3__1_n_6;
  wire end_addr_carry_i_4__1_n_6;
  wire end_addr_carry_n_10;
  wire end_addr_carry_n_11;
  wire end_addr_carry_n_12;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire exitcond1_fu_1532_p2;
  wire \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ;
  wire \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ;
  wire \exitcond1_reg_1894_reg[0] ;
  wire \exitcond1_reg_1894_reg[0]_0 ;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [52:42]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_85;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_6;
  wire first_sect;
  wire first_sect_carry__0_i_1__1_n_6;
  wire first_sect_carry__0_i_2__1_n_6;
  wire first_sect_carry__0_i_3__1_n_6;
  wire first_sect_carry__0_n_8;
  wire first_sect_carry__0_n_9;
  wire first_sect_carry_i_1__1_n_6;
  wire first_sect_carry_i_2__1_n_6;
  wire first_sect_carry_i_3__1_n_6;
  wire first_sect_carry_i_4__1_n_6;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire full_n_reg;
  wire gmem1_ARREADY;
  wire [0:0]\gmem1_addr_6_reg_1887_reg[0] ;
  wire i5_reg_4330;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1_reg_n_6;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_8;
  wire last_sect_carry__0_n_9;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire [29:0]m_axi_gmem1_ARADDR;
  wire [3:0]\m_axi_gmem1_ARLEN[3] ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [5:0]p_0_in__2;
  wire [3:0]p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire pop0;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_6;
  wire rs2f_rreq_ack;
  wire [29:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire \sect_addr_buf[10]_i_1__1_n_6 ;
  wire \sect_addr_buf[11]_i_2__1_n_6 ;
  wire \sect_addr_buf[12]_i_1__1_n_6 ;
  wire \sect_addr_buf[13]_i_1__1_n_6 ;
  wire \sect_addr_buf[14]_i_1__1_n_6 ;
  wire \sect_addr_buf[15]_i_1__1_n_6 ;
  wire \sect_addr_buf[16]_i_1__1_n_6 ;
  wire \sect_addr_buf[17]_i_1__1_n_6 ;
  wire \sect_addr_buf[18]_i_1__1_n_6 ;
  wire \sect_addr_buf[19]_i_1__1_n_6 ;
  wire \sect_addr_buf[20]_i_1__1_n_6 ;
  wire \sect_addr_buf[21]_i_1__1_n_6 ;
  wire \sect_addr_buf[22]_i_1__1_n_6 ;
  wire \sect_addr_buf[23]_i_1__1_n_6 ;
  wire \sect_addr_buf[24]_i_1__1_n_6 ;
  wire \sect_addr_buf[25]_i_1__1_n_6 ;
  wire \sect_addr_buf[26]_i_1__1_n_6 ;
  wire \sect_addr_buf[27]_i_1__1_n_6 ;
  wire \sect_addr_buf[28]_i_1__1_n_6 ;
  wire \sect_addr_buf[29]_i_1__1_n_6 ;
  wire \sect_addr_buf[2]_i_1__1_n_6 ;
  wire \sect_addr_buf[30]_i_1__1_n_6 ;
  wire \sect_addr_buf[31]_i_1__1_n_6 ;
  wire \sect_addr_buf[3]_i_1__1_n_6 ;
  wire \sect_addr_buf[4]_i_1__1_n_6 ;
  wire \sect_addr_buf[5]_i_1__1_n_6 ;
  wire \sect_addr_buf[6]_i_1__1_n_6 ;
  wire \sect_addr_buf[7]_i_1__1_n_6 ;
  wire \sect_addr_buf[8]_i_1__1_n_6 ;
  wire \sect_addr_buf[9]_i_1__1_n_6 ;
  wire \sect_addr_buf_reg_n_6_[10] ;
  wire \sect_addr_buf_reg_n_6_[11] ;
  wire \sect_addr_buf_reg_n_6_[12] ;
  wire \sect_addr_buf_reg_n_6_[13] ;
  wire \sect_addr_buf_reg_n_6_[14] ;
  wire \sect_addr_buf_reg_n_6_[15] ;
  wire \sect_addr_buf_reg_n_6_[16] ;
  wire \sect_addr_buf_reg_n_6_[17] ;
  wire \sect_addr_buf_reg_n_6_[18] ;
  wire \sect_addr_buf_reg_n_6_[19] ;
  wire \sect_addr_buf_reg_n_6_[20] ;
  wire \sect_addr_buf_reg_n_6_[21] ;
  wire \sect_addr_buf_reg_n_6_[22] ;
  wire \sect_addr_buf_reg_n_6_[23] ;
  wire \sect_addr_buf_reg_n_6_[24] ;
  wire \sect_addr_buf_reg_n_6_[25] ;
  wire \sect_addr_buf_reg_n_6_[26] ;
  wire \sect_addr_buf_reg_n_6_[27] ;
  wire \sect_addr_buf_reg_n_6_[28] ;
  wire \sect_addr_buf_reg_n_6_[29] ;
  wire \sect_addr_buf_reg_n_6_[2] ;
  wire \sect_addr_buf_reg_n_6_[30] ;
  wire \sect_addr_buf_reg_n_6_[31] ;
  wire \sect_addr_buf_reg_n_6_[3] ;
  wire \sect_addr_buf_reg_n_6_[4] ;
  wire \sect_addr_buf_reg_n_6_[5] ;
  wire \sect_addr_buf_reg_n_6_[6] ;
  wire \sect_addr_buf_reg_n_6_[7] ;
  wire \sect_addr_buf_reg_n_6_[8] ;
  wire \sect_addr_buf_reg_n_6_[9] ;
  wire sect_cnt0_carry__0_n_10;
  wire sect_cnt0_carry__0_n_11;
  wire sect_cnt0_carry__0_n_12;
  wire sect_cnt0_carry__0_n_13;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_10;
  wire sect_cnt0_carry__1_n_11;
  wire sect_cnt0_carry__1_n_12;
  wire sect_cnt0_carry__1_n_13;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_10;
  wire sect_cnt0_carry__2_n_11;
  wire sect_cnt0_carry__2_n_12;
  wire sect_cnt0_carry__2_n_13;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_11;
  wire sect_cnt0_carry__3_n_12;
  wire sect_cnt0_carry__3_n_13;
  wire sect_cnt0_carry__3_n_8;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry_n_10;
  wire sect_cnt0_carry_n_11;
  wire sect_cnt0_carry_n_12;
  wire sect_cnt0_carry_n_13;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_6_[0] ;
  wire \sect_cnt_reg_n_6_[10] ;
  wire \sect_cnt_reg_n_6_[11] ;
  wire \sect_cnt_reg_n_6_[12] ;
  wire \sect_cnt_reg_n_6_[13] ;
  wire \sect_cnt_reg_n_6_[14] ;
  wire \sect_cnt_reg_n_6_[15] ;
  wire \sect_cnt_reg_n_6_[16] ;
  wire \sect_cnt_reg_n_6_[17] ;
  wire \sect_cnt_reg_n_6_[18] ;
  wire \sect_cnt_reg_n_6_[19] ;
  wire \sect_cnt_reg_n_6_[1] ;
  wire \sect_cnt_reg_n_6_[2] ;
  wire \sect_cnt_reg_n_6_[3] ;
  wire \sect_cnt_reg_n_6_[4] ;
  wire \sect_cnt_reg_n_6_[5] ;
  wire \sect_cnt_reg_n_6_[6] ;
  wire \sect_cnt_reg_n_6_[7] ;
  wire \sect_cnt_reg_n_6_[8] ;
  wire \sect_cnt_reg_n_6_[9] ;
  wire \sect_len_buf[0]_i_1_n_6 ;
  wire \sect_len_buf[1]_i_1_n_6 ;
  wire \sect_len_buf[2]_i_1_n_6 ;
  wire \sect_len_buf[3]_i_1_n_6 ;
  wire \sect_len_buf[4]_i_1_n_6 ;
  wire \sect_len_buf[5]_i_1_n_6 ;
  wire \sect_len_buf[6]_i_1_n_6 ;
  wire \sect_len_buf[7]_i_1_n_6 ;
  wire \sect_len_buf[8]_i_1_n_6 ;
  wire \sect_len_buf[9]_i_2_n_6 ;
  wire \sect_len_buf_reg_n_6_[4] ;
  wire \sect_len_buf_reg_n_6_[5] ;
  wire \sect_len_buf_reg_n_6_[6] ;
  wire \sect_len_buf_reg_n_6_[7] ;
  wire \sect_len_buf_reg_n_6_[8] ;
  wire \sect_len_buf_reg_n_6_[9] ;
  wire \start_addr_buf_reg_n_6_[10] ;
  wire \start_addr_buf_reg_n_6_[11] ;
  wire \start_addr_buf_reg_n_6_[12] ;
  wire \start_addr_buf_reg_n_6_[13] ;
  wire \start_addr_buf_reg_n_6_[14] ;
  wire \start_addr_buf_reg_n_6_[15] ;
  wire \start_addr_buf_reg_n_6_[16] ;
  wire \start_addr_buf_reg_n_6_[17] ;
  wire \start_addr_buf_reg_n_6_[18] ;
  wire \start_addr_buf_reg_n_6_[19] ;
  wire \start_addr_buf_reg_n_6_[20] ;
  wire \start_addr_buf_reg_n_6_[21] ;
  wire \start_addr_buf_reg_n_6_[22] ;
  wire \start_addr_buf_reg_n_6_[23] ;
  wire \start_addr_buf_reg_n_6_[24] ;
  wire \start_addr_buf_reg_n_6_[25] ;
  wire \start_addr_buf_reg_n_6_[26] ;
  wire \start_addr_buf_reg_n_6_[27] ;
  wire \start_addr_buf_reg_n_6_[28] ;
  wire \start_addr_buf_reg_n_6_[29] ;
  wire \start_addr_buf_reg_n_6_[2] ;
  wire \start_addr_buf_reg_n_6_[30] ;
  wire \start_addr_buf_reg_n_6_[31] ;
  wire \start_addr_buf_reg_n_6_[3] ;
  wire \start_addr_buf_reg_n_6_[4] ;
  wire \start_addr_buf_reg_n_6_[5] ;
  wire \start_addr_buf_reg_n_6_[6] ;
  wire \start_addr_buf_reg_n_6_[7] ;
  wire \start_addr_buf_reg_n_6_[8] ;
  wire \start_addr_buf_reg_n_6_[9] ;
  wire \start_addr_reg_n_6_[10] ;
  wire \start_addr_reg_n_6_[11] ;
  wire \start_addr_reg_n_6_[12] ;
  wire \start_addr_reg_n_6_[13] ;
  wire \start_addr_reg_n_6_[14] ;
  wire \start_addr_reg_n_6_[15] ;
  wire \start_addr_reg_n_6_[16] ;
  wire \start_addr_reg_n_6_[17] ;
  wire \start_addr_reg_n_6_[18] ;
  wire \start_addr_reg_n_6_[19] ;
  wire \start_addr_reg_n_6_[20] ;
  wire \start_addr_reg_n_6_[21] ;
  wire \start_addr_reg_n_6_[22] ;
  wire \start_addr_reg_n_6_[23] ;
  wire \start_addr_reg_n_6_[24] ;
  wire \start_addr_reg_n_6_[25] ;
  wire \start_addr_reg_n_6_[26] ;
  wire \start_addr_reg_n_6_[27] ;
  wire \start_addr_reg_n_6_[28] ;
  wire \start_addr_reg_n_6_[29] ;
  wire \start_addr_reg_n_6_[2] ;
  wire \start_addr_reg_n_6_[30] ;
  wire \start_addr_reg_n_6_[31] ;
  wire \start_addr_reg_n_6_[3] ;
  wire \start_addr_reg_n_6_[4] ;
  wire \start_addr_reg_n_6_[5] ;
  wire \start_addr_reg_n_6_[6] ;
  wire \start_addr_reg_n_6_[7] ;
  wire \start_addr_reg_n_6_[8] ;
  wire \start_addr_reg_n_6_[9] ;
  wire \tmp_10_reg_1818_reg[0] ;
  wire [29:0]tmp_cast1_reg_1562;
  wire \val_reg_1903_reg[0] ;
  wire [7:0]\val_reg_1903_reg[7] ;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:0]NLW_align_len0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_align_len0_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_6,align_len0_carry_n_7,align_len0_carry_n_8,align_len0_carry_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_rreq_data[42],1'b0,1'b0}),
        .O({align_len0_carry_n_10,align_len0_carry_n_11,align_len0_carry_n_12,NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b1,fifo_rreq_n_76,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_6),
        .CO({align_len0_carry__0_n_6,align_len0_carry__0_n_7,align_len0_carry__0_n_8,align_len0_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[48:47],1'b0,fifo_rreq_data[45]}),
        .O({align_len0_carry__0_n_10,align_len0_carry__0_n_11,align_len0_carry__0_n_12,align_len0_carry__0_n_13}),
        .S({fifo_rreq_n_73,fifo_rreq_n_74,1'b1,fifo_rreq_n_75}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_6),
        .CO({align_len0_carry__1_n_6,align_len0_carry__1_n_7,align_len0_carry__1_n_8,align_len0_carry__1_n_9}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[52:49]),
        .O({align_len0_carry__1_n_10,align_len0_carry__1_n_11,align_len0_carry__1_n_12,align_len0_carry__1_n_13}),
        .S({fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__2
       (.CI(align_len0_carry__1_n_6),
        .CO(NLW_align_len0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_align_len0_carry__2_O_UNCONNECTED[3:1],align_len0_carry__2_n_13}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_12),
        .Q(\align_len_reg_n_6_[11] ),
        .R(SR));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_11),
        .Q(\align_len_reg_n_6_[12] ),
        .R(SR));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_10),
        .Q(\align_len_reg_n_6_[14] ),
        .R(SR));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_13),
        .Q(\align_len_reg_n_6_[15] ),
        .R(SR));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_12),
        .Q(\align_len_reg_n_6_[16] ),
        .R(SR));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_11),
        .Q(\align_len_reg_n_6_[17] ),
        .R(SR));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_10),
        .Q(\align_len_reg_n_6_[18] ),
        .R(SR));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_13),
        .Q(\align_len_reg_n_6_[19] ),
        .R(SR));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_12),
        .Q(\align_len_reg_n_6_[20] ),
        .R(SR));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_11),
        .Q(\align_len_reg_n_6_[21] ),
        .R(SR));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_10),
        .Q(\align_len_reg_n_6_[22] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__2_n_13),
        .Q(\align_len_reg_n_6_[31] ),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_6_[11] ),
        .Q(\beat_len_buf_reg_n_6_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0 buff_rdata
       (.E(next_beat),
        .Q({data_pack,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_9),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_6 ),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf [0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf [1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf [2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf [3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf [4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf [5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf [6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf [7]),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_9),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_6 ),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_14),
        .Q(m_axi_gmem1_ARVALID),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12 ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11 ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10 ),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_13 ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12 ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11 ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10 ),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_13 ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12 ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11 ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10 ),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_13 ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12 ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11 ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10 ),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_13 ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12 ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11 ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10 ),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_13 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12 ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_12 ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2__0 
       (.I0(\sect_addr_buf_reg_n_6_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_11 ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_11 ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3__0 
       (.I0(m_axi_gmem1_ARADDR[2]),
        .I1(\m_axi_gmem1_ARLEN[3] [2]),
        .I2(\m_axi_gmem1_ARLEN[3] [1]),
        .I3(\m_axi_gmem1_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3__0_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4__0 
       (.I0(m_axi_gmem1_ARADDR[1]),
        .I1(\m_axi_gmem1_ARLEN[3] [1]),
        .I2(\m_axi_gmem1_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4__0_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5__0 
       (.I0(m_axi_gmem1_ARADDR[0]),
        .I1(\m_axi_gmem1_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_13 ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12 ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11 ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10 ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3__0 
       (.I0(m_axi_gmem1_ARADDR[4]),
        .I1(\m_axi_gmem1_ARLEN[3] [2]),
        .I2(\m_axi_gmem1_ARLEN[3] [0]),
        .I3(\m_axi_gmem1_ARLEN[3] [1]),
        .I4(\m_axi_gmem1_ARLEN[3] [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3__0_n_6 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4__0 
       (.I0(m_axi_gmem1_ARADDR[3]),
        .I1(\m_axi_gmem1_ARLEN[3] [3]),
        .I2(\m_axi_gmem1_ARLEN[3] [2]),
        .I3(\m_axi_gmem1_ARLEN[3] [0]),
        .I4(\m_axi_gmem1_ARLEN[3] [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_6_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_6 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_13 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem1_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem1_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem1_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem1_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_13 }),
        .S(m_axi_gmem1_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem1_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem1_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem1_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem1_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_13 }),
        .S(m_axi_gmem1_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem1_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem1_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem1_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem1_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_13 }),
        .S(m_axi_gmem1_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem1_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem1_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem1_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem1_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_13 }),
        .S(m_axi_gmem1_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem1_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem1_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem1_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem1_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_13 }),
        .S(m_axi_gmem1_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem1_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem1_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem1_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem1_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_8 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_11 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_12 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_13 }),
        .S({1'b0,m_axi_gmem1_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem1_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem1_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_9 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem1_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_11 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12 ,\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3__0_n_6 ,\could_multi_bursts.araddr_buf[4]_i_4__0_n_6 ,\could_multi_bursts.araddr_buf[4]_i_5__0_n_6 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem1_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem1_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem1_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem1_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem1_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_13 }),
        .S({m_axi_gmem1_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3__0_n_6 ,\could_multi_bursts.araddr_buf[8]_i_4__0_n_6 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem1_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_9),
        .Q(\m_axi_gmem1_ARLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_10),
        .Q(\m_axi_gmem1_ARLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_11),
        .Q(\m_axi_gmem1_ARLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_13),
        .Q(\m_axi_gmem1_ARLEN[3] [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(p_0_in__2[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_18),
        .Q(\could_multi_bursts.sect_handling_reg_n_6 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1__0 
       (.I0(\start_addr_reg_n_6_[2] ),
        .I1(\align_len_reg_n_6_[11] ),
        .O(\end_addr_buf[2]_i_1__0_n_6 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_13),
        .Q(\end_addr_buf_reg_n_6_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_12),
        .Q(\end_addr_buf_reg_n_6_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_11),
        .Q(\end_addr_buf_reg_n_6_[12] ),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_10),
        .Q(\end_addr_buf_reg_n_6_[13] ),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_13),
        .Q(\end_addr_buf_reg_n_6_[14] ),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_12),
        .Q(\end_addr_buf_reg_n_6_[15] ),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_11),
        .Q(\end_addr_buf_reg_n_6_[16] ),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_10),
        .Q(\end_addr_buf_reg_n_6_[17] ),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_13),
        .Q(\end_addr_buf_reg_n_6_[18] ),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_12),
        .Q(\end_addr_buf_reg_n_6_[19] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_11),
        .Q(\end_addr_buf_reg_n_6_[20] ),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_10),
        .Q(\end_addr_buf_reg_n_6_[21] ),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_13),
        .Q(\end_addr_buf_reg_n_6_[22] ),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_12),
        .Q(\end_addr_buf_reg_n_6_[23] ),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_11),
        .Q(\end_addr_buf_reg_n_6_[24] ),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_10),
        .Q(\end_addr_buf_reg_n_6_[25] ),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_13),
        .Q(\end_addr_buf_reg_n_6_[26] ),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_12),
        .Q(\end_addr_buf_reg_n_6_[27] ),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_11),
        .Q(\end_addr_buf_reg_n_6_[28] ),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_10),
        .Q(\end_addr_buf_reg_n_6_[29] ),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\end_addr_buf[2]_i_1__0_n_6 ),
        .Q(\end_addr_buf_reg_n_6_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_13),
        .Q(\end_addr_buf_reg_n_6_[30] ),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_12),
        .Q(\end_addr_buf_reg_n_6_[31] ),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_12),
        .Q(\end_addr_buf_reg_n_6_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_11),
        .Q(\end_addr_buf_reg_n_6_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_10),
        .Q(\end_addr_buf_reg_n_6_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_13),
        .Q(\end_addr_buf_reg_n_6_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_12),
        .Q(\end_addr_buf_reg_n_6_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_11),
        .Q(\end_addr_buf_reg_n_6_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_10),
        .Q(\end_addr_buf_reg_n_6_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_6,end_addr_carry_n_7,end_addr_carry_n_8,end_addr_carry_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[5] ,\start_addr_reg_n_6_[4] ,\start_addr_reg_n_6_[3] ,\start_addr_reg_n_6_[2] }),
        .O({end_addr_carry_n_10,end_addr_carry_n_11,end_addr_carry_n_12,NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__1_n_6,end_addr_carry_i_2__1_n_6,end_addr_carry_i_3__1_n_6,end_addr_carry_i_4__1_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_6),
        .CO({end_addr_carry__0_n_6,end_addr_carry__0_n_7,end_addr_carry__0_n_8,end_addr_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[9] ,\start_addr_reg_n_6_[8] ,\start_addr_reg_n_6_[7] ,\start_addr_reg_n_6_[6] }),
        .O({end_addr_carry__0_n_10,end_addr_carry__0_n_11,end_addr_carry__0_n_12,end_addr_carry__0_n_13}),
        .S({end_addr_carry__0_i_1__1_n_6,end_addr_carry__0_i_2__1_n_6,end_addr_carry__0_i_3__1_n_6,end_addr_carry__0_i_4__1_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__1
       (.I0(\start_addr_reg_n_6_[9] ),
        .I1(\align_len_reg_n_6_[11] ),
        .O(end_addr_carry__0_i_1__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__1
       (.I0(\start_addr_reg_n_6_[8] ),
        .I1(\align_len_reg_n_6_[11] ),
        .O(end_addr_carry__0_i_2__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__1
       (.I0(\start_addr_reg_n_6_[7] ),
        .I1(\align_len_reg_n_6_[11] ),
        .O(end_addr_carry__0_i_3__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__1
       (.I0(\start_addr_reg_n_6_[6] ),
        .I1(\align_len_reg_n_6_[11] ),
        .O(end_addr_carry__0_i_4__1_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_6),
        .CO({end_addr_carry__1_n_6,end_addr_carry__1_n_7,end_addr_carry__1_n_8,end_addr_carry__1_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[13] ,\start_addr_reg_n_6_[12] ,\start_addr_reg_n_6_[11] ,\start_addr_reg_n_6_[10] }),
        .O({end_addr_carry__1_n_10,end_addr_carry__1_n_11,end_addr_carry__1_n_12,end_addr_carry__1_n_13}),
        .S({end_addr_carry__1_i_1__1_n_6,end_addr_carry__1_i_2__1_n_6,end_addr_carry__1_i_3__1_n_6,end_addr_carry__1_i_4__1_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__1
       (.I0(\start_addr_reg_n_6_[13] ),
        .I1(\align_len_reg_n_6_[14] ),
        .O(end_addr_carry__1_i_1__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__1
       (.I0(\start_addr_reg_n_6_[12] ),
        .I1(\align_len_reg_n_6_[12] ),
        .O(end_addr_carry__1_i_2__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__1
       (.I0(\start_addr_reg_n_6_[11] ),
        .I1(\align_len_reg_n_6_[11] ),
        .O(end_addr_carry__1_i_3__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__1
       (.I0(\start_addr_reg_n_6_[10] ),
        .I1(\align_len_reg_n_6_[11] ),
        .O(end_addr_carry__1_i_4__1_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_6),
        .CO({end_addr_carry__2_n_6,end_addr_carry__2_n_7,end_addr_carry__2_n_8,end_addr_carry__2_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[17] ,\start_addr_reg_n_6_[16] ,\start_addr_reg_n_6_[15] ,\start_addr_reg_n_6_[14] }),
        .O({end_addr_carry__2_n_10,end_addr_carry__2_n_11,end_addr_carry__2_n_12,end_addr_carry__2_n_13}),
        .S({end_addr_carry__2_i_1__1_n_6,end_addr_carry__2_i_2__1_n_6,end_addr_carry__2_i_3__1_n_6,end_addr_carry__2_i_4__1_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__1
       (.I0(\start_addr_reg_n_6_[17] ),
        .I1(\align_len_reg_n_6_[17] ),
        .O(end_addr_carry__2_i_1__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__1
       (.I0(\start_addr_reg_n_6_[16] ),
        .I1(\align_len_reg_n_6_[16] ),
        .O(end_addr_carry__2_i_2__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__1
       (.I0(\start_addr_reg_n_6_[15] ),
        .I1(\align_len_reg_n_6_[15] ),
        .O(end_addr_carry__2_i_3__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__1
       (.I0(\start_addr_reg_n_6_[14] ),
        .I1(\align_len_reg_n_6_[14] ),
        .O(end_addr_carry__2_i_4__1_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_6),
        .CO({end_addr_carry__3_n_6,end_addr_carry__3_n_7,end_addr_carry__3_n_8,end_addr_carry__3_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[21] ,\start_addr_reg_n_6_[20] ,\start_addr_reg_n_6_[19] ,\start_addr_reg_n_6_[18] }),
        .O({end_addr_carry__3_n_10,end_addr_carry__3_n_11,end_addr_carry__3_n_12,end_addr_carry__3_n_13}),
        .S({end_addr_carry__3_i_1__1_n_6,end_addr_carry__3_i_2__1_n_6,end_addr_carry__3_i_3__1_n_6,end_addr_carry__3_i_4__1_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__1
       (.I0(\start_addr_reg_n_6_[21] ),
        .I1(\align_len_reg_n_6_[21] ),
        .O(end_addr_carry__3_i_1__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__1
       (.I0(\start_addr_reg_n_6_[20] ),
        .I1(\align_len_reg_n_6_[20] ),
        .O(end_addr_carry__3_i_2__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__1
       (.I0(\start_addr_reg_n_6_[19] ),
        .I1(\align_len_reg_n_6_[19] ),
        .O(end_addr_carry__3_i_3__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__1
       (.I0(\start_addr_reg_n_6_[18] ),
        .I1(\align_len_reg_n_6_[18] ),
        .O(end_addr_carry__3_i_4__1_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_6),
        .CO({end_addr_carry__4_n_6,end_addr_carry__4_n_7,end_addr_carry__4_n_8,end_addr_carry__4_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[25] ,\start_addr_reg_n_6_[24] ,\start_addr_reg_n_6_[23] ,\start_addr_reg_n_6_[22] }),
        .O({end_addr_carry__4_n_10,end_addr_carry__4_n_11,end_addr_carry__4_n_12,end_addr_carry__4_n_13}),
        .S({end_addr_carry__4_i_1__1_n_6,end_addr_carry__4_i_2__1_n_6,end_addr_carry__4_i_3__1_n_6,end_addr_carry__4_i_4__1_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__1
       (.I0(\start_addr_reg_n_6_[25] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_1__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__1
       (.I0(\start_addr_reg_n_6_[24] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_2__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__1
       (.I0(\start_addr_reg_n_6_[23] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_3__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__1
       (.I0(\start_addr_reg_n_6_[22] ),
        .I1(\align_len_reg_n_6_[22] ),
        .O(end_addr_carry__4_i_4__1_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_6),
        .CO({end_addr_carry__5_n_6,end_addr_carry__5_n_7,end_addr_carry__5_n_8,end_addr_carry__5_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[29] ,\start_addr_reg_n_6_[28] ,\start_addr_reg_n_6_[27] ,\start_addr_reg_n_6_[26] }),
        .O({end_addr_carry__5_n_10,end_addr_carry__5_n_11,end_addr_carry__5_n_12,end_addr_carry__5_n_13}),
        .S({end_addr_carry__5_i_1__1_n_6,end_addr_carry__5_i_2__1_n_6,end_addr_carry__5_i_3__1_n_6,end_addr_carry__5_i_4__1_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__1
       (.I0(\start_addr_reg_n_6_[29] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_1__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__1
       (.I0(\start_addr_reg_n_6_[28] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_2__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__1
       (.I0(\start_addr_reg_n_6_[27] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_3__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__1
       (.I0(\start_addr_reg_n_6_[26] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_4__1_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_6),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_6_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr_carry__6_n_12,end_addr_carry__6_n_13}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__1_n_6,end_addr_carry__6_i_2__1_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__1
       (.I0(\start_addr_reg_n_6_[31] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__6_i_1__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__1
       (.I0(\start_addr_reg_n_6_[30] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__6_i_2__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__1
       (.I0(\start_addr_reg_n_6_[5] ),
        .I1(\align_len_reg_n_6_[11] ),
        .O(end_addr_carry_i_1__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__1
       (.I0(\start_addr_reg_n_6_[4] ),
        .I1(\align_len_reg_n_6_[11] ),
        .O(end_addr_carry_i_2__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__1
       (.I0(\start_addr_reg_n_6_[3] ),
        .I1(\align_len_reg_n_6_[11] ),
        .O(end_addr_carry_i_3__1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__1
       (.I0(\start_addr_reg_n_6_[2] ),
        .I1(\align_len_reg_n_6_[11] ),
        .O(end_addr_carry_i_4__1_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1_0 fifo_rctl
       (.CO(first_sect),
        .Q(p_1_in),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_6 ),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_14),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_gmem1_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rctl_n_9),
        .\could_multi_bursts.arlen_buf_reg[0]_0 (fifo_rctl_n_12),
        .\could_multi_bursts.arlen_buf_reg[1] (fifo_rctl_n_10),
        .\could_multi_bursts.arlen_buf_reg[2] (fifo_rctl_n_11),
        .\could_multi_bursts.arlen_buf_reg[3] (fifo_rctl_n_13),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_rctl_n_6),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_18),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_6 ),
        .\dout_buf_reg[34] (data_pack),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_6),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .p_20_in(p_20_in),
        .p_21_in(p_21_in),
        .pop0(pop0),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(fifo_rctl_n_17),
        .rreq_handling_reg_0(rreq_handling_reg_n_6),
        .\sect_addr_buf_reg[2] (fifo_rctl_n_8),
        .\sect_cnt_reg[18] (last_sect));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_1 fifo_rreq
       (.D({fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29}),
        .E(align_len),
        .O({sect_cnt0_carry__3_n_11,sect_cnt0_carry__3_n_12,sect_cnt0_carry__3_n_13}),
        .Q({\start_addr_reg_n_6_[31] ,\start_addr_reg_n_6_[30] ,\start_addr_reg_n_6_[29] ,\start_addr_reg_n_6_[28] ,\start_addr_reg_n_6_[27] ,\start_addr_reg_n_6_[26] ,\start_addr_reg_n_6_[25] ,\start_addr_reg_n_6_[24] ,\start_addr_reg_n_6_[23] ,\start_addr_reg_n_6_[22] ,\start_addr_reg_n_6_[21] ,\start_addr_reg_n_6_[20] ,\start_addr_reg_n_6_[19] ,\start_addr_reg_n_6_[18] ,\start_addr_reg_n_6_[17] ,\start_addr_reg_n_6_[16] ,\start_addr_reg_n_6_[15] ,\start_addr_reg_n_6_[14] ,\start_addr_reg_n_6_[13] ,\start_addr_reg_n_6_[12] }),
        .S({fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34}),
        .SR(SR),
        .\align_len_reg[14] (fifo_rreq_n_76),
        .\align_len_reg[18] ({fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75}),
        .\align_len_reg[22] ({fifo_rreq_data[52:47],fifo_rreq_data[45],fifo_rreq_data[42],fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\data_p1_reg[29] (rs2f_rreq_data),
        .\end_addr_buf_reg[31] ({\end_addr_buf_reg_n_6_[31] ,\end_addr_buf_reg_n_6_[30] ,\end_addr_buf_reg_n_6_[29] ,\end_addr_buf_reg_n_6_[28] ,\end_addr_buf_reg_n_6_[27] ,\end_addr_buf_reg_n_6_[26] ,\end_addr_buf_reg_n_6_[25] ,\end_addr_buf_reg_n_6_[24] ,\end_addr_buf_reg_n_6_[23] ,\end_addr_buf_reg_n_6_[22] ,\end_addr_buf_reg_n_6_[21] ,\end_addr_buf_reg_n_6_[20] ,\end_addr_buf_reg_n_6_[19] ,\end_addr_buf_reg_n_6_[18] ,\end_addr_buf_reg_n_6_[17] ,\end_addr_buf_reg_n_6_[16] ,\end_addr_buf_reg_n_6_[15] ,\end_addr_buf_reg_n_6_[14] ,\end_addr_buf_reg_n_6_[13] ,\end_addr_buf_reg_n_6_[12] }),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_6),
        .invalid_len_event0(invalid_len_event0),
        .next_rreq(next_rreq),
        .p_21_in(p_21_in),
        .pop0(pop0),
        .rreq_handling_reg(rreq_handling_reg_n_6),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[0] (fifo_rreq_n_85),
        .\sect_cnt_reg[0]_0 ({sect_cnt0_carry_n_10,sect_cnt0_carry_n_11,sect_cnt0_carry_n_12,sect_cnt0_carry_n_13}),
        .\sect_cnt_reg[12] ({sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11,sect_cnt0_carry__1_n_12,sect_cnt0_carry__1_n_13}),
        .\sect_cnt_reg[16] ({sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11,sect_cnt0_carry__2_n_12,sect_cnt0_carry__2_n_13}),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_6_[19] ,\sect_cnt_reg_n_6_[18] ,\sect_cnt_reg_n_6_[17] ,\sect_cnt_reg_n_6_[16] ,\sect_cnt_reg_n_6_[15] ,\sect_cnt_reg_n_6_[14] ,\sect_cnt_reg_n_6_[13] ,\sect_cnt_reg_n_6_[12] ,\sect_cnt_reg_n_6_[11] ,\sect_cnt_reg_n_6_[10] ,\sect_cnt_reg_n_6_[9] ,\sect_cnt_reg_n_6_[8] ,\sect_cnt_reg_n_6_[7] ,\sect_cnt_reg_n_6_[6] ,\sect_cnt_reg_n_6_[5] ,\sect_cnt_reg_n_6_[4] ,\sect_cnt_reg_n_6_[3] ,\sect_cnt_reg_n_6_[2] ,\sect_cnt_reg_n_6_[1] ,\sect_cnt_reg_n_6_[0] }),
        .\sect_cnt_reg[8] ({sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11,sect_cnt0_carry__0_n_12,sect_cnt0_carry__0_n_13}),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_6_[9] ,\sect_len_buf_reg_n_6_[8] ,\sect_len_buf_reg_n_6_[7] ,\sect_len_buf_reg_n_6_[6] ,\sect_len_buf_reg_n_6_[5] ,\sect_len_buf_reg_n_6_[4] }),
        .\start_addr_reg[2] ({fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80}),
        .\start_addr_reg[2]_0 ({fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83}),
        .\state_reg[0] (rs2f_rreq_valid));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_6),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_6,first_sect_carry_n_7,first_sect_carry_n_8,first_sect_carry_n_9}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__1_n_6,first_sect_carry_i_2__1_n_6,first_sect_carry_i_3__1_n_6,first_sect_carry_i_4__1_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_6),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_8,first_sect_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__1_n_6,first_sect_carry__0_i_2__1_n_6,first_sect_carry__0_i_3__1_n_6}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__1
       (.I0(\sect_cnt_reg_n_6_[18] ),
        .I1(\start_addr_buf_reg_n_6_[30] ),
        .I2(\start_addr_buf_reg_n_6_[31] ),
        .I3(\sect_cnt_reg_n_6_[19] ),
        .O(first_sect_carry__0_i_1__1_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__1
       (.I0(\sect_cnt_reg_n_6_[16] ),
        .I1(\start_addr_buf_reg_n_6_[28] ),
        .I2(\sect_cnt_reg_n_6_[15] ),
        .I3(\start_addr_buf_reg_n_6_[27] ),
        .I4(\sect_cnt_reg_n_6_[17] ),
        .I5(\start_addr_buf_reg_n_6_[29] ),
        .O(first_sect_carry__0_i_2__1_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__1
       (.I0(\sect_cnt_reg_n_6_[13] ),
        .I1(\start_addr_buf_reg_n_6_[25] ),
        .I2(\sect_cnt_reg_n_6_[12] ),
        .I3(\start_addr_buf_reg_n_6_[24] ),
        .I4(\sect_cnt_reg_n_6_[14] ),
        .I5(\start_addr_buf_reg_n_6_[26] ),
        .O(first_sect_carry__0_i_3__1_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__1
       (.I0(\sect_cnt_reg_n_6_[10] ),
        .I1(\start_addr_buf_reg_n_6_[22] ),
        .I2(\sect_cnt_reg_n_6_[9] ),
        .I3(\start_addr_buf_reg_n_6_[21] ),
        .I4(\sect_cnt_reg_n_6_[11] ),
        .I5(\start_addr_buf_reg_n_6_[23] ),
        .O(first_sect_carry_i_1__1_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__1
       (.I0(\sect_cnt_reg_n_6_[7] ),
        .I1(\start_addr_buf_reg_n_6_[19] ),
        .I2(\sect_cnt_reg_n_6_[6] ),
        .I3(\start_addr_buf_reg_n_6_[18] ),
        .I4(\sect_cnt_reg_n_6_[8] ),
        .I5(\start_addr_buf_reg_n_6_[20] ),
        .O(first_sect_carry_i_2__1_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__1
       (.I0(\sect_cnt_reg_n_6_[4] ),
        .I1(\start_addr_buf_reg_n_6_[16] ),
        .I2(\sect_cnt_reg_n_6_[3] ),
        .I3(\start_addr_buf_reg_n_6_[15] ),
        .I4(\sect_cnt_reg_n_6_[5] ),
        .I5(\start_addr_buf_reg_n_6_[17] ),
        .O(first_sect_carry_i_3__1_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__1
       (.I0(\sect_cnt_reg_n_6_[1] ),
        .I1(\start_addr_buf_reg_n_6_[13] ),
        .I2(\sect_cnt_reg_n_6_[0] ),
        .I3(\start_addr_buf_reg_n_6_[12] ),
        .I4(\sect_cnt_reg_n_6_[2] ),
        .I5(\start_addr_buf_reg_n_6_[14] ),
        .O(first_sect_carry_i_4__1_n_6));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1_reg_n_6),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1_reg_n_6),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_6,last_sect_carry_n_7,last_sect_carry_n_8,last_sect_carry_n_9}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_6),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_8,last_sect_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_17),
        .Q(rreq_handling_reg_n_6),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0 rs_rdata
       (.D(D),
        .I_RDATA(I_RDATA),
        .Q(Q[1]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp5_iter0(ap_enable_reg_pp5_iter0),
        .ap_enable_reg_pp5_iter1_reg(ap_enable_reg_pp5_iter1_reg),
        .ap_enable_reg_pp5_iter1_reg_0(ap_enable_reg_pp5_iter1_reg_0),
        .ap_enable_reg_pp5_iter2_reg(ap_enable_reg_pp5_iter2_reg),
        .ap_reg_ioackin_gmem1_WREADY_reg(ap_reg_ioackin_gmem1_WREADY_reg),
        .ap_reg_ioackin_gmem1_WREADY_reg_0(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .ap_reg_ioackin_gmem1_WREADY_reg_1(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .ap_reg_ioackin_gmem1_WREADY_reg_2(ap_reg_ioackin_gmem1_WREADY_reg_2),
        .ap_rst_n(ap_rst_n),
        .\bus_equal_gen.data_buf_reg[7] (\bus_equal_gen.data_buf ),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_6 ),
        .edge_val_1_i1_reg_1813(edge_val_1_i1_reg_1813),
        .edge_val_1_i_reg_1787(edge_val_1_i_reg_1787),
        .exitcond1_fu_1532_p2(exitcond1_fu_1532_p2),
        .\exitcond1_reg_1894_pp5_iter1_reg_reg[0] (\exitcond1_reg_1894_pp5_iter1_reg_reg[0] ),
        .\exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 (\exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ),
        .\exitcond1_reg_1894_reg[0] (\exitcond1_reg_1894_reg[0] ),
        .\exitcond1_reg_1894_reg[0]_0 (\exitcond1_reg_1894_reg[0]_0 ),
        .full_n_reg(full_n_reg),
        .i5_reg_4330(i5_reg_4330),
        .\i5_reg_433_reg[0] (ap_block_pp5_stage0_11001),
        .rdata_ack_t(rdata_ack_t),
        .\tmp_10_reg_1818_reg[0] (\tmp_10_reg_1818_reg[0] ),
        .\val_reg_1903_reg[0] (\val_reg_1903_reg[0] ),
        .\val_reg_1903_reg[7] (\val_reg_1903_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_2 rs_rreq
       (.Q(Q[0]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\gmem1_addr_6_reg_1887_reg[0] (gmem1_ARREADY),
        .\gmem1_addr_6_reg_1887_reg[0]_0 (\gmem1_addr_6_reg_1887_reg[0] ),
        .\q_reg[29] (rs2f_rreq_data),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\state_reg[0]_0 (rs2f_rreq_valid),
        .tmp_cast1_reg_1562(tmp_cast1_reg_1562));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[10] ),
        .O(\sect_addr_buf[10]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[11] ),
        .O(\sect_addr_buf[11]_i_2__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[12] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[0] ),
        .O(\sect_addr_buf[12]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[13] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[1] ),
        .O(\sect_addr_buf[13]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[14] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[2] ),
        .O(\sect_addr_buf[14]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[15] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[3] ),
        .O(\sect_addr_buf[15]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[16] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[4] ),
        .O(\sect_addr_buf[16]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[17] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[5] ),
        .O(\sect_addr_buf[17]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[18] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[6] ),
        .O(\sect_addr_buf[18]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[19] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[7] ),
        .O(\sect_addr_buf[19]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[20] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[8] ),
        .O(\sect_addr_buf[20]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[21] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[9] ),
        .O(\sect_addr_buf[21]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[22] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[10] ),
        .O(\sect_addr_buf[22]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[23] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[11] ),
        .O(\sect_addr_buf[23]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[24] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[12] ),
        .O(\sect_addr_buf[24]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[25] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[13] ),
        .O(\sect_addr_buf[25]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[26] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[14] ),
        .O(\sect_addr_buf[26]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[27] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[15] ),
        .O(\sect_addr_buf[27]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[28] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[16] ),
        .O(\sect_addr_buf[28]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[29] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[17] ),
        .O(\sect_addr_buf[29]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[2] ),
        .O(\sect_addr_buf[2]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[30] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[18] ),
        .O(\sect_addr_buf[30]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(\start_addr_buf_reg_n_6_[31] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[19] ),
        .O(\sect_addr_buf[31]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[3] ),
        .O(\sect_addr_buf[3]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[4] ),
        .O(\sect_addr_buf[4]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[5] ),
        .O(\sect_addr_buf[5]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[6] ),
        .O(\sect_addr_buf[6]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[7] ),
        .O(\sect_addr_buf[7]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[8] ),
        .O(\sect_addr_buf[8]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[9] ),
        .O(\sect_addr_buf[9]_i_1__1_n_6 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[10]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[10] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[11]_i_2__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[11] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[12]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[13]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[14]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[15]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[16]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[17]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[18]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[19]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[20]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[21]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[22]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[23]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[24]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[25]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[26]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[27]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[28]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[29]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[2]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[2] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[30]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[31]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[3]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[3] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[4]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[4] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[5]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[5] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[6]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[6] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[7]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[7] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[8]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[8] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[9]_i_1__1_n_6 ),
        .Q(\sect_addr_buf_reg_n_6_[9] ),
        .R(fifo_rctl_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_6,sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9}),
        .CYINIT(\sect_cnt_reg_n_6_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry_n_10,sect_cnt0_carry_n_11,sect_cnt0_carry_n_12,sect_cnt0_carry_n_13}),
        .S({\sect_cnt_reg_n_6_[4] ,\sect_cnt_reg_n_6_[3] ,\sect_cnt_reg_n_6_[2] ,\sect_cnt_reg_n_6_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_6),
        .CO({sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11,sect_cnt0_carry__0_n_12,sect_cnt0_carry__0_n_13}),
        .S({\sect_cnt_reg_n_6_[8] ,\sect_cnt_reg_n_6_[7] ,\sect_cnt_reg_n_6_[6] ,\sect_cnt_reg_n_6_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_6),
        .CO({sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11,sect_cnt0_carry__1_n_12,sect_cnt0_carry__1_n_13}),
        .S({\sect_cnt_reg_n_6_[12] ,\sect_cnt_reg_n_6_[11] ,\sect_cnt_reg_n_6_[10] ,\sect_cnt_reg_n_6_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_6),
        .CO({sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11,sect_cnt0_carry__2_n_12,sect_cnt0_carry__2_n_13}),
        .S({\sect_cnt_reg_n_6_[16] ,\sect_cnt_reg_n_6_[15] ,\sect_cnt_reg_n_6_[14] ,\sect_cnt_reg_n_6_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_6),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_8,sect_cnt0_carry__3_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0_carry__3_n_11,sect_cnt0_carry__3_n_12,sect_cnt0_carry__3_n_13}),
        .S({1'b0,\sect_cnt_reg_n_6_[19] ,\sect_cnt_reg_n_6_[18] ,\sect_cnt_reg_n_6_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_29),
        .Q(\sect_cnt_reg_n_6_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_6_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_6_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_6_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_6_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_6_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_6_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_6_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_6_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_6_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_6_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_28),
        .Q(\sect_cnt_reg_n_6_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_27),
        .Q(\sect_cnt_reg_n_6_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_26),
        .Q(\sect_cnt_reg_n_6_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_6_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_6_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_6_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_6_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_6_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_85),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_6_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[2] ),
        .I1(\end_addr_buf_reg_n_6_[2] ),
        .I2(\beat_len_buf_reg_n_6_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[3] ),
        .I1(\end_addr_buf_reg_n_6_[3] ),
        .I2(\beat_len_buf_reg_n_6_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[4] ),
        .I1(\end_addr_buf_reg_n_6_[4] ),
        .I2(\beat_len_buf_reg_n_6_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[5] ),
        .I1(\end_addr_buf_reg_n_6_[5] ),
        .I2(\beat_len_buf_reg_n_6_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[6] ),
        .I1(\end_addr_buf_reg_n_6_[6] ),
        .I2(\beat_len_buf_reg_n_6_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[7] ),
        .I1(\end_addr_buf_reg_n_6_[7] ),
        .I2(\beat_len_buf_reg_n_6_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[8] ),
        .I1(\end_addr_buf_reg_n_6_[8] ),
        .I2(\beat_len_buf_reg_n_6_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[9] ),
        .I1(\end_addr_buf_reg_n_6_[9] ),
        .I2(\beat_len_buf_reg_n_6_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[10] ),
        .I1(\end_addr_buf_reg_n_6_[10] ),
        .I2(\beat_len_buf_reg_n_6_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\start_addr_buf_reg_n_6_[11] ),
        .I1(\end_addr_buf_reg_n_6_[11] ),
        .I2(\beat_len_buf_reg_n_6_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_6 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[0]_i_1_n_6 ),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[1]_i_1_n_6 ),
        .Q(p_1_in[1]),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[2]_i_1_n_6 ),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[3]_i_1_n_6 ),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[4]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[5]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[6]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[7]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[8]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[9]_i_2_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[10] ),
        .Q(\start_addr_buf_reg_n_6_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[11] ),
        .Q(\start_addr_buf_reg_n_6_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[12] ),
        .Q(\start_addr_buf_reg_n_6_[12] ),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[13] ),
        .Q(\start_addr_buf_reg_n_6_[13] ),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[14] ),
        .Q(\start_addr_buf_reg_n_6_[14] ),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[15] ),
        .Q(\start_addr_buf_reg_n_6_[15] ),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[16] ),
        .Q(\start_addr_buf_reg_n_6_[16] ),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[17] ),
        .Q(\start_addr_buf_reg_n_6_[17] ),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[18] ),
        .Q(\start_addr_buf_reg_n_6_[18] ),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[19] ),
        .Q(\start_addr_buf_reg_n_6_[19] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[20] ),
        .Q(\start_addr_buf_reg_n_6_[20] ),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[21] ),
        .Q(\start_addr_buf_reg_n_6_[21] ),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[22] ),
        .Q(\start_addr_buf_reg_n_6_[22] ),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[23] ),
        .Q(\start_addr_buf_reg_n_6_[23] ),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[24] ),
        .Q(\start_addr_buf_reg_n_6_[24] ),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[25] ),
        .Q(\start_addr_buf_reg_n_6_[25] ),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[26] ),
        .Q(\start_addr_buf_reg_n_6_[26] ),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[27] ),
        .Q(\start_addr_buf_reg_n_6_[27] ),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[28] ),
        .Q(\start_addr_buf_reg_n_6_[28] ),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[29] ),
        .Q(\start_addr_buf_reg_n_6_[29] ),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[2] ),
        .Q(\start_addr_buf_reg_n_6_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[30] ),
        .Q(\start_addr_buf_reg_n_6_[30] ),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[31] ),
        .Q(\start_addr_buf_reg_n_6_[31] ),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[3] ),
        .Q(\start_addr_buf_reg_n_6_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[4] ),
        .Q(\start_addr_buf_reg_n_6_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[5] ),
        .Q(\start_addr_buf_reg_n_6_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[6] ),
        .Q(\start_addr_buf_reg_n_6_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[7] ),
        .Q(\start_addr_buf_reg_n_6_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[8] ),
        .Q(\start_addr_buf_reg_n_6_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[9] ),
        .Q(\start_addr_buf_reg_n_6_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_64),
        .Q(\start_addr_reg_n_6_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_6_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_62),
        .Q(\start_addr_reg_n_6_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_6_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_60),
        .Q(\start_addr_reg_n_6_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_59),
        .Q(\start_addr_reg_n_6_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_58),
        .Q(\start_addr_reg_n_6_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_6_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_56),
        .Q(\start_addr_reg_n_6_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_55),
        .Q(\start_addr_reg_n_6_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_54),
        .Q(\start_addr_reg_n_6_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_53),
        .Q(\start_addr_reg_n_6_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_52),
        .Q(\start_addr_reg_n_6_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_51),
        .Q(\start_addr_reg_n_6_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_50),
        .Q(\start_addr_reg_n_6_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_49),
        .Q(\start_addr_reg_n_6_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_6_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_6_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_6_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_6_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_72),
        .Q(\start_addr_reg_n_6_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_6_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_6_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_71),
        .Q(\start_addr_reg_n_6_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_70),
        .Q(\start_addr_reg_n_6_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_69),
        .Q(\start_addr_reg_n_6_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_68),
        .Q(\start_addr_reg_n_6_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_67),
        .Q(\start_addr_reg_n_6_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_66),
        .Q(\start_addr_reg_n_6_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_65),
        .Q(\start_addr_reg_n_6_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice
   (gmem1_AWREADY,
    ap_enable_reg_pp4_iter1_reg,
    ap_enable_reg_pp4_iter6_reg,
    ap_enable_reg_pp4_iter7_reg,
    ap_enable_reg_pp5_iter2_reg,
    ap_NS_fsm1,
    ap_enable_reg_pp3_iter1_reg,
    ap_enable_reg_pp3_iter6_reg,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    ap_reg_ioackin_gmem1_AWREADY_reg_0,
    ap_reg_ioackin_gmem1_WREADY_reg,
    ap_enable_reg_pp4_iter0_reg,
    \out_pix4_sum2_reg_1871_reg[0] ,
    ap_NS_fsm,
    empty_n_reg,
    ap_enable_reg_pp4_iter6_reg_0,
    \fullIndex_1_reg_168_reg[12] ,
    WEA,
    grp_getVal_fu_444_ap_start_reg_reg,
    ap_enable_reg_pp3_iter0_reg,
    \out_pix4_sum1_reg_1851_reg[0] ,
    \ap_CS_fsm_reg[40] ,
    ap_enable_reg_pp5_iter0_reg,
    \reg_475_reg[0] ,
    gmem0_RREADY,
    \gmem0_addr_read_reg_1671_reg[0] ,
    edge_val_1_i_reg_17870,
    \gmem0_addr_1_read_reg_1661_reg[0] ,
    \j_1_reg_1676_reg[0] ,
    \ap_CS_fsm_reg[10] ,
    \i1_reg_389_reg[0] ,
    \data_p2_reg[29]_0 ,
    \data_p2_reg[28]_0 ,
    \data_p2_reg[27]_0 ,
    \data_p2_reg[26]_0 ,
    \data_p2_reg[25]_0 ,
    \data_p2_reg[24]_0 ,
    \data_p2_reg[23]_0 ,
    \data_p2_reg[22]_0 ,
    \data_p2_reg[21]_0 ,
    \data_p2_reg[20]_0 ,
    \data_p2_reg[19]_0 ,
    \data_p2_reg[18]_0 ,
    \data_p2_reg[17]_0 ,
    \data_p2_reg[16]_0 ,
    \data_p2_reg[15]_0 ,
    \data_p2_reg[14]_0 ,
    \data_p2_reg[13]_0 ,
    \data_p2_reg[12]_0 ,
    \data_p2_reg[11]_0 ,
    \data_p2_reg[10]_0 ,
    \data_p2_reg[9]_0 ,
    \data_p2_reg[8]_0 ,
    \data_p2_reg[7]_0 ,
    \data_p2_reg[6]_0 ,
    \data_p2_reg[5]_0 ,
    \data_p2_reg[4]_0 ,
    \data_p2_reg[3]_0 ,
    \data_p2_reg[2]_0 ,
    \data_p2_reg[1]_0 ,
    \data_p2_reg[0]_0 ,
    \tmp_31_reg_1867_pp4_iter1_reg_reg[0] ,
    \tmp_31_reg_1867_reg[0] ,
    \edge_val_1_i1_reg_1813_reg[7] ,
    \tmp_20_reg_1847_pp3_iter1_reg_reg[0] ,
    \tmp_20_reg_1847_reg[0] ,
    \y_weight_2_2_reg_1797_reg[10] ,
    i4_reg_4220,
    i3_reg_4110,
    \edge_val_1_i_reg_1787_reg[7] ,
    \reg_470_reg[0] ,
    \state_reg[1]_0 ,
    \edge_val_1_i1_reg_1813_reg[7]_0 ,
    \q_reg[52] ,
    SR,
    ap_clk,
    tmp_31_fu_1491_p2,
    ap_enable_reg_pp4_iter0,
    ap_enable_reg_pp4_iter1_reg_0,
    ap_rst_n,
    Q,
    ap_enable_reg_pp4_iter6,
    ap_enable_reg_pp4_iter7_reg_0,
    ap_enable_reg_pp5_iter1_reg,
    ap_block_pp5_stage0_11001,
    ap_enable_reg_pp5_iter2_reg_0,
    ap_enable_reg_pp3_iter0,
    ap_enable_reg_pp3_iter1_reg_0,
    tmp_20_fu_1460_p2,
    \ap_CS_fsm_reg[48] ,
    \tmp_31_reg_1867_reg[0]_0 ,
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ,
    full_n_reg,
    \tmp_20_reg_1847_pp3_iter1_reg_reg[0]_0 ,
    \ap_CS_fsm_reg[11] ,
    gmem1_WREADY,
    ap_reg_ioackin_gmem1_WREADY_reg_0,
    gmem1_ARREADY,
    tmp_31_reg_1867_pp4_iter1_reg,
    ap_enable_reg_pp4_iter2,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp3_iter7_reg,
    tmp_20_reg_1847_pp3_iter6_reg,
    tmp_31_reg_1867_pp4_iter6_reg,
    tmp_31_reg_1867,
    \tmp_31_reg_1867_pp4_iter6_reg_reg[0]__0 ,
    \tmp_31_reg_1867_pp4_iter1_reg_reg[0]_0 ,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[25] ,
    \exitcond_flatten_reg_1587_reg[0] ,
    \tmp_1_mid2_reg_1603_reg[0] ,
    ap_enable_reg_pp0_iter0,
    \or_cond_mid2_reg_1613_reg[0] ,
    ap_enable_reg_pp0_iter0_reg,
    \or_cond_mid2_reg_1613_reg[0]_0 ,
    \ap_CS_fsm_reg[11]_0 ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ,
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    I_BREADY4,
    ap_enable_reg_pp3_iter6,
    tmp_20_reg_1847,
    \ap_CS_fsm_reg[10]_0 ,
    \tmp_20_reg_1847_pp3_iter6_reg_reg[0]__0 ,
    ap_reg_ioackin_gmem1_AWREADY_reg_1,
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp5_iter0,
    exitcond1_fu_1532_p2,
    \ap_CS_fsm_reg[9] ,
    I_RVALID,
    \ap_CS_fsm_reg[47] ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ,
    \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] ,
    tmp_20_reg_1847_pp3_iter1_reg,
    p_i_fu_1208_p3,
    \ap_CS_fsm_reg[48]_0 ,
    rs2f_wreq_ack,
    p_i1_fu_1395_p3,
    D,
    \ap_CS_fsm_reg[26] ,
    E);
  output gmem1_AWREADY;
  output ap_enable_reg_pp4_iter1_reg;
  output ap_enable_reg_pp4_iter6_reg;
  output ap_enable_reg_pp4_iter7_reg;
  output ap_enable_reg_pp5_iter2_reg;
  output ap_NS_fsm1;
  output ap_enable_reg_pp3_iter1_reg;
  output ap_enable_reg_pp3_iter6_reg;
  output ap_reg_ioackin_gmem1_AWREADY_reg;
  output ap_reg_ioackin_gmem1_AWREADY_reg_0;
  output ap_reg_ioackin_gmem1_WREADY_reg;
  output ap_enable_reg_pp4_iter0_reg;
  output [0:0]\out_pix4_sum2_reg_1871_reg[0] ;
  output [7:0]ap_NS_fsm;
  output empty_n_reg;
  output ap_enable_reg_pp4_iter6_reg_0;
  output \fullIndex_1_reg_168_reg[12] ;
  output [0:0]WEA;
  output grp_getVal_fu_444_ap_start_reg_reg;
  output ap_enable_reg_pp3_iter0_reg;
  output [0:0]\out_pix4_sum1_reg_1851_reg[0] ;
  output \ap_CS_fsm_reg[40] ;
  output ap_enable_reg_pp5_iter0_reg;
  output [0:0]\reg_475_reg[0] ;
  output gmem0_RREADY;
  output [0:0]\gmem0_addr_read_reg_1671_reg[0] ;
  output edge_val_1_i_reg_17870;
  output [0:0]\gmem0_addr_1_read_reg_1661_reg[0] ;
  output [0:0]\j_1_reg_1676_reg[0] ;
  output \ap_CS_fsm_reg[10] ;
  output \i1_reg_389_reg[0] ;
  output \data_p2_reg[29]_0 ;
  output \data_p2_reg[28]_0 ;
  output \data_p2_reg[27]_0 ;
  output \data_p2_reg[26]_0 ;
  output \data_p2_reg[25]_0 ;
  output \data_p2_reg[24]_0 ;
  output \data_p2_reg[23]_0 ;
  output \data_p2_reg[22]_0 ;
  output \data_p2_reg[21]_0 ;
  output \data_p2_reg[20]_0 ;
  output \data_p2_reg[19]_0 ;
  output \data_p2_reg[18]_0 ;
  output \data_p2_reg[17]_0 ;
  output \data_p2_reg[16]_0 ;
  output \data_p2_reg[15]_0 ;
  output \data_p2_reg[14]_0 ;
  output \data_p2_reg[13]_0 ;
  output \data_p2_reg[12]_0 ;
  output \data_p2_reg[11]_0 ;
  output \data_p2_reg[10]_0 ;
  output \data_p2_reg[9]_0 ;
  output \data_p2_reg[8]_0 ;
  output \data_p2_reg[7]_0 ;
  output \data_p2_reg[6]_0 ;
  output \data_p2_reg[5]_0 ;
  output \data_p2_reg[4]_0 ;
  output \data_p2_reg[3]_0 ;
  output \data_p2_reg[2]_0 ;
  output \data_p2_reg[1]_0 ;
  output \data_p2_reg[0]_0 ;
  output \tmp_31_reg_1867_pp4_iter1_reg_reg[0] ;
  output \tmp_31_reg_1867_reg[0] ;
  output \edge_val_1_i1_reg_1813_reg[7] ;
  output \tmp_20_reg_1847_pp3_iter1_reg_reg[0] ;
  output \tmp_20_reg_1847_reg[0] ;
  output [0:0]\y_weight_2_2_reg_1797_reg[10] ;
  output i4_reg_4220;
  output i3_reg_4110;
  output \edge_val_1_i_reg_1787_reg[7] ;
  output [0:0]\reg_470_reg[0] ;
  output [0:0]\state_reg[1]_0 ;
  output \edge_val_1_i1_reg_1813_reg[7]_0 ;
  output [33:0]\q_reg[52] ;
  input [0:0]SR;
  input ap_clk;
  input tmp_31_fu_1491_p2;
  input ap_enable_reg_pp4_iter0;
  input ap_enable_reg_pp4_iter1_reg_0;
  input ap_rst_n;
  input [11:0]Q;
  input ap_enable_reg_pp4_iter6;
  input ap_enable_reg_pp4_iter7_reg_0;
  input ap_enable_reg_pp5_iter1_reg;
  input ap_block_pp5_stage0_11001;
  input ap_enable_reg_pp5_iter2_reg_0;
  input ap_enable_reg_pp3_iter0;
  input ap_enable_reg_pp3_iter1_reg_0;
  input tmp_20_fu_1460_p2;
  input \ap_CS_fsm_reg[48] ;
  input \tmp_31_reg_1867_reg[0]_0 ;
  input \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  input full_n_reg;
  input \tmp_20_reg_1847_pp3_iter1_reg_reg[0]_0 ;
  input \ap_CS_fsm_reg[11] ;
  input gmem1_WREADY;
  input ap_reg_ioackin_gmem1_WREADY_reg_0;
  input gmem1_ARREADY;
  input tmp_31_reg_1867_pp4_iter1_reg;
  input ap_enable_reg_pp4_iter2;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ;
  input ap_enable_reg_pp3_iter7_reg;
  input tmp_20_reg_1847_pp3_iter6_reg;
  input tmp_31_reg_1867_pp4_iter6_reg;
  input tmp_31_reg_1867;
  input \tmp_31_reg_1867_pp4_iter6_reg_reg[0]__0 ;
  input \tmp_31_reg_1867_pp4_iter1_reg_reg[0]_0 ;
  input \ap_CS_fsm_reg[22] ;
  input \ap_CS_fsm_reg[7] ;
  input \ap_CS_fsm_reg[25] ;
  input \exitcond_flatten_reg_1587_reg[0] ;
  input \tmp_1_mid2_reg_1603_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input \or_cond_mid2_reg_1613_reg[0] ;
  input ap_enable_reg_pp0_iter0_reg;
  input \or_cond_mid2_reg_1613_reg[0]_0 ;
  input \ap_CS_fsm_reg[11]_0 ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ;
  input \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input I_BREADY4;
  input ap_enable_reg_pp3_iter6;
  input tmp_20_reg_1847;
  input \ap_CS_fsm_reg[10]_0 ;
  input \tmp_20_reg_1847_pp3_iter6_reg_reg[0]__0 ;
  input ap_reg_ioackin_gmem1_AWREADY_reg_1;
  input \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ;
  input ap_enable_reg_pp5_iter0;
  input exitcond1_fu_1532_p2;
  input [0:0]\ap_CS_fsm_reg[9] ;
  input I_RVALID;
  input \ap_CS_fsm_reg[47] ;
  input [29:0]\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ;
  input [29:0]\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] ;
  input tmp_20_reg_1847_pp3_iter1_reg;
  input p_i_fu_1208_p3;
  input \ap_CS_fsm_reg[48]_0 ;
  input rs2f_wreq_ack;
  input p_i1_fu_1395_p3;
  input [32:0]D;
  input \ap_CS_fsm_reg[26] ;
  input [0:0]E;

  wire [32:0]D;
  wire [0:0]E;
  wire I_BREADY4;
  wire I_RVALID;
  wire [11:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[11]_i_2_n_6 ;
  wire \ap_CS_fsm[42]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[40] ;
  wire \ap_CS_fsm_reg[47] ;
  wire \ap_CS_fsm_reg[48] ;
  wire \ap_CS_fsm_reg[48]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[9] ;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp5_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_reg;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter6;
  wire ap_enable_reg_pp3_iter6_reg;
  wire ap_enable_reg_pp3_iter7_reg;
  wire ap_enable_reg_pp4_iter0;
  wire ap_enable_reg_pp4_iter0_reg;
  wire ap_enable_reg_pp4_iter1_reg;
  wire ap_enable_reg_pp4_iter1_reg_0;
  wire ap_enable_reg_pp4_iter2;
  wire ap_enable_reg_pp4_iter6;
  wire ap_enable_reg_pp4_iter6_reg;
  wire ap_enable_reg_pp4_iter6_reg_0;
  wire ap_enable_reg_pp4_iter7_reg;
  wire ap_enable_reg_pp4_iter7_reg_0;
  wire ap_enable_reg_pp5_iter0;
  wire ap_enable_reg_pp5_iter0_reg;
  wire ap_enable_reg_pp5_iter1_reg;
  wire ap_enable_reg_pp5_iter2_reg;
  wire ap_enable_reg_pp5_iter2_reg_0;
  wire ap_reg_ioackin_gmem1_AWREADY_i_5_n_6;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_reg_ioackin_gmem1_AWREADY_reg_0;
  wire ap_reg_ioackin_gmem1_AWREADY_reg_1;
  wire ap_reg_ioackin_gmem1_WREADY_i_3_n_6;
  wire ap_reg_ioackin_gmem1_WREADY_i_4_n_6;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire ap_reg_ioackin_gmem1_WREADY_reg_0;
  wire ap_rst_n;
  wire \data_p1[0]_i_1__1_n_6 ;
  wire \data_p1[10]_i_1__0_n_6 ;
  wire \data_p1[11]_i_1__0_n_6 ;
  wire \data_p1[12]_i_1__0_n_6 ;
  wire \data_p1[13]_i_1__0_n_6 ;
  wire \data_p1[14]_i_1__0_n_6 ;
  wire \data_p1[15]_i_1__0_n_6 ;
  wire \data_p1[16]_i_1__0_n_6 ;
  wire \data_p1[17]_i_1__0_n_6 ;
  wire \data_p1[18]_i_1__0_n_6 ;
  wire \data_p1[19]_i_1__0_n_6 ;
  wire \data_p1[1]_i_1__1_n_6 ;
  wire \data_p1[20]_i_1__0_n_6 ;
  wire \data_p1[21]_i_1__0_n_6 ;
  wire \data_p1[22]_i_1__0_n_6 ;
  wire \data_p1[23]_i_1__0_n_6 ;
  wire \data_p1[24]_i_1__0_n_6 ;
  wire \data_p1[25]_i_1__0_n_6 ;
  wire \data_p1[26]_i_1__0_n_6 ;
  wire \data_p1[27]_i_1__0_n_6 ;
  wire \data_p1[28]_i_1__0_n_6 ;
  wire \data_p1[29]_i_1__0_n_6 ;
  wire \data_p1[2]_i_1__1_n_6 ;
  wire \data_p1[32]_i_1_n_6 ;
  wire \data_p1[39]_i_1_n_6 ;
  wire \data_p1[3]_i_1__1_n_6 ;
  wire \data_p1[42]_i_1_n_6 ;
  wire \data_p1[45]_i_2_n_6 ;
  wire \data_p1[4]_i_1__1_n_6 ;
  wire \data_p1[5]_i_1__1_n_6 ;
  wire \data_p1[6]_i_1__1_n_6 ;
  wire \data_p1[7]_i_1__1_n_6 ;
  wire \data_p1[8]_i_1__0_n_6 ;
  wire \data_p1[9]_i_1__0_n_6 ;
  wire [45:0]data_p2;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[10]_0 ;
  wire \data_p2_reg[11]_0 ;
  wire \data_p2_reg[12]_0 ;
  wire \data_p2_reg[13]_0 ;
  wire \data_p2_reg[14]_0 ;
  wire \data_p2_reg[15]_0 ;
  wire \data_p2_reg[16]_0 ;
  wire \data_p2_reg[17]_0 ;
  wire \data_p2_reg[18]_0 ;
  wire \data_p2_reg[19]_0 ;
  wire \data_p2_reg[1]_0 ;
  wire \data_p2_reg[20]_0 ;
  wire \data_p2_reg[21]_0 ;
  wire \data_p2_reg[22]_0 ;
  wire \data_p2_reg[23]_0 ;
  wire \data_p2_reg[24]_0 ;
  wire \data_p2_reg[25]_0 ;
  wire \data_p2_reg[26]_0 ;
  wire \data_p2_reg[27]_0 ;
  wire \data_p2_reg[28]_0 ;
  wire \data_p2_reg[29]_0 ;
  wire \data_p2_reg[2]_0 ;
  wire \data_p2_reg[3]_0 ;
  wire \data_p2_reg[4]_0 ;
  wire \data_p2_reg[5]_0 ;
  wire \data_p2_reg[6]_0 ;
  wire \data_p2_reg[7]_0 ;
  wire \data_p2_reg[8]_0 ;
  wire \data_p2_reg[9]_0 ;
  wire \edge_val_1_i1_reg_1813_reg[7] ;
  wire \edge_val_1_i1_reg_1813_reg[7]_0 ;
  wire edge_val_1_i_reg_17870;
  wire \edge_val_1_i_reg_1787_reg[7] ;
  wire empty_n_reg;
  wire exitcond1_fu_1532_p2;
  wire \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ;
  wire \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ;
  wire \exitcond_flatten_reg_1587_reg[0] ;
  wire \fullIndex_1_reg_168_reg[12] ;
  wire full_n_reg;
  wire gmem0_RREADY;
  wire [0:0]\gmem0_addr_1_read_reg_1661_reg[0] ;
  wire [0:0]\gmem0_addr_read_reg_1671_reg[0] ;
  wire gmem1_ARREADY;
  wire gmem1_AWLEN1;
  wire gmem1_AWREADY;
  wire gmem1_WREADY;
  wire [29:0]\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ;
  wire [29:0]\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] ;
  wire grp_getVal_fu_444_ap_start_reg_reg;
  wire \i1_reg_389_reg[0] ;
  wire i3_reg_4110;
  wire i4_reg_4220;
  wire [0:0]\j_1_reg_1676_reg[0] ;
  wire load_p1;
  wire [1:0]next__0;
  wire \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  wire \or_cond_mid2_reg_1613_reg[0] ;
  wire \or_cond_mid2_reg_1613_reg[0]_0 ;
  wire [0:0]\out_pix4_sum1_reg_1851_reg[0] ;
  wire [0:0]\out_pix4_sum2_reg_1871_reg[0] ;
  wire p_i1_fu_1395_p3;
  wire p_i_fu_1208_p3;
  wire [33:0]\q_reg[52] ;
  wire ram_reg_0_i_25_n_6;
  wire [0:0]\reg_470_reg[0] ;
  wire [0:0]\reg_475_reg[0] ;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__3_n_6;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_6 ;
  wire \state[1]_i_1__3_n_6 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [0:0]\state_reg[1]_0 ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ;
  wire \tmp_1_mid2_reg_1603_reg[0] ;
  wire tmp_20_fu_1460_p2;
  wire tmp_20_reg_1847;
  wire tmp_20_reg_1847_pp3_iter1_reg;
  wire \tmp_20_reg_1847_pp3_iter1_reg_reg[0] ;
  wire \tmp_20_reg_1847_pp3_iter1_reg_reg[0]_0 ;
  wire tmp_20_reg_1847_pp3_iter6_reg;
  wire \tmp_20_reg_1847_pp3_iter6_reg_reg[0]__0 ;
  wire \tmp_20_reg_1847_reg[0] ;
  wire tmp_31_fu_1491_p2;
  wire tmp_31_reg_1867;
  wire tmp_31_reg_1867_pp4_iter1_reg;
  wire \tmp_31_reg_1867_pp4_iter1_reg_reg[0] ;
  wire \tmp_31_reg_1867_pp4_iter1_reg_reg[0]_0 ;
  wire tmp_31_reg_1867_pp4_iter6_reg;
  wire \tmp_31_reg_1867_pp4_iter6_reg_reg[0]__0 ;
  wire \tmp_31_reg_1867_reg[0] ;
  wire \tmp_31_reg_1867_reg[0]_0 ;
  wire [0:0]\y_weight_2_2_reg_1797_reg[10] ;

  LUT5 #(
    .INIT(32'h00010F00)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .I1(\ap_CS_fsm_reg[48]_0 ),
        .I2(rs2f_wreq_ack),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00FF11100000EE10)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .I1(\ap_CS_fsm_reg[48]_0 ),
        .I2(gmem1_AWREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(rs2f_wreq_ack),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h00E00000)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(\tmp_1_mid2_reg_1603_reg[0] ),
        .I1(\or_cond_mid2_reg_1613_reg[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\exitcond_flatten_reg_1587_reg[0] ),
        .I4(\ap_CS_fsm[11]_i_2_n_6 ),
        .O(gmem0_RREADY));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEAFFEAEAAAAAAAAA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp4_iter6_reg_0),
        .I2(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ),
        .I3(I_RVALID),
        .I4(\ap_CS_fsm_reg[10] ),
        .I5(Q[1]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(\exitcond_flatten_reg_1587_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\or_cond_mid2_reg_1613_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .O(\ap_CS_fsm_reg[10] ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(\ap_CS_fsm[11]_i_2_n_6 ),
        .I1(ram_reg_0_i_25_n_6),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hEF00EF000000EF00)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(gmem1_AWREADY),
        .I1(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .I2(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[10] ),
        .I5(I_RVALID),
        .O(\ap_CS_fsm[11]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h888B888888888888)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ram_reg_0_i_25_n_6),
        .I1(Q[2]),
        .I2(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I3(gmem1_WREADY),
        .I4(Q[3]),
        .I5(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_4 
       (.I0(gmem1_AWREADY),
        .I1(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .O(ap_enable_reg_pp4_iter6_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(Q[6]),
        .I1(\ap_CS_fsm_reg[40] ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hDDDDFFFFD0DDFFFF)) 
    \ap_CS_fsm[40]_i_2 
       (.I0(ap_enable_reg_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ap_enable_reg_pp3_iter1_reg_0),
        .I3(ap_enable_reg_pp3_iter0),
        .I4(ap_enable_reg_pp3_iter6_reg),
        .I5(tmp_20_fu_1460_p2),
        .O(\ap_CS_fsm_reg[40] ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(Q[7]),
        .I1(\ap_CS_fsm[42]_i_2_n_6 ),
        .I2(Q[8]),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(\ap_CS_fsm[42]_i_2_n_6 ),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(gmem1_ARREADY),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h04040000FF040000)) 
    \ap_CS_fsm[42]_i_2 
       (.I0(ap_enable_reg_pp4_iter1_reg_0),
        .I1(ap_enable_reg_pp4_iter0),
        .I2(tmp_31_fu_1491_p2),
        .I3(ap_enable_reg_pp4_iter7_reg_0),
        .I4(ap_enable_reg_pp4_iter6_reg),
        .I5(ap_enable_reg_pp4_iter6),
        .O(\ap_CS_fsm[42]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[48]_i_1 
       (.I0(\ap_CS_fsm_reg[47] ),
        .I1(gmem1_AWREADY),
        .I2(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .I3(Q[10]),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hEFE0E0E0)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(gmem1_AWREADY),
        .I1(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(\exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'hF7F7F70000000000)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_enable_reg_pp3_iter6_reg),
        .I1(Q[6]),
        .I2(tmp_20_fu_1460_p2),
        .I3(I_BREADY4),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp3_iter0_reg));
  LUT5 #(
    .INIT(32'hA000C0C0)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_enable_reg_pp3_iter1_reg_0),
        .I2(ap_rst_n),
        .I3(tmp_20_fu_1460_p2),
        .I4(ap_enable_reg_pp3_iter6_reg),
        .O(ap_enable_reg_pp3_iter1_reg));
  LUT6 #(
    .INIT(64'h0000007F007F007F)) 
    ap_enable_reg_pp3_iter2_i_1
       (.I0(ap_enable_reg_pp3_iter1_reg_0),
        .I1(tmp_20_reg_1847),
        .I2(ap_enable_reg_pp4_iter6_reg_0),
        .I3(\tmp_20_reg_1847_pp3_iter6_reg_reg[0]__0 ),
        .I4(full_n_reg),
        .I5(\tmp_20_reg_1847_pp3_iter1_reg_reg[0]_0 ),
        .O(ap_enable_reg_pp3_iter6_reg));
  LUT6 #(
    .INIT(64'hF7F7F70000000000)) 
    ap_enable_reg_pp4_iter0_i_1
       (.I0(ap_enable_reg_pp4_iter6_reg),
        .I1(Q[8]),
        .I2(tmp_31_fu_1491_p2),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp4_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp4_iter0_reg));
  LUT5 #(
    .INIT(32'h8F800000)) 
    ap_enable_reg_pp4_iter1_i_1
       (.I0(tmp_31_fu_1491_p2),
        .I1(ap_enable_reg_pp4_iter0),
        .I2(ap_enable_reg_pp4_iter6_reg),
        .I3(ap_enable_reg_pp4_iter1_reg_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp4_iter1_reg));
  LUT6 #(
    .INIT(64'h0000007F007F007F)) 
    ap_enable_reg_pp4_iter2_i_1
       (.I0(ap_enable_reg_pp4_iter1_reg_0),
        .I1(tmp_31_reg_1867),
        .I2(ap_enable_reg_pp4_iter6_reg_0),
        .I3(\tmp_31_reg_1867_pp4_iter6_reg_reg[0]__0 ),
        .I4(full_n_reg),
        .I5(\tmp_31_reg_1867_pp4_iter1_reg_reg[0]_0 ),
        .O(ap_enable_reg_pp4_iter6_reg));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp4_iter7_i_1
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp4_iter6),
        .I2(ap_enable_reg_pp4_iter6_reg),
        .I3(ap_enable_reg_pp4_iter7_reg_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp4_iter7_reg));
  LUT6 #(
    .INIT(64'h00E0E0E0E0E0E0E0)) 
    ap_enable_reg_pp5_iter0_i_1
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp5_iter0),
        .I2(ap_rst_n),
        .I3(exitcond1_fu_1532_p2),
        .I4(Q[11]),
        .I5(ap_block_pp5_stage0_11001),
        .O(ap_enable_reg_pp5_iter0_reg));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp5_iter2_i_1
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp5_iter1_reg),
        .I2(ap_block_pp5_stage0_11001),
        .I3(ap_enable_reg_pp5_iter2_reg_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp5_iter2_reg));
  LUT6 #(
    .INIT(64'h0000000015001515)) 
    ap_reg_ioackin_gmem1_AWREADY_i_1
       (.I0(\ap_CS_fsm_reg[48] ),
        .I1(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .I2(ram_reg_0_i_25_n_6),
        .I3(\tmp_31_reg_1867_reg[0]_0 ),
        .I4(ap_enable_reg_pp4_iter6_reg),
        .I5(ap_reg_ioackin_gmem1_AWREADY_i_5_n_6),
        .O(ap_reg_ioackin_gmem1_AWREADY_reg));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ap_reg_ioackin_gmem1_AWREADY_i_3
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I2(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I3(Q[2]),
        .O(ap_reg_ioackin_gmem1_AWREADY_reg_0));
  LUT6 #(
    .INIT(64'h800080008000FFFF)) 
    ap_reg_ioackin_gmem1_AWREADY_i_5
       (.I0(tmp_20_reg_1847),
        .I1(ap_enable_reg_pp3_iter1_reg_0),
        .I2(Q[6]),
        .I3(ap_enable_reg_pp3_iter6_reg),
        .I4(\ap_CS_fsm_reg[10]_0 ),
        .I5(ap_enable_reg_pp4_iter6_reg_0),
        .O(ap_reg_ioackin_gmem1_AWREADY_i_5_n_6));
  LUT6 #(
    .INIT(64'h000000000000FF2A)) 
    ap_reg_ioackin_gmem1_WREADY_i_1
       (.I0(\exitcond1_reg_1894_pp5_iter1_reg_reg[0] ),
        .I1(Q[3]),
        .I2(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .I3(full_n_reg),
        .I4(ap_reg_ioackin_gmem1_WREADY_i_3_n_6),
        .I5(ap_reg_ioackin_gmem1_WREADY_i_4_n_6),
        .O(ap_reg_ioackin_gmem1_WREADY_reg));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ap_reg_ioackin_gmem1_WREADY_i_3
       (.I0(ap_enable_reg_pp4_iter6_reg),
        .I1(tmp_31_reg_1867_pp4_iter1_reg),
        .I2(ap_enable_reg_pp4_iter2),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ),
        .I4(Q[2]),
        .I5(ram_reg_0_i_25_n_6),
        .O(ap_reg_ioackin_gmem1_WREADY_i_3_n_6));
  LUT6 #(
    .INIT(64'h8888F8FFFFFFFFFF)) 
    ap_reg_ioackin_gmem1_WREADY_i_4
       (.I0(ap_enable_reg_pp3_iter6_reg),
        .I1(\tmp_20_reg_1847_pp3_iter1_reg_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(gmem1_WREADY),
        .I4(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I5(ap_rst_n),
        .O(ap_reg_ioackin_gmem1_WREADY_i_4_n_6));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[0]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[10]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[11]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[12]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[13]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[14]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[15]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[16]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[17]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[18]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[19]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[1]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[20]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[21]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[22]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[23]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[24]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[25]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[26]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[27]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[28]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[29]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[2]_i_1__1_n_6 ));
  LUT6 #(
    .INIT(64'hFBFBFBFB0808FB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[26] ),
        .I4(Q[10]),
        .I5(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .O(\data_p1[32]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h08080808080808FB)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .I4(Q[10]),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p1[39]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[3]_i_1__1_n_6 ));
  LUT6 #(
    .INIT(64'h08FB080808FB08FB)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .I4(Q[10]),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p1[42]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'h0010F011)) 
    \data_p1[45]_i_1 
       (.I0(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .I1(\ap_CS_fsm_reg[48]_0 ),
        .I2(rs2f_wreq_ack),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(load_p1));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[45]_i_2 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[10]),
        .I4(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .O(\data_p1[45]_i_2_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[4]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[5]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[6]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[7]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[8]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[9]_i_1__0_n_6 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_6 ),
        .Q(\q_reg[52] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_6 ),
        .Q(\q_reg[52] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_6 ),
        .Q(\q_reg[52] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_6 ),
        .Q(\q_reg[52] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_6 ),
        .Q(\q_reg[52] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_6 ),
        .Q(\q_reg[52] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_6 ),
        .Q(\q_reg[52] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_6 ),
        .Q(\q_reg[52] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_6 ),
        .Q(\q_reg[52] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_6 ),
        .Q(\q_reg[52] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_6 ),
        .Q(\q_reg[52] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_6 ),
        .Q(\q_reg[52] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_6 ),
        .Q(\q_reg[52] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_6 ),
        .Q(\q_reg[52] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_6 ),
        .Q(\q_reg[52] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_6 ),
        .Q(\q_reg[52] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_6 ),
        .Q(\q_reg[52] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_6 ),
        .Q(\q_reg[52] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_6 ),
        .Q(\q_reg[52] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_6 ),
        .Q(\q_reg[52] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_6 ),
        .Q(\q_reg[52] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_6 ),
        .Q(\q_reg[52] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_6 ),
        .Q(\q_reg[52] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_6 ),
        .Q(\q_reg[52] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_6 ),
        .Q(\q_reg[52] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_6 ),
        .Q(\q_reg[52] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_6 ),
        .Q(\q_reg[52] [32]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_2_n_6 ),
        .Q(\q_reg[52] [33]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_6 ),
        .Q(\q_reg[52] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_6 ),
        .Q(\q_reg[52] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_6 ),
        .Q(\q_reg[52] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_6 ),
        .Q(\q_reg[52] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_6 ),
        .Q(\q_reg[52] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_6 ),
        .Q(\q_reg[52] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[0]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [0]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [0]),
        .O(\data_p2_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[10]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [10]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [10]),
        .O(\data_p2_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[11]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [11]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [11]),
        .O(\data_p2_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[12]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [12]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [12]),
        .O(\data_p2_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[13]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [13]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [13]),
        .O(\data_p2_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[14]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [14]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [14]),
        .O(\data_p2_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[15]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [15]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [15]),
        .O(\data_p2_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[16]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [16]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [16]),
        .O(\data_p2_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[17]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [17]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [17]),
        .O(\data_p2_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[18]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [18]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [18]),
        .O(\data_p2_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[19]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [19]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [19]),
        .O(\data_p2_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[1]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [1]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [1]),
        .O(\data_p2_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[20]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [20]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [20]),
        .O(\data_p2_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[21]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [21]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [21]),
        .O(\data_p2_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[22]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [22]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [22]),
        .O(\data_p2_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[23]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [23]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [23]),
        .O(\data_p2_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[24]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [24]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [24]),
        .O(\data_p2_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[25]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [25]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [25]),
        .O(\data_p2_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[26]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [26]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [26]),
        .O(\data_p2_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[27]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [27]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [27]),
        .O(\data_p2_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[28]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [28]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [28]),
        .O(\data_p2_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[29]_i_5 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [29]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [29]),
        .O(\data_p2_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[2]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [2]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [2]),
        .O(\data_p2_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[3]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [3]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [3]),
        .O(\data_p2_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[45]_i_2 
       (.I0(Q[10]),
        .I1(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .O(gmem1_AWLEN1));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[4]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [4]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [4]),
        .O(\data_p2_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[5]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [5]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [5]),
        .O(\data_p2_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[6]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [6]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [6]),
        .O(\data_p2_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[7]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [7]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [7]),
        .O(\data_p2_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[8]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [8]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [8]),
        .O(\data_p2_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[9]_i_4 
       (.I0(\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] [9]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I4(Q[2]),
        .I5(\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] [9]),
        .O(\data_p2_reg[9]_0 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(gmem1_AWLEN1),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \edge_val_1_i1_reg_1813[7]_i_1 
       (.I0(Q[2]),
        .I1(ram_reg_0_i_25_n_6),
        .I2(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I3(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I4(p_i1_fu_1395_p3),
        .O(\edge_val_1_i1_reg_1813_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \edge_val_1_i1_reg_1813[7]_i_2 
       (.I0(Q[2]),
        .I1(ram_reg_0_i_25_n_6),
        .I2(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I3(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .O(\edge_val_1_i1_reg_1813_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \edge_val_1_i_reg_1787[7]_i_1 
       (.I0(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I1(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I2(\ap_CS_fsm[11]_i_2_n_6 ),
        .I3(p_i_fu_1208_p3),
        .O(\edge_val_1_i_reg_1787_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \edge_val_1_i_reg_1787[7]_i_2 
       (.I0(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I1(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I2(\ap_CS_fsm[11]_i_2_n_6 ),
        .O(edge_val_1_i_reg_17870));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    empty_n_i_2__3
       (.I0(ap_enable_reg_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter6_reg),
        .I2(tmp_20_reg_1847_pp3_iter6_reg),
        .I3(ap_enable_reg_pp4_iter7_reg_0),
        .I4(ap_enable_reg_pp4_iter6_reg),
        .I5(tmp_31_reg_1867_pp4_iter6_reg),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \fullIndex_1_reg_168[12]_i_5 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\ap_CS_fsm[11]_i_2_n_6 ),
        .I3(ram_reg_0_i_25_n_6),
        .I4(Q[2]),
        .I5(\ap_CS_fsm_reg[25] ),
        .O(\fullIndex_1_reg_168_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gmem0_addr_read_reg_1671[7]_i_1 
       (.I0(\exitcond_flatten_reg_1587_reg[0] ),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\ap_CS_fsm[11]_i_2_n_6 ),
        .O(\gmem0_addr_read_reg_1671_reg[0] ));
  LUT5 #(
    .INIT(32'hF8F8FFF8)) 
    grp_getVal_fu_444_ap_start_reg_i_3
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm[11]_i_2_n_6 ),
        .I2(\or_cond_mid2_reg_1613_reg[0]_0 ),
        .I3(ram_reg_0_i_25_n_6),
        .I4(\ap_CS_fsm_reg[11]_0 ),
        .O(grp_getVal_fu_444_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \i1_reg_389[8]_i_1 
       (.I0(Q[5]),
        .I1(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .I2(gmem1_AWREADY),
        .O(\i1_reg_389_reg[0] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \i3_reg_411[7]_i_2 
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp3_iter6_reg),
        .I2(tmp_20_fu_1460_p2),
        .I3(ap_enable_reg_pp3_iter0),
        .O(i3_reg_4110));
  LUT4 #(
    .INIT(16'h8000)) 
    \i4_reg_422[7]_i_1 
       (.I0(Q[8]),
        .I1(ap_enable_reg_pp4_iter6_reg),
        .I2(tmp_31_fu_1491_p2),
        .I3(ap_enable_reg_pp4_iter0),
        .O(i4_reg_4220));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \i5_reg_433[0]_i_1 
       (.I0(Q[10]),
        .I1(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .I2(gmem1_AWREADY),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \j_1_reg_1676[10]_i_1 
       (.I0(\exitcond_flatten_reg_1587_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[11]_i_2_n_6 ),
        .O(\j_1_reg_1676_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \out_pix4_sum1_reg_1851[29]_i_1 
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp3_iter6_reg),
        .I2(tmp_20_fu_1460_p2),
        .O(\out_pix4_sum1_reg_1851_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \out_pix4_sum2_reg_1871[29]_i_1 
       (.I0(Q[8]),
        .I1(ap_enable_reg_pp4_iter6_reg),
        .I2(tmp_31_fu_1491_p2),
        .O(\out_pix4_sum2_reg_1871_reg[0] ));
  LUT6 #(
    .INIT(64'h2200000020000000)) 
    ram_reg_0_i_19
       (.I0(ram_reg_0_i_25_n_6),
        .I1(\exitcond_flatten_reg_1587_reg[0] ),
        .I2(\tmp_1_mid2_reg_1603_reg[0] ),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\or_cond_mid2_reg_1613_reg[0] ),
        .O(WEA));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFFFDCFF)) 
    ram_reg_0_i_25
       (.I0(ap_enable_reg_pp4_iter6_reg_0),
        .I1(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(gmem1_WREADY),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .O(ram_reg_0_i_25_n_6));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \reg_470[13]_i_1 
       (.I0(\exitcond_flatten_reg_1587_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[11]_i_2_n_6 ),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .O(\reg_470_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_475[7]_i_1 
       (.I0(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .I1(\ap_CS_fsm[11]_i_2_n_6 ),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(Q[4]),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\reg_475_reg[0] ));
  LUT6 #(
    .INIT(64'hFF00FFF0FE00FFFF)) 
    s_ready_t_i_1__3
       (.I0(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .I1(\ap_CS_fsm_reg[48]_0 ),
        .I2(rs2f_wreq_ack),
        .I3(gmem1_AWREADY),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__3_n_6));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_6),
        .Q(gmem1_AWREADY),
        .R(SR));
  LUT6 #(
    .INIT(64'h11FFFFFF10100000)) 
    \state[0]_i_1__3 
       (.I0(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .I1(\ap_CS_fsm_reg[48]_0 ),
        .I2(gmem1_AWREADY),
        .I3(rs2f_wreq_ack),
        .I4(state),
        .I5(\state_reg[1]_0 ),
        .O(\state[0]_i_1__3_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFEF0F)) 
    \state[1]_i_1__3 
       (.I0(ap_reg_ioackin_gmem1_AWREADY_reg_1),
        .I1(\ap_CS_fsm_reg[48]_0 ),
        .I2(\state_reg[1]_0 ),
        .I3(state),
        .I4(rs2f_wreq_ack),
        .O(\state[1]_i_1__3_n_6 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_6 ),
        .Q(\state_reg[1]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_6 ),
        .Q(state),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \tmp_15_reg_1666[12]_i_1 
       (.I0(\tmp_1_mid2_reg_1603_reg[0] ),
        .I1(\or_cond_mid2_reg_1613_reg[0] ),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\ap_CS_fsm[11]_i_2_n_6 ),
        .O(\gmem0_addr_1_read_reg_1661_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_20_reg_1847[0]_i_1 
       (.I0(tmp_20_fu_1460_p2),
        .I1(ap_enable_reg_pp3_iter6_reg),
        .I2(Q[6]),
        .I3(tmp_20_reg_1847),
        .O(\tmp_20_reg_1847_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_20_reg_1847_pp3_iter1_reg[0]_i_1 
       (.I0(tmp_20_reg_1847),
        .I1(ap_enable_reg_pp3_iter6_reg),
        .I2(Q[6]),
        .I3(tmp_20_reg_1847_pp3_iter1_reg),
        .O(\tmp_20_reg_1847_pp3_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_31_reg_1867[0]_i_1 
       (.I0(tmp_31_fu_1491_p2),
        .I1(ap_enable_reg_pp4_iter6_reg),
        .I2(Q[8]),
        .I3(tmp_31_reg_1867),
        .O(\tmp_31_reg_1867_reg[0] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_31_reg_1867_pp4_iter1_reg[0]_i_1 
       (.I0(tmp_31_reg_1867),
        .I1(ap_enable_reg_pp4_iter6_reg),
        .I2(Q[8]),
        .I3(tmp_31_reg_1867_pp4_iter1_reg),
        .O(\tmp_31_reg_1867_pp4_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \y_weight_2_2_reg_1797[10]_i_1 
       (.I0(\ap_CS_fsm[11]_i_2_n_6 ),
        .I1(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .O(\y_weight_2_2_reg_1797_reg[10] ));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_2
   (\gmem1_addr_6_reg_1887_reg[0] ,
    \gmem1_addr_6_reg_1887_reg[0]_0 ,
    \state_reg[0]_0 ,
    \q_reg[29] ,
    SR,
    ap_clk,
    Q,
    rs2f_rreq_ack,
    tmp_cast1_reg_1562);
  output \gmem1_addr_6_reg_1887_reg[0] ;
  output [0:0]\gmem1_addr_6_reg_1887_reg[0]_0 ;
  output [0:0]\state_reg[0]_0 ;
  output [29:0]\q_reg[29] ;
  input [0:0]SR;
  input ap_clk;
  input [0:0]Q;
  input rs2f_rreq_ack;
  input [29:0]tmp_cast1_reg_1562;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1__2_n_6 ;
  wire \data_p1[10]_i_1__1_n_6 ;
  wire \data_p1[11]_i_1__1_n_6 ;
  wire \data_p1[12]_i_1__1_n_6 ;
  wire \data_p1[13]_i_1__1_n_6 ;
  wire \data_p1[14]_i_1__1_n_6 ;
  wire \data_p1[15]_i_1__1_n_6 ;
  wire \data_p1[16]_i_1__1_n_6 ;
  wire \data_p1[17]_i_1__1_n_6 ;
  wire \data_p1[18]_i_1__1_n_6 ;
  wire \data_p1[19]_i_1__1_n_6 ;
  wire \data_p1[1]_i_1__2_n_6 ;
  wire \data_p1[20]_i_1__1_n_6 ;
  wire \data_p1[21]_i_1__1_n_6 ;
  wire \data_p1[22]_i_1__1_n_6 ;
  wire \data_p1[23]_i_1__1_n_6 ;
  wire \data_p1[24]_i_1__1_n_6 ;
  wire \data_p1[25]_i_1__1_n_6 ;
  wire \data_p1[26]_i_1__1_n_6 ;
  wire \data_p1[27]_i_1__1_n_6 ;
  wire \data_p1[28]_i_1__1_n_6 ;
  wire \data_p1[29]_i_2_n_6 ;
  wire \data_p1[2]_i_1__2_n_6 ;
  wire \data_p1[3]_i_1__2_n_6 ;
  wire \data_p1[4]_i_1__2_n_6 ;
  wire \data_p1[5]_i_1__2_n_6 ;
  wire \data_p1[6]_i_1__2_n_6 ;
  wire \data_p1[7]_i_1__2_n_6 ;
  wire \data_p1[8]_i_1__1_n_6 ;
  wire \data_p1[9]_i_1__1_n_6 ;
  wire \data_p2_reg_n_6_[0] ;
  wire \data_p2_reg_n_6_[10] ;
  wire \data_p2_reg_n_6_[11] ;
  wire \data_p2_reg_n_6_[12] ;
  wire \data_p2_reg_n_6_[13] ;
  wire \data_p2_reg_n_6_[14] ;
  wire \data_p2_reg_n_6_[15] ;
  wire \data_p2_reg_n_6_[16] ;
  wire \data_p2_reg_n_6_[17] ;
  wire \data_p2_reg_n_6_[18] ;
  wire \data_p2_reg_n_6_[19] ;
  wire \data_p2_reg_n_6_[1] ;
  wire \data_p2_reg_n_6_[20] ;
  wire \data_p2_reg_n_6_[21] ;
  wire \data_p2_reg_n_6_[22] ;
  wire \data_p2_reg_n_6_[23] ;
  wire \data_p2_reg_n_6_[24] ;
  wire \data_p2_reg_n_6_[25] ;
  wire \data_p2_reg_n_6_[26] ;
  wire \data_p2_reg_n_6_[27] ;
  wire \data_p2_reg_n_6_[28] ;
  wire \data_p2_reg_n_6_[29] ;
  wire \data_p2_reg_n_6_[2] ;
  wire \data_p2_reg_n_6_[3] ;
  wire \data_p2_reg_n_6_[4] ;
  wire \data_p2_reg_n_6_[5] ;
  wire \data_p2_reg_n_6_[6] ;
  wire \data_p2_reg_n_6_[7] ;
  wire \data_p2_reg_n_6_[8] ;
  wire \data_p2_reg_n_6_[9] ;
  wire \gmem1_addr_6_reg_1887_reg[0] ;
  wire [0:0]\gmem1_addr_6_reg_1887_reg[0]_0 ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [29:0]\q_reg[29] ;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__1_n_6;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_6 ;
  wire \state[1]_i_1__1_n_6 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire [29:0]tmp_cast1_reg_1562;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(Q),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(\gmem1_addr_6_reg_1887_reg[0] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_rreq_ack),
        .I4(Q),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p2_reg_n_6_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[0]),
        .O(\data_p1[0]_i_1__2_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_6_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[10]),
        .O(\data_p1[10]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_6_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[11]),
        .O(\data_p1[11]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_6_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[12]),
        .O(\data_p1[12]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_6_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[13]),
        .O(\data_p1[13]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_6_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[14]),
        .O(\data_p1[14]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg_n_6_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[15]),
        .O(\data_p1[15]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg_n_6_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[16]),
        .O(\data_p1[16]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg_n_6_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[17]),
        .O(\data_p1[17]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg_n_6_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[18]),
        .O(\data_p1[18]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg_n_6_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[19]),
        .O(\data_p1[19]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__2 
       (.I0(\data_p2_reg_n_6_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[1]),
        .O(\data_p1[1]_i_1__2_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg_n_6_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[20]),
        .O(\data_p1[20]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg_n_6_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[21]),
        .O(\data_p1[21]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg_n_6_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[22]),
        .O(\data_p1[22]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg_n_6_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[23]),
        .O(\data_p1[23]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg_n_6_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[24]),
        .O(\data_p1[24]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg_n_6_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[25]),
        .O(\data_p1[25]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg_n_6_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[26]),
        .O(\data_p1[26]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg_n_6_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[27]),
        .O(\data_p1[27]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg_n_6_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[28]),
        .O(\data_p1[28]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[29]_i_1__1 
       (.I0(Q),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_2 
       (.I0(\data_p2_reg_n_6_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[29]),
        .O(\data_p1[29]_i_2_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_6_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[2]),
        .O(\data_p1[2]_i_1__2_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_6_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[3]),
        .O(\data_p1[3]_i_1__2_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_6_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[4]),
        .O(\data_p1[4]_i_1__2_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_6_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[5]),
        .O(\data_p1[5]_i_1__2_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_6_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[6]),
        .O(\data_p1[6]_i_1__2_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_6_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[7]),
        .O(\data_p1[7]_i_1__2_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_6_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[8]),
        .O(\data_p1[8]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_6_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_cast1_reg_1562[9]),
        .O(\data_p1[9]_i_1__1_n_6 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_6 ),
        .Q(\q_reg[29] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_6 ),
        .Q(\q_reg[29] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_6 ),
        .Q(\q_reg[29] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_6 ),
        .Q(\q_reg[29] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_6 ),
        .Q(\q_reg[29] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_6 ),
        .Q(\q_reg[29] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_6 ),
        .Q(\q_reg[29] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_6 ),
        .Q(\q_reg[29] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_6 ),
        .Q(\q_reg[29] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_6 ),
        .Q(\q_reg[29] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_6 ),
        .Q(\q_reg[29] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_6 ),
        .Q(\q_reg[29] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_6 ),
        .Q(\q_reg[29] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_6 ),
        .Q(\q_reg[29] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_6 ),
        .Q(\q_reg[29] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_6 ),
        .Q(\q_reg[29] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_6 ),
        .Q(\q_reg[29] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_6 ),
        .Q(\q_reg[29] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_6 ),
        .Q(\q_reg[29] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_6 ),
        .Q(\q_reg[29] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_6 ),
        .Q(\q_reg[29] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2_n_6 ),
        .Q(\q_reg[29] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_6 ),
        .Q(\q_reg[29] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_6 ),
        .Q(\q_reg[29] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_6 ),
        .Q(\q_reg[29] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_6 ),
        .Q(\q_reg[29] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_6 ),
        .Q(\q_reg[29] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_6 ),
        .Q(\q_reg[29] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_6 ),
        .Q(\q_reg[29] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_6 ),
        .Q(\q_reg[29] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[29]_i_1 
       (.I0(Q),
        .I1(\gmem1_addr_6_reg_1887_reg[0] ),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[0]),
        .Q(\data_p2_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[10]),
        .Q(\data_p2_reg_n_6_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[11]),
        .Q(\data_p2_reg_n_6_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[12]),
        .Q(\data_p2_reg_n_6_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[13]),
        .Q(\data_p2_reg_n_6_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[14]),
        .Q(\data_p2_reg_n_6_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[15]),
        .Q(\data_p2_reg_n_6_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[16]),
        .Q(\data_p2_reg_n_6_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[17]),
        .Q(\data_p2_reg_n_6_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[18]),
        .Q(\data_p2_reg_n_6_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[19]),
        .Q(\data_p2_reg_n_6_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[1]),
        .Q(\data_p2_reg_n_6_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[20]),
        .Q(\data_p2_reg_n_6_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[21]),
        .Q(\data_p2_reg_n_6_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[22]),
        .Q(\data_p2_reg_n_6_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[23]),
        .Q(\data_p2_reg_n_6_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[24]),
        .Q(\data_p2_reg_n_6_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[25]),
        .Q(\data_p2_reg_n_6_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[26]),
        .Q(\data_p2_reg_n_6_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[27]),
        .Q(\data_p2_reg_n_6_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[28]),
        .Q(\data_p2_reg_n_6_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[29]),
        .Q(\data_p2_reg_n_6_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[2]),
        .Q(\data_p2_reg_n_6_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[3]),
        .Q(\data_p2_reg_n_6_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[4]),
        .Q(\data_p2_reg_n_6_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[5]),
        .Q(\data_p2_reg_n_6_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[6]),
        .Q(\data_p2_reg_n_6_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[7]),
        .Q(\data_p2_reg_n_6_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[8]),
        .Q(\data_p2_reg_n_6_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(tmp_cast1_reg_1562[9]),
        .Q(\data_p2_reg_n_6_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_6_reg_1887[29]_i_1 
       (.I0(\gmem1_addr_6_reg_1887_reg[0] ),
        .I1(Q),
        .O(\gmem1_addr_6_reg_1887_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(Q),
        .I1(rs2f_rreq_ack),
        .I2(\gmem1_addr_6_reg_1887_reg[0] ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_6));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_6),
        .Q(\gmem1_addr_6_reg_1887_reg[0] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__1 
       (.I0(\gmem1_addr_6_reg_1887_reg[0] ),
        .I1(Q),
        .I2(rs2f_rreq_ack),
        .I3(state),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(\state_reg[0]_0 ),
        .I1(state),
        .I2(rs2f_rreq_ack),
        .I3(Q),
        .O(\state[1]_i_1__1_n_6 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_6 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_6 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    ap_enable_reg_pp5_iter1_reg,
    \i5_reg_433_reg[0] ,
    D,
    \val_reg_1903_reg[0] ,
    i5_reg_4330,
    ap_reg_ioackin_gmem1_WREADY_reg,
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ,
    \exitcond1_reg_1894_reg[0] ,
    I_RDATA,
    SR,
    ap_clk,
    exitcond1_fu_1532_p2,
    ap_enable_reg_pp5_iter0,
    ap_enable_reg_pp5_iter1_reg_0,
    ap_rst_n,
    \val_reg_1903_reg[7] ,
    edge_val_1_i_reg_1787,
    ap_reg_ioackin_gmem1_WREADY_reg_0,
    edge_val_1_i1_reg_1813,
    ap_reg_ioackin_gmem1_WREADY_reg_1,
    Q,
    \exitcond1_reg_1894_reg[0]_0 ,
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp5_iter2_reg,
    full_n_reg,
    \tmp_10_reg_1818_reg[0] ,
    ap_reg_ioackin_gmem1_WREADY_reg_2,
    \bus_equal_gen.rdata_valid_t_reg ,
    \bus_equal_gen.data_buf_reg[7] );
  output rdata_ack_t;
  output ap_enable_reg_pp5_iter1_reg;
  output \i5_reg_433_reg[0] ;
  output [15:0]D;
  output \val_reg_1903_reg[0] ;
  output i5_reg_4330;
  output ap_reg_ioackin_gmem1_WREADY_reg;
  output \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ;
  output \exitcond1_reg_1894_reg[0] ;
  output [7:0]I_RDATA;
  input [0:0]SR;
  input ap_clk;
  input exitcond1_fu_1532_p2;
  input ap_enable_reg_pp5_iter0;
  input ap_enable_reg_pp5_iter1_reg_0;
  input ap_rst_n;
  input [7:0]\val_reg_1903_reg[7] ;
  input [7:0]edge_val_1_i_reg_1787;
  input ap_reg_ioackin_gmem1_WREADY_reg_0;
  input [7:0]edge_val_1_i1_reg_1813;
  input ap_reg_ioackin_gmem1_WREADY_reg_1;
  input [0:0]Q;
  input \exitcond1_reg_1894_reg[0]_0 ;
  input \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ;
  input ap_enable_reg_pp5_iter2_reg;
  input full_n_reg;
  input \tmp_10_reg_1818_reg[0] ;
  input ap_reg_ioackin_gmem1_WREADY_reg_2;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input [7:0]\bus_equal_gen.data_buf_reg[7] ;

  wire [15:0]D;
  wire [7:0]I_RDATA;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp5_iter0;
  wire ap_enable_reg_pp5_iter1_reg;
  wire ap_enable_reg_pp5_iter1_reg_0;
  wire ap_enable_reg_pp5_iter2_reg;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire ap_reg_ioackin_gmem1_WREADY_reg_0;
  wire ap_reg_ioackin_gmem1_WREADY_reg_1;
  wire ap_reg_ioackin_gmem1_WREADY_reg_2;
  wire ap_rst_n;
  wire [7:0]\bus_equal_gen.data_buf_reg[7] ;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__3_n_6 ;
  wire \data_p1[1]_i_1__3_n_6 ;
  wire \data_p1[2]_i_1__3_n_6 ;
  wire \data_p1[3]_i_1__3_n_6 ;
  wire \data_p1[4]_i_1__3_n_6 ;
  wire \data_p1[5]_i_1__3_n_6 ;
  wire \data_p1[6]_i_1__3_n_6 ;
  wire \data_p1[7]_i_2__0_n_6 ;
  wire \data_p2_reg_n_6_[0] ;
  wire \data_p2_reg_n_6_[1] ;
  wire \data_p2_reg_n_6_[2] ;
  wire \data_p2_reg_n_6_[3] ;
  wire \data_p2_reg_n_6_[4] ;
  wire \data_p2_reg_n_6_[5] ;
  wire \data_p2_reg_n_6_[6] ;
  wire \data_p2_reg_n_6_[7] ;
  wire [7:0]edge_val_1_i1_reg_1813;
  wire [7:0]edge_val_1_i_reg_1787;
  wire exitcond1_fu_1532_p2;
  wire \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ;
  wire \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ;
  wire \exitcond1_reg_1894_reg[0] ;
  wire \exitcond1_reg_1894_reg[0]_0 ;
  wire full_n_reg;
  wire gmem1_RVALID;
  wire i5_reg_4330;
  wire \i5_reg_433_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire mem_reg_i_30_n_6;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__2_n_6;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_6 ;
  wire \state[1]_i_1__2_n_6 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire \tmp_10_reg_1818_reg[0] ;
  wire \val_reg_1903_reg[0] ;
  wire [7:0]\val_reg_1903_reg[7] ;

  LUT5 #(
    .INIT(32'h002A3F00)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(ap_enable_reg_pp5_iter1_reg_0),
        .I2(\val_reg_1903_reg[0] ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h3E020202300C0C0C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ap_enable_reg_pp5_iter1_reg_0),
        .I4(\val_reg_1903_reg[0] ),
        .I5(\bus_equal_gen.rdata_valid_t_reg ),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp5_iter1_i_1
       (.I0(exitcond1_fu_1532_p2),
        .I1(ap_enable_reg_pp5_iter0),
        .I2(\i5_reg_433_reg[0] ),
        .I3(ap_enable_reg_pp5_iter1_reg_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp5_iter1_reg));
  LUT6 #(
    .INIT(64'h00000000BBBBBFBB)) 
    ap_reg_ioackin_gmem1_WREADY_i_2
       (.I0(\exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ),
        .I1(ap_enable_reg_pp5_iter2_reg),
        .I2(gmem1_RVALID),
        .I3(ap_enable_reg_pp5_iter1_reg_0),
        .I4(\exitcond1_reg_1894_reg[0]_0 ),
        .I5(\tmp_10_reg_1818_reg[0] ),
        .O(ap_reg_ioackin_gmem1_WREADY_reg));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__3 
       (.I0(\data_p2_reg_n_6_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [0]),
        .O(\data_p1[0]_i_1__3_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__3 
       (.I0(\data_p2_reg_n_6_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [1]),
        .O(\data_p1[1]_i_1__3_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__3 
       (.I0(\data_p2_reg_n_6_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [2]),
        .O(\data_p1[2]_i_1__3_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__3 
       (.I0(\data_p2_reg_n_6_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [3]),
        .O(\data_p1[3]_i_1__3_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__3 
       (.I0(\data_p2_reg_n_6_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [4]),
        .O(\data_p1[4]_i_1__3_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__3 
       (.I0(\data_p2_reg_n_6_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [5]),
        .O(\data_p1[5]_i_1__3_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__3 
       (.I0(\data_p2_reg_n_6_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [6]),
        .O(\data_p1[6]_i_1__3_n_6 ));
  LUT5 #(
    .INIT(32'h0080C0AA)) 
    \data_p1[7]_i_1__3 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(ap_enable_reg_pp5_iter1_reg_0),
        .I2(\val_reg_1903_reg[0] ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_2__0 
       (.I0(\data_p2_reg_n_6_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [7]),
        .O(\data_p1[7]_i_2__0_n_6 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__3_n_6 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__3_n_6 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_6 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_6 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_6 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_6 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_6 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2__0_n_6 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1__0 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [0]),
        .Q(\data_p2_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [1]),
        .Q(\data_p2_reg_n_6_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [2]),
        .Q(\data_p2_reg_n_6_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [3]),
        .Q(\data_p2_reg_n_6_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [4]),
        .Q(\data_p2_reg_n_6_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [5]),
        .Q(\data_p2_reg_n_6_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [6]),
        .Q(\data_p2_reg_n_6_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [7]),
        .Q(\data_p2_reg_n_6_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \exitcond1_reg_1894[0]_i_1 
       (.I0(exitcond1_fu_1532_p2),
        .I1(Q),
        .I2(\i5_reg_433_reg[0] ),
        .I3(\exitcond1_reg_1894_reg[0]_0 ),
        .O(\exitcond1_reg_1894_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \exitcond1_reg_1894_pp5_iter1_reg[0]_i_1 
       (.I0(\exitcond1_reg_1894_reg[0]_0 ),
        .I1(Q),
        .I2(\i5_reg_433_reg[0] ),
        .I3(\exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ),
        .O(\exitcond1_reg_1894_pp5_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \i5_reg_433[0]_i_2 
       (.I0(Q),
        .I1(\i5_reg_433_reg[0] ),
        .I2(ap_enable_reg_pp5_iter0),
        .I3(exitcond1_fu_1532_p2),
        .O(i5_reg_4330));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_10__1
       (.I0(\val_reg_1903_reg[7] [6]),
        .I1(mem_reg_i_30_n_6),
        .O(D[14]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_11__1
       (.I0(\val_reg_1903_reg[7] [5]),
        .I1(mem_reg_i_30_n_6),
        .O(D[13]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_12__1
       (.I0(\val_reg_1903_reg[7] [4]),
        .I1(mem_reg_i_30_n_6),
        .O(D[12]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_13__1
       (.I0(\val_reg_1903_reg[7] [3]),
        .I1(mem_reg_i_30_n_6),
        .O(D[11]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_14__0
       (.I0(\val_reg_1903_reg[7] [2]),
        .I1(mem_reg_i_30_n_6),
        .O(D[10]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_15
       (.I0(\val_reg_1903_reg[7] [1]),
        .I1(mem_reg_i_30_n_6),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_16
       (.I0(\val_reg_1903_reg[7] [0]),
        .I1(mem_reg_i_30_n_6),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    mem_reg_i_17
       (.I0(mem_reg_i_30_n_6),
        .I1(\val_reg_1903_reg[7] [7]),
        .I2(edge_val_1_i_reg_1787[7]),
        .I3(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I4(edge_val_1_i1_reg_1813[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    mem_reg_i_18
       (.I0(mem_reg_i_30_n_6),
        .I1(\val_reg_1903_reg[7] [6]),
        .I2(edge_val_1_i_reg_1787[6]),
        .I3(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I4(edge_val_1_i1_reg_1813[6]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    mem_reg_i_19
       (.I0(mem_reg_i_30_n_6),
        .I1(\val_reg_1903_reg[7] [5]),
        .I2(edge_val_1_i_reg_1787[5]),
        .I3(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I4(edge_val_1_i1_reg_1813[5]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    mem_reg_i_20
       (.I0(mem_reg_i_30_n_6),
        .I1(\val_reg_1903_reg[7] [4]),
        .I2(edge_val_1_i_reg_1787[4]),
        .I3(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I4(edge_val_1_i1_reg_1813[4]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    mem_reg_i_21
       (.I0(mem_reg_i_30_n_6),
        .I1(\val_reg_1903_reg[7] [3]),
        .I2(edge_val_1_i_reg_1787[3]),
        .I3(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I4(edge_val_1_i1_reg_1813[3]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    mem_reg_i_22
       (.I0(mem_reg_i_30_n_6),
        .I1(\val_reg_1903_reg[7] [2]),
        .I2(edge_val_1_i_reg_1787[2]),
        .I3(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I4(edge_val_1_i1_reg_1813[2]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    mem_reg_i_23
       (.I0(mem_reg_i_30_n_6),
        .I1(\val_reg_1903_reg[7] [1]),
        .I2(edge_val_1_i_reg_1787[1]),
        .I3(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I4(edge_val_1_i1_reg_1813[1]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    mem_reg_i_24
       (.I0(mem_reg_i_30_n_6),
        .I1(\val_reg_1903_reg[7] [0]),
        .I2(edge_val_1_i_reg_1787[0]),
        .I3(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .I4(edge_val_1_i1_reg_1813[0]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFFFEFEF)) 
    mem_reg_i_30
       (.I0(ap_reg_ioackin_gmem1_WREADY_reg_2),
        .I1(\exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ),
        .I2(ap_enable_reg_pp5_iter2_reg),
        .I3(gmem1_RVALID),
        .I4(ap_enable_reg_pp5_iter1_reg_0),
        .I5(\exitcond1_reg_1894_reg[0]_0 ),
        .O(mem_reg_i_30_n_6));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_9__1
       (.I0(\val_reg_1903_reg[7] [7]),
        .I1(mem_reg_i_30_n_6),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFF00FFC0D500FFFF)) 
    s_ready_t_i_1__2
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(ap_enable_reg_pp5_iter1_reg_0),
        .I2(\val_reg_1903_reg[0] ),
        .I3(rdata_ack_t),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__2_n_6));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_6),
        .Q(rdata_ack_t),
        .R(SR));
  LUT6 #(
    .INIT(64'hCFFFFFFF88880000)) 
    \state[0]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(ap_enable_reg_pp5_iter1_reg_0),
        .I3(\val_reg_1903_reg[0] ),
        .I4(state),
        .I5(gmem1_RVALID),
        .O(\state[0]_i_1__2_n_6 ));
  LUT5 #(
    .INIT(32'hF555FDDD)) 
    \state[1]_i_1__2 
       (.I0(gmem1_RVALID),
        .I1(state),
        .I2(ap_enable_reg_pp5_iter1_reg_0),
        .I3(\val_reg_1903_reg[0] ),
        .I4(\bus_equal_gen.rdata_valid_t_reg ),
        .O(\state[1]_i_1__2_n_6 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_6 ),
        .Q(gmem1_RVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_6 ),
        .Q(state),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \val_reg_1903[7]_i_1 
       (.I0(\i5_reg_433_reg[0] ),
        .I1(Q),
        .I2(\exitcond1_reg_1894_reg[0]_0 ),
        .O(\val_reg_1903_reg[0] ));
  LUT6 #(
    .INIT(64'hFB00FBFBFBFBFBFB)) 
    \val_reg_1903[7]_i_2 
       (.I0(\exitcond1_reg_1894_reg[0]_0 ),
        .I1(ap_enable_reg_pp5_iter1_reg_0),
        .I2(gmem1_RVALID),
        .I3(\exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ),
        .I4(ap_enable_reg_pp5_iter2_reg),
        .I5(full_n_reg),
        .O(\i5_reg_433_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl
   (throttl_cnt1,
    Q,
    AWREADY_Dummy,
    \could_multi_bursts.loop_cnt_reg[5] ,
    req_en__6,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    D,
    throttl_cnt10_out__4,
    AWLEN,
    m_axi_gmem1_AWREADY,
    SR,
    E,
    ap_clk);
  output throttl_cnt1;
  output [0:0]Q;
  output AWREADY_Dummy;
  output \could_multi_bursts.loop_cnt_reg[5] ;
  output req_en__6;
  output \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input [0:0]D;
  input throttl_cnt10_out__4;
  input [2:0]AWLEN;
  input m_axi_gmem1_AWREADY;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [2:0]AWLEN;
  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID_INST_0_i_2_n_6;
  wire m_axi_gmem1_AWVALID_INST_0_i_3_n_6;
  wire [7:1]p_0_in;
  wire req_en__6;
  wire throttl_cnt1;
  wire throttl_cnt10_out__4;
  wire \throttl_cnt[7]_i_5_n_6 ;
  wire \throttl_cnt[7]_i_6_n_6 ;
  wire [7:1]throttl_cnt_reg__0;

  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(m_axi_gmem1_AWREADY),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(throttl_cnt_reg__0[7]),
        .I3(throttl_cnt_reg__0[6]),
        .I4(throttl_cnt_reg__0[1]),
        .I5(Q),
        .O(AWREADY_Dummy));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(throttl_cnt_reg__0[7]),
        .I1(throttl_cnt_reg__0[6]),
        .I2(throttl_cnt_reg__0[1]),
        .I3(Q),
        .O(\could_multi_bursts.loop_cnt_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(throttl_cnt_reg__0[3]),
        .I1(throttl_cnt_reg__0[2]),
        .I2(throttl_cnt_reg__0[5]),
        .I3(throttl_cnt_reg__0[4]),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    m_axi_gmem1_AWVALID_INST_0_i_1
       (.I0(m_axi_gmem1_AWVALID_INST_0_i_2_n_6),
        .I1(throttl_cnt_reg__0[6]),
        .I2(throttl_cnt_reg__0[7]),
        .I3(m_axi_gmem1_AWVALID_INST_0_i_3_n_6),
        .I4(throttl_cnt_reg__0[2]),
        .I5(throttl_cnt_reg__0[3]),
        .O(req_en__6));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_axi_gmem1_AWVALID_INST_0_i_2
       (.I0(Q),
        .I1(throttl_cnt_reg__0[1]),
        .O(m_axi_gmem1_AWVALID_INST_0_i_2_n_6));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_gmem1_AWVALID_INST_0_i_3
       (.I0(throttl_cnt_reg__0[4]),
        .I1(throttl_cnt_reg__0[5]),
        .O(m_axi_gmem1_AWVALID_INST_0_i_3_n_6));
  LUT4 #(
    .INIT(16'hF099)) 
    \throttl_cnt[1]_i_1 
       (.I0(throttl_cnt_reg__0[1]),
        .I1(Q),
        .I2(AWLEN[0]),
        .I3(throttl_cnt10_out__4),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \throttl_cnt[2]_i_1 
       (.I0(throttl_cnt_reg__0[2]),
        .I1(Q),
        .I2(throttl_cnt_reg__0[1]),
        .I3(AWLEN[1]),
        .I4(throttl_cnt10_out__4),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \throttl_cnt[3]_i_1 
       (.I0(throttl_cnt_reg__0[3]),
        .I1(throttl_cnt_reg__0[1]),
        .I2(Q),
        .I3(throttl_cnt_reg__0[2]),
        .I4(throttl_cnt10_out__4),
        .I5(AWLEN[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt_reg__0[2]),
        .I1(Q),
        .I2(throttl_cnt_reg__0[1]),
        .I3(throttl_cnt_reg__0[3]),
        .I4(throttl_cnt10_out__4),
        .I5(throttl_cnt_reg__0[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h0E01)) 
    \throttl_cnt[5]_i_1 
       (.I0(\throttl_cnt[7]_i_5_n_6 ),
        .I1(throttl_cnt_reg__0[4]),
        .I2(throttl_cnt10_out__4),
        .I3(throttl_cnt_reg__0[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h00FE0001)) 
    \throttl_cnt[6]_i_1 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(\throttl_cnt[7]_i_5_n_6 ),
        .I2(throttl_cnt_reg__0[5]),
        .I3(throttl_cnt10_out__4),
        .I4(throttl_cnt_reg__0[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg__0[5]),
        .I1(\throttl_cnt[7]_i_5_n_6 ),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[6]),
        .I4(throttl_cnt10_out__4),
        .I5(throttl_cnt_reg__0[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(throttl_cnt_reg__0[5]),
        .I2(\throttl_cnt[7]_i_6_n_6 ),
        .I3(throttl_cnt_reg__0[6]),
        .I4(throttl_cnt_reg__0[7]),
        .I5(throttl_cnt_reg__0[3]),
        .O(throttl_cnt1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \throttl_cnt[7]_i_5 
       (.I0(throttl_cnt_reg__0[2]),
        .I1(Q),
        .I2(throttl_cnt_reg__0[1]),
        .I3(throttl_cnt_reg__0[3]),
        .O(\throttl_cnt[7]_i_5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \throttl_cnt[7]_i_6 
       (.I0(throttl_cnt_reg__0[1]),
        .I1(Q),
        .I2(throttl_cnt_reg__0[2]),
        .O(\throttl_cnt[7]_i_6_n_6 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(throttl_cnt_reg__0[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(throttl_cnt_reg__0[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(throttl_cnt_reg__0[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(throttl_cnt_reg__0[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(throttl_cnt_reg__0[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(throttl_cnt_reg__0[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(throttl_cnt_reg__0[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write
   (SR,
    m_axi_gmem1_BREADY,
    ap_enable_reg_pp3_iter7_reg,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WLAST,
    ap_enable_reg_pp0_iter1_reg,
    \fullIndex_1_reg_168_reg[12] ,
    ce0,
    WEA,
    ap_enable_reg_pp4_iter1_reg,
    ap_enable_reg_pp4_iter6_reg,
    ap_enable_reg_pp4_iter7_reg,
    ap_enable_reg_pp2_iter1_reg,
    \i2_reg_400_reg[15] ,
    ap_enable_reg_pp1_iter1_reg,
    i1_reg_389_reg_0_sp_1,
    ap_enable_reg_pp5_iter2_reg,
    ap_NS_fsm1,
    ap_enable_reg_pp3_iter1_reg,
    ap_enable_reg_pp3_iter6_reg,
    ap_enable_reg_pp3_iter7_reg_0,
    ap_NS_fsm,
    E,
    \tmp_51_reg_1686_reg[7] ,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    mem_reg,
    ap_reg_ioackin_gmem1_WREADY_reg,
    \i2_reg_400_reg[0] ,
    ap_enable_reg_pp4_iter0_reg,
    \out_pix4_sum2_reg_1871_reg[0] ,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp3_iter0_reg,
    I_BREADY4,
    \out_pix4_sum1_reg_1851_reg[0] ,
    ap_enable_reg_pp5_iter0_reg,
    i1_reg_389_reg_1_sp_1,
    i1_reg_389_reg_9_sp_1,
    i1_reg_389_reg_10_sp_1,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp2_iter0_reg,
    i2_reg_4000,
    \reg_475_reg[0] ,
    gmem0_RREADY,
    \gmem0_addr_read_reg_1671_reg[0] ,
    edge_val_1_i_reg_17870,
    \gmem0_addr_1_read_reg_1661_reg[0] ,
    \j_1_reg_1676_reg[0] ,
    \ap_CS_fsm_reg[10] ,
    ap_reg_ioackin_gmem1_WREADY_reg_0,
    ap_done,
    grp_getVal_fu_444_ap_start_reg_reg,
    \exitcond2_reg_1838_reg[0] ,
    \tmp_10_reg_1818_reg[0] ,
    \tmp_31_reg_1867_pp4_iter1_reg_reg[0] ,
    \tmp_31_reg_1867_reg[0] ,
    \edge_val_1_i1_reg_1813_reg[7] ,
    \tmp_20_reg_1847_pp3_iter1_reg_reg[0] ,
    \tmp_20_reg_1847_reg[0] ,
    \i1_reg_389_reg[0]_0 ,
    i1_reg_389_reg_2_sp_1,
    i1_reg_389_reg_3_sp_1,
    i1_reg_389_reg_4_sp_1,
    i1_reg_389_reg_5_sp_1,
    i1_reg_389_reg_6_sp_1,
    i1_reg_389_reg_7_sp_1,
    i1_reg_389_reg_8_sp_1,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 ,
    \y_weight_2_2_reg_1797_reg[10] ,
    mem_reg_0,
    m_axi_gmem1_AWADDR,
    \m_axi_gmem1_AWLEN[3] ,
    i4_reg_4220,
    i3_reg_4110,
    \edge_val_1_i_reg_1787_reg[7] ,
    \reg_470_reg[0] ,
    \edge_val_1_i1_reg_1813_reg[7]_0 ,
    \throttl_cnt_reg[7] ,
    throttl_cnt10_out__4,
    m_axi_gmem1_AWVALID,
    \throttl_cnt_reg[0] ,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    ap_clk,
    D,
    grp_getVal_fu_444_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[14] ,
    ap_enable_reg_pp0_iter1_reg_1,
    \tmp_1_mid2_reg_1603_reg[0] ,
    tmp_31_fu_1491_p2,
    ap_enable_reg_pp4_iter0,
    ap_enable_reg_pp4_iter1_reg_0,
    ap_rst_n,
    Q,
    ap_enable_reg_pp4_iter6,
    ap_enable_reg_pp4_iter7_reg_0,
    ap_enable_reg_pp2_iter1_reg_0,
    ap_enable_reg_pp2_iter0,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp5_iter1_reg,
    ap_block_pp5_stage0_11001,
    ap_enable_reg_pp5_iter2_reg_0,
    ap_enable_reg_pp3_iter0,
    ap_enable_reg_pp3_iter1_reg_0,
    tmp_20_fu_1460_p2,
    ap_enable_reg_pp3_iter6,
    ap_enable_reg_pp3_iter7_reg_1,
    ap_enable_reg_pp0_iter0_reg,
    ap_reg_ioackin_gmem0_ARREADY_reg,
    \gmem1_addr_6_reg_1887_reg[29] ,
    \out_pix4_sum2_reg_1871_reg[29] ,
    \tmp_31_reg_1867_reg[0]_0 ,
    ap_reg_ioackin_gmem1_AWREADY_reg_0,
    \ap_CS_fsm_reg[10]_0 ,
    tmp_31_reg_1867_pp4_iter6_reg,
    tmp_31_reg_1867,
    ap_reg_ioackin_gmem1_WREADY_reg_1,
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp4_iter2,
    tmp_31_reg_1867_pp4_iter1_reg,
    tmp_20_reg_1847_pp3_iter1_reg,
    ap_enable_reg_pp3_iter2,
    gmem1_ARREADY,
    tmp_20_reg_1847_pp3_iter6_reg,
    \ap_CS_fsm_reg[3] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ,
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter1_reg_2,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[7] ,
    \exitcond_flatten_reg_1587_reg[0] ,
    \tmp_1_mid2_reg_1603_reg[0]_0 ,
    ap_enable_reg_pp0_iter0,
    \or_cond_mid2_reg_1613_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_0,
    \or_cond_mid2_reg_1613_reg[0]_0 ,
    \ap_CS_fsm_reg[11] ,
    tmp_20_reg_1847,
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp5_iter0,
    exitcond1_fu_1532_p2,
    i1_reg_389_reg,
    \i1_reg_389_reg[6]_0 ,
    \tmp_10_reg_1818_reg[0]_0 ,
    \exitcond2_reg_1838_reg[0]_0 ,
    exitcond2_fu_1448_p2,
    \ap_CS_fsm_reg[9] ,
    I_RVALID,
    \ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[31] ,
    \out_pix4_sum8_reg_1827_reg[29] ,
    tmp_cast1_reg_1562,
    \out_pix4_sum1_reg_1851_reg[29] ,
    \tmp_1_mid2_reg_1603_reg[0]_1 ,
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ,
    \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] ,
    ap_start,
    \ap_CS_fsm_reg[53] ,
    \ap_CS_fsm_reg[37] ,
    p_i_fu_1208_p3,
    p_i1_fu_1395_p3,
    AWREADY_Dummy,
    throttl_cnt1,
    m_axi_gmem1_WREADY,
    req_en__6,
    \throttl_cnt_reg[7]_0 ,
    \throttl_cnt_reg[3] ,
    m_axi_gmem1_AWREADY,
    \throttl_cnt_reg[0]_0 ,
    m_axi_gmem1_BVALID);
  output [0:0]SR;
  output m_axi_gmem1_BREADY;
  output ap_enable_reg_pp3_iter7_reg;
  output m_axi_gmem1_WVALID;
  output m_axi_gmem1_WLAST;
  output ap_enable_reg_pp0_iter1_reg;
  output \fullIndex_1_reg_168_reg[12] ;
  output ce0;
  output [0:0]WEA;
  output ap_enable_reg_pp4_iter1_reg;
  output ap_enable_reg_pp4_iter6_reg;
  output ap_enable_reg_pp4_iter7_reg;
  output ap_enable_reg_pp2_iter1_reg;
  output \i2_reg_400_reg[15] ;
  output ap_enable_reg_pp1_iter1_reg;
  output i1_reg_389_reg_0_sp_1;
  output ap_enable_reg_pp5_iter2_reg;
  output ap_NS_fsm1;
  output ap_enable_reg_pp3_iter1_reg;
  output ap_enable_reg_pp3_iter6_reg;
  output ap_enable_reg_pp3_iter7_reg_0;
  output [20:0]ap_NS_fsm;
  output [0:0]E;
  output [0:0]\tmp_51_reg_1686_reg[7] ;
  output ap_reg_ioackin_gmem1_AWREADY_reg;
  output mem_reg;
  output ap_reg_ioackin_gmem1_WREADY_reg;
  output \i2_reg_400_reg[0] ;
  output ap_enable_reg_pp4_iter0_reg;
  output [0:0]\out_pix4_sum2_reg_1871_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp3_iter0_reg;
  output I_BREADY4;
  output [0:0]\out_pix4_sum1_reg_1851_reg[0] ;
  output ap_enable_reg_pp5_iter0_reg;
  output i1_reg_389_reg_1_sp_1;
  output i1_reg_389_reg_9_sp_1;
  output i1_reg_389_reg_10_sp_1;
  output ap_enable_reg_pp1_iter0_reg;
  output ap_enable_reg_pp2_iter0_reg;
  output i2_reg_4000;
  output [0:0]\reg_475_reg[0] ;
  output gmem0_RREADY;
  output [0:0]\gmem0_addr_read_reg_1671_reg[0] ;
  output edge_val_1_i_reg_17870;
  output [0:0]\gmem0_addr_1_read_reg_1661_reg[0] ;
  output [0:0]\j_1_reg_1676_reg[0] ;
  output \ap_CS_fsm_reg[10] ;
  output ap_reg_ioackin_gmem1_WREADY_reg_0;
  output ap_done;
  output grp_getVal_fu_444_ap_start_reg_reg;
  output \exitcond2_reg_1838_reg[0] ;
  output \tmp_10_reg_1818_reg[0] ;
  output \tmp_31_reg_1867_pp4_iter1_reg_reg[0] ;
  output \tmp_31_reg_1867_reg[0] ;
  output \edge_val_1_i1_reg_1813_reg[7] ;
  output \tmp_20_reg_1847_pp3_iter1_reg_reg[0] ;
  output \tmp_20_reg_1847_reg[0] ;
  output \i1_reg_389_reg[0]_0 ;
  output i1_reg_389_reg_2_sp_1;
  output i1_reg_389_reg_3_sp_1;
  output i1_reg_389_reg_4_sp_1;
  output i1_reg_389_reg_5_sp_1;
  output i1_reg_389_reg_6_sp_1;
  output i1_reg_389_reg_7_sp_1;
  output i1_reg_389_reg_8_sp_1;
  output [0:0]\ap_CS_fsm_reg[27] ;
  output \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 ;
  output [0:0]\y_weight_2_2_reg_1797_reg[10] ;
  output mem_reg_0;
  output [29:0]m_axi_gmem1_AWADDR;
  output [3:0]\m_axi_gmem1_AWLEN[3] ;
  output i4_reg_4220;
  output i3_reg_4110;
  output \edge_val_1_i_reg_1787_reg[7] ;
  output [0:0]\reg_470_reg[0] ;
  output \edge_val_1_i1_reg_1813_reg[7]_0 ;
  output [0:0]\throttl_cnt_reg[7] ;
  output throttl_cnt10_out__4;
  output m_axi_gmem1_AWVALID;
  output [0:0]\throttl_cnt_reg[0] ;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  input ap_clk;
  input [15:0]D;
  input grp_getVal_fu_444_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input \ap_CS_fsm_reg[14] ;
  input ap_enable_reg_pp0_iter1_reg_1;
  input \tmp_1_mid2_reg_1603_reg[0] ;
  input tmp_31_fu_1491_p2;
  input ap_enable_reg_pp4_iter0;
  input ap_enable_reg_pp4_iter1_reg_0;
  input ap_rst_n;
  input [22:0]Q;
  input ap_enable_reg_pp4_iter6;
  input ap_enable_reg_pp4_iter7_reg_0;
  input ap_enable_reg_pp2_iter1_reg_0;
  input ap_enable_reg_pp2_iter0;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp5_iter1_reg;
  input ap_block_pp5_stage0_11001;
  input ap_enable_reg_pp5_iter2_reg_0;
  input ap_enable_reg_pp3_iter0;
  input ap_enable_reg_pp3_iter1_reg_0;
  input tmp_20_fu_1460_p2;
  input ap_enable_reg_pp3_iter6;
  input ap_enable_reg_pp3_iter7_reg_1;
  input ap_enable_reg_pp0_iter0_reg;
  input [0:0]ap_reg_ioackin_gmem0_ARREADY_reg;
  input [29:0]\gmem1_addr_6_reg_1887_reg[29] ;
  input [29:0]\out_pix4_sum2_reg_1871_reg[29] ;
  input \tmp_31_reg_1867_reg[0]_0 ;
  input ap_reg_ioackin_gmem1_AWREADY_reg_0;
  input \ap_CS_fsm_reg[10]_0 ;
  input tmp_31_reg_1867_pp4_iter6_reg;
  input tmp_31_reg_1867;
  input ap_reg_ioackin_gmem1_WREADY_reg_1;
  input \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ;
  input ap_enable_reg_pp4_iter2;
  input tmp_31_reg_1867_pp4_iter1_reg;
  input tmp_20_reg_1847_pp3_iter1_reg;
  input ap_enable_reg_pp3_iter2;
  input gmem1_ARREADY;
  input tmp_20_reg_1847_pp3_iter6_reg;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ;
  input \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg_2;
  input \ap_CS_fsm_reg[22] ;
  input \ap_CS_fsm_reg[7] ;
  input \exitcond_flatten_reg_1587_reg[0] ;
  input \tmp_1_mid2_reg_1603_reg[0]_0 ;
  input ap_enable_reg_pp0_iter0;
  input \or_cond_mid2_reg_1613_reg[0] ;
  input ap_enable_reg_pp0_iter0_reg_0;
  input \or_cond_mid2_reg_1613_reg[0]_0 ;
  input \ap_CS_fsm_reg[11] ;
  input tmp_20_reg_1847;
  input \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ;
  input ap_enable_reg_pp5_iter0;
  input exitcond1_fu_1532_p2;
  input [10:0]i1_reg_389_reg;
  input \i1_reg_389_reg[6]_0 ;
  input \tmp_10_reg_1818_reg[0]_0 ;
  input \exitcond2_reg_1838_reg[0]_0 ;
  input exitcond2_fu_1448_p2;
  input [0:0]\ap_CS_fsm_reg[9] ;
  input I_RVALID;
  input \ap_CS_fsm_reg[47] ;
  input [0:0]\ap_CS_fsm_reg[31] ;
  input [29:0]\out_pix4_sum8_reg_1827_reg[29] ;
  input [29:0]tmp_cast1_reg_1562;
  input [29:0]\out_pix4_sum1_reg_1851_reg[29] ;
  input \tmp_1_mid2_reg_1603_reg[0]_1 ;
  input [29:0]\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ;
  input [29:0]\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] ;
  input ap_start;
  input \ap_CS_fsm_reg[53] ;
  input \ap_CS_fsm_reg[37] ;
  input p_i_fu_1208_p3;
  input p_i1_fu_1395_p3;
  input AWREADY_Dummy;
  input throttl_cnt1;
  input m_axi_gmem1_WREADY;
  input req_en__6;
  input \throttl_cnt_reg[7]_0 ;
  input \throttl_cnt_reg[3] ;
  input m_axi_gmem1_AWREADY;
  input [0:0]\throttl_cnt_reg[0]_0 ;
  input m_axi_gmem1_BVALID;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [15:0]D;
  wire [0:0]E;
  wire I_BREADY4;
  wire I_RVALID;
  wire [22:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [31:2]align_len0;
  wire align_len0_0;
  wire \align_len0_inferred__1/i__carry__0_n_6 ;
  wire \align_len0_inferred__1/i__carry__0_n_7 ;
  wire \align_len0_inferred__1/i__carry__0_n_8 ;
  wire \align_len0_inferred__1/i__carry__0_n_9 ;
  wire \align_len0_inferred__1/i__carry__1_n_6 ;
  wire \align_len0_inferred__1/i__carry__1_n_7 ;
  wire \align_len0_inferred__1/i__carry__1_n_8 ;
  wire \align_len0_inferred__1/i__carry__1_n_9 ;
  wire \align_len0_inferred__1/i__carry__2_n_6 ;
  wire \align_len0_inferred__1/i__carry__2_n_7 ;
  wire \align_len0_inferred__1/i__carry__2_n_8 ;
  wire \align_len0_inferred__1/i__carry__2_n_9 ;
  wire \align_len0_inferred__1/i__carry_n_6 ;
  wire \align_len0_inferred__1/i__carry_n_7 ;
  wire \align_len0_inferred__1/i__carry_n_8 ;
  wire \align_len0_inferred__1/i__carry_n_9 ;
  wire \align_len_reg_n_6_[10] ;
  wire \align_len_reg_n_6_[11] ;
  wire \align_len_reg_n_6_[12] ;
  wire \align_len_reg_n_6_[14] ;
  wire \align_len_reg_n_6_[15] ;
  wire \align_len_reg_n_6_[16] ;
  wire \align_len_reg_n_6_[17] ;
  wire \align_len_reg_n_6_[18] ;
  wire \align_len_reg_n_6_[19] ;
  wire \align_len_reg_n_6_[20] ;
  wire \align_len_reg_n_6_[21] ;
  wire \align_len_reg_n_6_[22] ;
  wire \align_len_reg_n_6_[2] ;
  wire \align_len_reg_n_6_[31] ;
  wire \align_len_reg_n_6_[8] ;
  wire \align_len_reg_n_6_[9] ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[22] ;
  wire [0:0]\ap_CS_fsm_reg[27] ;
  wire [0:0]\ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 ;
  wire \ap_CS_fsm_reg[37] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[47] ;
  wire \ap_CS_fsm_reg[53] ;
  wire \ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[9] ;
  wire [20:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp5_stage0_11001;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter1_reg_0;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_reg;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter6;
  wire ap_enable_reg_pp3_iter6_reg;
  wire ap_enable_reg_pp3_iter7_reg;
  wire ap_enable_reg_pp3_iter7_reg_0;
  wire ap_enable_reg_pp3_iter7_reg_1;
  wire ap_enable_reg_pp4_iter0;
  wire ap_enable_reg_pp4_iter0_reg;
  wire ap_enable_reg_pp4_iter1_reg;
  wire ap_enable_reg_pp4_iter1_reg_0;
  wire ap_enable_reg_pp4_iter2;
  wire ap_enable_reg_pp4_iter6;
  wire ap_enable_reg_pp4_iter6_reg;
  wire ap_enable_reg_pp4_iter7_reg;
  wire ap_enable_reg_pp4_iter7_reg_0;
  wire ap_enable_reg_pp5_iter0;
  wire ap_enable_reg_pp5_iter0_reg;
  wire ap_enable_reg_pp5_iter1_reg;
  wire ap_enable_reg_pp5_iter2_reg;
  wire ap_enable_reg_pp5_iter2_reg_0;
  wire [0:0]ap_reg_ioackin_gmem0_ARREADY_reg;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_reg_ioackin_gmem1_AWREADY_reg_0;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire ap_reg_ioackin_gmem1_WREADY_reg_0;
  wire ap_reg_ioackin_gmem1_WREADY_reg_1;
  wire ap_rst_n;
  wire ap_start;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire buff_wdata_n_10;
  wire buff_wdata_n_15;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_60;
  wire buff_wdata_n_61;
  wire buff_wdata_n_62;
  wire buff_wdata_n_63;
  wire buff_wdata_n_64;
  wire buff_wdata_n_65;
  wire buff_wdata_n_66;
  wire buff_wdata_n_67;
  wire buff_wdata_n_68;
  wire buff_wdata_n_69;
  wire buff_wdata_n_70;
  wire buff_wdata_n_71;
  wire buff_wdata_n_72;
  wire buff_wdata_n_73;
  wire buff_wdata_n_74;
  wire burst_valid;
  wire \bus_equal_gen.fifo_burst_n_13 ;
  wire \bus_equal_gen.fifo_burst_n_14 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_8 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_6 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg__0 ;
  wire ce0;
  wire \could_multi_bursts.awaddr_buf[31]_i_6_n_6 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_6 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_6 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_6 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_6 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_9 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_6 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_6 ;
  wire [31:2]data1;
  wire data_valid;
  wire \edge_val_1_i1_reg_1813_reg[7] ;
  wire \edge_val_1_i1_reg_1813_reg[7]_0 ;
  wire edge_val_1_i_reg_17870;
  wire \edge_val_1_i_reg_1787_reg[7] ;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_6_[10] ;
  wire \end_addr_buf_reg_n_6_[11] ;
  wire \end_addr_buf_reg_n_6_[2] ;
  wire \end_addr_buf_reg_n_6_[3] ;
  wire \end_addr_buf_reg_n_6_[4] ;
  wire \end_addr_buf_reg_n_6_[5] ;
  wire \end_addr_buf_reg_n_6_[6] ;
  wire \end_addr_buf_reg_n_6_[7] ;
  wire \end_addr_buf_reg_n_6_[8] ;
  wire \end_addr_buf_reg_n_6_[9] ;
  wire end_addr_carry__0_i_1__0_n_6;
  wire end_addr_carry__0_i_2__0_n_6;
  wire end_addr_carry__0_i_3__0_n_6;
  wire end_addr_carry__0_i_4__0_n_6;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1__0_n_6;
  wire end_addr_carry__1_i_2__0_n_6;
  wire end_addr_carry__1_i_3__0_n_6;
  wire end_addr_carry__1_i_4__0_n_6;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1__0_n_6;
  wire end_addr_carry__2_i_2__0_n_6;
  wire end_addr_carry__2_i_3__0_n_6;
  wire end_addr_carry__2_i_4__0_n_6;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1__0_n_6;
  wire end_addr_carry__3_i_2__0_n_6;
  wire end_addr_carry__3_i_3__0_n_6;
  wire end_addr_carry__3_i_4__0_n_6;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1__0_n_6;
  wire end_addr_carry__4_i_2__0_n_6;
  wire end_addr_carry__4_i_3__0_n_6;
  wire end_addr_carry__4_i_4__0_n_6;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1__0_n_6;
  wire end_addr_carry__5_i_2__0_n_6;
  wire end_addr_carry__5_i_3__0_n_6;
  wire end_addr_carry__5_i_4__0_n_6;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1__0_n_6;
  wire end_addr_carry__6_i_2__0_n_6;
  wire end_addr_carry__6_n_9;
  wire end_addr_carry_i_1__0_n_6;
  wire end_addr_carry_i_2__0_n_6;
  wire end_addr_carry_i_3__0_n_6;
  wire end_addr_carry_i_4__0_n_6;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire exitcond1_fu_1532_p2;
  wire \exitcond1_reg_1894_pp5_iter1_reg_reg[0] ;
  wire \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ;
  wire exitcond2_fu_1448_p2;
  wire \exitcond2_reg_1838_reg[0] ;
  wire \exitcond2_reg_1838_reg[0]_0 ;
  wire \exitcond_flatten_reg_1587_reg[0] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_10;
  wire fifo_resp_n_11;
  wire fifo_resp_n_15;
  wire fifo_resp_n_16;
  wire fifo_resp_n_6;
  wire fifo_resp_n_8;
  wire fifo_resp_to_user_n_24;
  wire fifo_resp_to_user_n_25;
  wire fifo_resp_to_user_n_26;
  wire fifo_resp_to_user_n_27;
  wire fifo_resp_to_user_n_28;
  wire fifo_resp_to_user_n_29;
  wire fifo_resp_to_user_n_30;
  wire fifo_resp_to_user_n_31;
  wire fifo_resp_to_user_n_32;
  wire fifo_resp_to_user_n_33;
  wire fifo_resp_to_user_n_34;
  wire fifo_resp_to_user_n_35;
  wire fifo_resp_to_user_n_36;
  wire fifo_resp_to_user_n_37;
  wire fifo_resp_to_user_n_38;
  wire fifo_resp_to_user_n_39;
  wire fifo_resp_to_user_n_40;
  wire fifo_resp_to_user_n_41;
  wire fifo_resp_to_user_n_42;
  wire fifo_resp_to_user_n_43;
  wire fifo_resp_to_user_n_44;
  wire fifo_resp_to_user_n_45;
  wire fifo_resp_to_user_n_46;
  wire fifo_resp_to_user_n_47;
  wire fifo_resp_to_user_n_48;
  wire fifo_resp_to_user_n_49;
  wire fifo_resp_to_user_n_50;
  wire fifo_resp_to_user_n_51;
  wire fifo_resp_to_user_n_52;
  wire fifo_resp_to_user_n_53;
  wire fifo_resp_to_user_n_54;
  wire fifo_resp_to_user_n_55;
  wire fifo_resp_to_user_n_56;
  wire fifo_resp_to_user_n_57;
  wire fifo_resp_to_user_n_58;
  wire fifo_resp_to_user_n_59;
  wire fifo_resp_to_user_n_61;
  wire fifo_resp_to_user_n_62;
  wire fifo_resp_to_user_n_63;
  wire fifo_resp_to_user_n_64;
  wire fifo_resp_to_user_n_65;
  wire fifo_resp_to_user_n_71;
  wire [52:32]fifo_wreq_data;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_9;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_6;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_6;
  wire first_sect_carry__0_i_2__0_n_6;
  wire first_sect_carry__0_i_3__0_n_6;
  wire first_sect_carry__0_n_8;
  wire first_sect_carry__0_n_9;
  wire first_sect_carry_i_1__0_n_6;
  wire first_sect_carry_i_2__0_n_6;
  wire first_sect_carry_i_3__0_n_6;
  wire first_sect_carry_i_4__0_n_6;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire \fullIndex_1_reg_168_reg[12] ;
  wire gmem0_RREADY;
  wire [0:0]\gmem0_addr_1_read_reg_1661_reg[0] ;
  wire [0:0]\gmem0_addr_read_reg_1671_reg[0] ;
  wire gmem1_ARREADY;
  wire gmem1_AWREADY;
  wire gmem1_WREADY;
  wire [29:0]\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ;
  wire [29:0]\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] ;
  wire [29:0]\gmem1_addr_6_reg_1887_reg[29] ;
  wire grp_getVal_fu_444_ap_start_reg;
  wire grp_getVal_fu_444_ap_start_reg_reg;
  wire [10:0]i1_reg_389_reg;
  wire \i1_reg_389_reg[0]_0 ;
  wire \i1_reg_389_reg[6]_0 ;
  wire i1_reg_389_reg_0_sn_1;
  wire i1_reg_389_reg_10_sn_1;
  wire i1_reg_389_reg_1_sn_1;
  wire i1_reg_389_reg_2_sn_1;
  wire i1_reg_389_reg_3_sn_1;
  wire i1_reg_389_reg_4_sn_1;
  wire i1_reg_389_reg_5_sn_1;
  wire i1_reg_389_reg_6_sn_1;
  wire i1_reg_389_reg_7_sn_1;
  wire i1_reg_389_reg_8_sn_1;
  wire i1_reg_389_reg_9_sn_1;
  wire i2_reg_4000;
  wire \i2_reg_400_reg[0] ;
  wire \i2_reg_400_reg[15] ;
  wire i3_reg_4110;
  wire i4_reg_4220;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire [0:0]\j_1_reg_1676_reg[0] ;
  wire last_sect;
  wire last_sect_carry__0_n_8;
  wire last_sect_carry__0_n_9;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire load_p2;
  wire [29:0]m_axi_gmem1_AWADDR;
  wire [3:0]\m_axi_gmem1_AWLEN[3] ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire mem_reg;
  wire mem_reg_0;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  wire \or_cond_mid2_reg_1613_reg[0] ;
  wire \or_cond_mid2_reg_1613_reg[0]_0 ;
  wire [0:0]\out_pix4_sum1_reg_1851_reg[0] ;
  wire [29:0]\out_pix4_sum1_reg_1851_reg[29] ;
  wire [0:0]\out_pix4_sum2_reg_1871_reg[0] ;
  wire [29:0]\out_pix4_sum2_reg_1871_reg[29] ;
  wire [29:0]\out_pix4_sum8_reg_1827_reg[29] ;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_26_in;
  wire p_30_in;
  wire p_i1_fu_1395_p3;
  wire p_i_fu_1208_p3;
  wire pop0;
  wire push;
  wire [0:0]\reg_470_reg[0] ;
  wire [0:0]\reg_475_reg[0] ;
  wire req_en__6;
  wire rs2f_wreq_ack;
  wire [45:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire rs_wreq_n_15;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_31;
  wire rs_wreq_n_34;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_6_[10] ;
  wire \sect_addr_buf_reg_n_6_[11] ;
  wire \sect_addr_buf_reg_n_6_[12] ;
  wire \sect_addr_buf_reg_n_6_[13] ;
  wire \sect_addr_buf_reg_n_6_[14] ;
  wire \sect_addr_buf_reg_n_6_[15] ;
  wire \sect_addr_buf_reg_n_6_[16] ;
  wire \sect_addr_buf_reg_n_6_[17] ;
  wire \sect_addr_buf_reg_n_6_[18] ;
  wire \sect_addr_buf_reg_n_6_[19] ;
  wire \sect_addr_buf_reg_n_6_[20] ;
  wire \sect_addr_buf_reg_n_6_[21] ;
  wire \sect_addr_buf_reg_n_6_[22] ;
  wire \sect_addr_buf_reg_n_6_[23] ;
  wire \sect_addr_buf_reg_n_6_[24] ;
  wire \sect_addr_buf_reg_n_6_[25] ;
  wire \sect_addr_buf_reg_n_6_[26] ;
  wire \sect_addr_buf_reg_n_6_[27] ;
  wire \sect_addr_buf_reg_n_6_[28] ;
  wire \sect_addr_buf_reg_n_6_[29] ;
  wire \sect_addr_buf_reg_n_6_[2] ;
  wire \sect_addr_buf_reg_n_6_[30] ;
  wire \sect_addr_buf_reg_n_6_[31] ;
  wire \sect_addr_buf_reg_n_6_[3] ;
  wire \sect_addr_buf_reg_n_6_[4] ;
  wire \sect_addr_buf_reg_n_6_[5] ;
  wire \sect_addr_buf_reg_n_6_[6] ;
  wire \sect_addr_buf_reg_n_6_[7] ;
  wire \sect_addr_buf_reg_n_6_[8] ;
  wire \sect_addr_buf_reg_n_6_[9] ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_8;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_6 ;
  wire \sect_len_buf[1]_i_1_n_6 ;
  wire \sect_len_buf[2]_i_1_n_6 ;
  wire \sect_len_buf[3]_i_1_n_6 ;
  wire \sect_len_buf[4]_i_1_n_6 ;
  wire \sect_len_buf[5]_i_1_n_6 ;
  wire \sect_len_buf[6]_i_1_n_6 ;
  wire \sect_len_buf[7]_i_1_n_6 ;
  wire \sect_len_buf[8]_i_1_n_6 ;
  wire \sect_len_buf[9]_i_2_n_6 ;
  wire \sect_len_buf_reg_n_6_[0] ;
  wire \sect_len_buf_reg_n_6_[1] ;
  wire \sect_len_buf_reg_n_6_[2] ;
  wire \sect_len_buf_reg_n_6_[3] ;
  wire [31:2]start_addr_buf;
  wire \start_addr_reg_n_6_[10] ;
  wire \start_addr_reg_n_6_[11] ;
  wire \start_addr_reg_n_6_[12] ;
  wire \start_addr_reg_n_6_[13] ;
  wire \start_addr_reg_n_6_[14] ;
  wire \start_addr_reg_n_6_[15] ;
  wire \start_addr_reg_n_6_[16] ;
  wire \start_addr_reg_n_6_[17] ;
  wire \start_addr_reg_n_6_[18] ;
  wire \start_addr_reg_n_6_[19] ;
  wire \start_addr_reg_n_6_[20] ;
  wire \start_addr_reg_n_6_[21] ;
  wire \start_addr_reg_n_6_[22] ;
  wire \start_addr_reg_n_6_[23] ;
  wire \start_addr_reg_n_6_[24] ;
  wire \start_addr_reg_n_6_[25] ;
  wire \start_addr_reg_n_6_[26] ;
  wire \start_addr_reg_n_6_[27] ;
  wire \start_addr_reg_n_6_[28] ;
  wire \start_addr_reg_n_6_[29] ;
  wire \start_addr_reg_n_6_[2] ;
  wire \start_addr_reg_n_6_[30] ;
  wire \start_addr_reg_n_6_[31] ;
  wire \start_addr_reg_n_6_[3] ;
  wire \start_addr_reg_n_6_[4] ;
  wire \start_addr_reg_n_6_[5] ;
  wire \start_addr_reg_n_6_[6] ;
  wire \start_addr_reg_n_6_[7] ;
  wire \start_addr_reg_n_6_[8] ;
  wire \start_addr_reg_n_6_[9] ;
  wire throttl_cnt1;
  wire throttl_cnt10_out__4;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire [0:0]\throttl_cnt_reg[0]_0 ;
  wire \throttl_cnt_reg[3] ;
  wire [0:0]\throttl_cnt_reg[7] ;
  wire \throttl_cnt_reg[7]_0 ;
  wire \tmp_10_reg_1818_reg[0] ;
  wire \tmp_10_reg_1818_reg[0]_0 ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ;
  wire \tmp_1_mid2_reg_1603_reg[0] ;
  wire \tmp_1_mid2_reg_1603_reg[0]_0 ;
  wire \tmp_1_mid2_reg_1603_reg[0]_1 ;
  wire tmp_20_fu_1460_p2;
  wire tmp_20_reg_1847;
  wire tmp_20_reg_1847_pp3_iter1_reg;
  wire \tmp_20_reg_1847_pp3_iter1_reg_reg[0] ;
  wire tmp_20_reg_1847_pp3_iter6_reg;
  wire \tmp_20_reg_1847_reg[0] ;
  wire tmp_31_fu_1491_p2;
  wire tmp_31_reg_1867;
  wire tmp_31_reg_1867_pp4_iter1_reg;
  wire \tmp_31_reg_1867_pp4_iter1_reg_reg[0] ;
  wire tmp_31_reg_1867_pp4_iter6_reg;
  wire \tmp_31_reg_1867_reg[0] ;
  wire \tmp_31_reg_1867_reg[0]_0 ;
  wire [0:0]\tmp_51_reg_1686_reg[7] ;
  wire [29:0]tmp_cast1_reg_1562;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_6;
  wire [0:0]\y_weight_2_2_reg_1797_reg[10] ;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_align_len0_inferred__1/i__carry__3_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  assign i1_reg_389_reg_0_sp_1 = i1_reg_389_reg_0_sn_1;
  assign i1_reg_389_reg_10_sp_1 = i1_reg_389_reg_10_sn_1;
  assign i1_reg_389_reg_1_sp_1 = i1_reg_389_reg_1_sn_1;
  assign i1_reg_389_reg_2_sp_1 = i1_reg_389_reg_2_sn_1;
  assign i1_reg_389_reg_3_sp_1 = i1_reg_389_reg_3_sn_1;
  assign i1_reg_389_reg_4_sp_1 = i1_reg_389_reg_4_sn_1;
  assign i1_reg_389_reg_5_sp_1 = i1_reg_389_reg_5_sn_1;
  assign i1_reg_389_reg_6_sp_1 = i1_reg_389_reg_6_sn_1;
  assign i1_reg_389_reg_7_sp_1 = i1_reg_389_reg_7_sn_1;
  assign i1_reg_389_reg_8_sp_1 = i1_reg_389_reg_8_sn_1;
  assign i1_reg_389_reg_9_sp_1 = i1_reg_389_reg_9_sn_1;
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_6 ,\align_len0_inferred__1/i__carry_n_7 ,\align_len0_inferred__1/i__carry_n_8 ,\align_len0_inferred__1/i__carry_n_9 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[39],1'b0,fifo_wreq_data[32],1'b0}),
        .O({align_len0[9:8],align_len0[2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_84,1'b1,fifo_wreq_n_85,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_6 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_6 ,\align_len0_inferred__1/i__carry__0_n_7 ,\align_len0_inferred__1/i__carry__0_n_8 ,\align_len0_inferred__1/i__carry__0_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_wreq_data[42:40]}),
        .O({align_len0[14],align_len0[12:10]}),
        .S({1'b1,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_6 ),
        .CO({\align_len0_inferred__1/i__carry__1_n_6 ,\align_len0_inferred__1/i__carry__1_n_7 ,\align_len0_inferred__1/i__carry__1_n_8 ,\align_len0_inferred__1/i__carry__1_n_9 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[48:47],1'b0,fifo_wreq_data[45]}),
        .O(align_len0[18:15]),
        .S({fifo_wreq_n_78,fifo_wreq_n_79,1'b1,fifo_wreq_n_80}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_6 ),
        .CO({\align_len0_inferred__1/i__carry__2_n_6 ,\align_len0_inferred__1/i__carry__2_n_7 ,\align_len0_inferred__1/i__carry__2_n_8 ,\align_len0_inferred__1/i__carry__2_n_9 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[52:49]),
        .O(align_len0[22:19]),
        .S({fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__3 
       (.CI(\align_len0_inferred__1/i__carry__2_n_6 ),
        .CO(\NLW_align_len0_inferred__1/i__carry__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry__3_O_UNCONNECTED [3:1],align_len0[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_6_[10] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_6_[11] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_6_[12] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_6_[14] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_6_[15] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_6_[16] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_6_[17] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_6_[18] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_6_[19] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_6_[20] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_6_[21] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_6_[22] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_6_[2] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_6_[31] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_6_[8] ),
        .R(fifo_wreq_n_8));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_6_[9] ),
        .R(fifo_wreq_n_8));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_6_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_6_[8] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_6_[9] ),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_6_[10] ),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_6_[11] ),
        .Q(beat_len_buf[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer buff_wdata
       (.D(D),
        .Q({Q[21],Q[14],Q[12:11],Q[5]}),
        .SR(SR),
        .\ap_CS_fsm_reg[26] (i1_reg_389_reg_0_sn_1),
        .\ap_CS_fsm_reg[27] (\ap_CS_fsm_reg[27] ),
        .\ap_CS_fsm_reg[32] (\i2_reg_400_reg[15] ),
        .\ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 (\ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1 ),
        .\ap_CS_fsm_reg[49] (buff_wdata_n_15),
        .ap_NS_fsm({ap_NS_fsm[19],ap_NS_fsm[9],ap_NS_fsm[4]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_2),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(ap_enable_reg_pp2_iter0_reg),
        .ap_enable_reg_pp2_iter1_reg(ap_enable_reg_pp2_iter1_reg),
        .ap_enable_reg_pp2_iter1_reg_0(buff_wdata_n_10),
        .ap_enable_reg_pp2_iter1_reg_1(ap_enable_reg_pp2_iter1_reg_0),
        .ap_enable_reg_pp5_iter0(ap_enable_reg_pp5_iter0),
        .ap_enable_reg_pp5_iter1_reg(ap_enable_reg_pp5_iter1_reg),
        .ap_enable_reg_pp5_iter2_reg(ap_enable_reg_pp5_iter2_reg_0),
        .ap_reg_ioackin_gmem1_AWREADY_reg(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .ap_reg_ioackin_gmem1_WREADY_reg(ap_reg_ioackin_gmem1_WREADY_reg_0),
        .ap_reg_ioackin_gmem1_WREADY_reg_0(fifo_resp_to_user_n_71),
        .ap_reg_ioackin_gmem1_WREADY_reg_1(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_38),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (m_axi_gmem1_WVALID),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.len_cnt_reg__0 [7:6]),
        .\bus_equal_gen.strb_buf_reg[3] ({tmp_strb,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59,buff_wdata_n_60,buff_wdata_n_61,buff_wdata_n_62,buff_wdata_n_63,buff_wdata_n_64,buff_wdata_n_65,buff_wdata_n_66,buff_wdata_n_67,buff_wdata_n_68,buff_wdata_n_69,buff_wdata_n_70,buff_wdata_n_71,buff_wdata_n_72,buff_wdata_n_73,buff_wdata_n_74}),
        .data_valid(data_valid),
        .exitcond1_fu_1532_p2(exitcond1_fu_1532_p2),
        .\exitcond1_reg_1894_pp5_iter1_reg_reg[0] (\exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 ),
        .exitcond2_fu_1448_p2(exitcond2_fu_1448_p2),
        .\exitcond2_reg_1838_reg[0] (\exitcond2_reg_1838_reg[0] ),
        .\exitcond2_reg_1838_reg[0]_0 (\exitcond2_reg_1838_reg[0]_0 ),
        .gmem1_AWREADY(gmem1_AWREADY),
        .gmem1_WREADY(gmem1_WREADY),
        .i1_reg_389_reg(i1_reg_389_reg),
        .\i1_reg_389_reg[6]_0 (\i1_reg_389_reg[6]_0 ),
        .i1_reg_389_reg_0_sp_1(\i1_reg_389_reg[0]_0 ),
        .i1_reg_389_reg_10_sp_1(i1_reg_389_reg_10_sn_1),
        .i1_reg_389_reg_1_sp_1(i1_reg_389_reg_1_sn_1),
        .i1_reg_389_reg_2_sp_1(i1_reg_389_reg_2_sn_1),
        .i1_reg_389_reg_3_sp_1(i1_reg_389_reg_3_sn_1),
        .i1_reg_389_reg_4_sp_1(i1_reg_389_reg_4_sn_1),
        .i1_reg_389_reg_5_sp_1(i1_reg_389_reg_5_sn_1),
        .i1_reg_389_reg_6_sp_1(i1_reg_389_reg_6_sn_1),
        .i1_reg_389_reg_7_sp_1(i1_reg_389_reg_7_sn_1),
        .i1_reg_389_reg_8_sp_1(i1_reg_389_reg_8_sn_1),
        .i1_reg_389_reg_9_sp_1(i1_reg_389_reg_9_sn_1),
        .i2_reg_4000(i2_reg_4000),
        .\i2_reg_400_reg[0] (\i2_reg_400_reg[0] ),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .mem_reg_0(mem_reg_0),
        .\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] (\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .\q_reg[0] (buff_wdata_n_37),
        .\tmp_10_reg_1818_reg[0] (\tmp_10_reg_1818_reg[0] ),
        .\tmp_10_reg_1818_reg[0]_0 (\tmp_10_reg_1818_reg[0]_0 ),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_16 ),
        .Q(m_axi_gmem1_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem1_WVALID),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_74),
        .Q(m_axi_gmem1_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_64),
        .Q(m_axi_gmem1_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_63),
        .Q(m_axi_gmem1_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_62),
        .Q(m_axi_gmem1_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_61),
        .Q(m_axi_gmem1_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_60),
        .Q(m_axi_gmem1_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_59),
        .Q(m_axi_gmem1_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_58),
        .Q(m_axi_gmem1_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_57),
        .Q(m_axi_gmem1_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_56),
        .Q(m_axi_gmem1_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_55),
        .Q(m_axi_gmem1_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_73),
        .Q(m_axi_gmem1_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_54),
        .Q(m_axi_gmem1_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_53),
        .Q(m_axi_gmem1_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_52),
        .Q(m_axi_gmem1_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_51),
        .Q(m_axi_gmem1_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_50),
        .Q(m_axi_gmem1_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem1_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem1_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem1_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem1_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem1_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_72),
        .Q(m_axi_gmem1_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem1_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem1_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_71),
        .Q(m_axi_gmem1_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_70),
        .Q(m_axi_gmem1_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_69),
        .Q(m_axi_gmem1_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_68),
        .Q(m_axi_gmem1_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_67),
        .Q(m_axi_gmem1_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_66),
        .Q(m_axi_gmem1_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_65),
        .Q(m_axi_gmem1_WDATA[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.E(p_30_in),
        .Q({sect_len_buf,\sect_len_buf_reg_n_6_[3] ,\sect_len_buf_reg_n_6_[2] ,\sect_len_buf_reg_n_6_[1] ,\sect_len_buf_reg_n_6_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_16 ),
        .\bus_equal_gen.WVALID_Dummy_reg (m_axi_gmem1_WVALID),
        .\bus_equal_gen.len_cnt_reg[5] (\bus_equal_gen.len_cnt_reg__0 [5:0]),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.fifo_burst_n_8 ),
        .\bus_equal_gen.len_cnt_reg[7]_0 (buff_wdata_n_37),
        .\could_multi_bursts.awlen_buf_reg[3] (\bus_equal_gen.fifo_burst_n_13 ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\bus_equal_gen.fifo_burst_n_14 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_valid(data_valid),
        .fifo_burst_ready(fifo_burst_ready),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [4]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt[7]_i_3_n_6 ),
        .I1(\bus_equal_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt[7]_i_3_n_6 ),
        .I1(\bus_equal_gen.len_cnt_reg__0 [6]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[0]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[1]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[2]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[3]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[4]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[5]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[6]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [6]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[7]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [7]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem1_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem1_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem1_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem1_WSTRB[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_11),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_6_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem1_AWADDR[2]),
        .I1(\m_axi_gmem1_AWLEN[3] [2]),
        .I2(\m_axi_gmem1_AWLEN[3] [1]),
        .I3(\m_axi_gmem1_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem1_AWADDR[1]),
        .I1(\m_axi_gmem1_AWLEN[3] [1]),
        .I2(\m_axi_gmem1_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem1_AWADDR[0]),
        .I1(\m_axi_gmem1_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem1_AWADDR[4]),
        .I1(\m_axi_gmem1_AWLEN[3] [2]),
        .I2(\m_axi_gmem1_AWLEN[3] [0]),
        .I3(\m_axi_gmem1_AWLEN[3] [1]),
        .I4(\m_axi_gmem1_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem1_AWADDR[3]),
        .I1(\m_axi_gmem1_AWLEN[3] [3]),
        .I2(\m_axi_gmem1_AWLEN[3] [2]),
        .I3(\m_axi_gmem1_AWLEN[3] [0]),
        .I4(\m_axi_gmem1_AWLEN[3] [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_6_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_6 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem1_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem1_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem1_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem1_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem1_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem1_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem1_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem1_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem1_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem1_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem1_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem1_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem1_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem1_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem1_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem1_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem1_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem1_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem1_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem1_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem1_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem1_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem1_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem1_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem1_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem1_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem1_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem1_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem1_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_7 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_8 ,\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem1_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem1_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem1_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem1_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_6 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_6 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_6 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem1_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem1_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem1_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem1_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem1_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem1_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_6 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_6 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem1_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\m_axi_gmem1_AWLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\m_axi_gmem1_AWLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\m_axi_gmem1_AWLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\m_axi_gmem1_AWLEN[3] [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_16),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_6 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(p_0_in__0[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_resp_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_resp_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_resp_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_resp_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_resp_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_resp_n_6));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_10),
        .Q(\could_multi_bursts.sect_handling_reg_n_6 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_6_[2] ),
        .I1(\align_len_reg_n_6_[2] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_6_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_6_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_6_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_6_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_6_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_6_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_6_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_6_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_6_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_6_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_6,end_addr_carry_n_7,end_addr_carry_n_8,end_addr_carry_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[5] ,\start_addr_reg_n_6_[4] ,\start_addr_reg_n_6_[3] ,\start_addr_reg_n_6_[2] }),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_6,end_addr_carry_i_2__0_n_6,end_addr_carry_i_3__0_n_6,end_addr_carry_i_4__0_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_6),
        .CO({end_addr_carry__0_n_6,end_addr_carry__0_n_7,end_addr_carry__0_n_8,end_addr_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[9] ,\start_addr_reg_n_6_[8] ,\start_addr_reg_n_6_[7] ,\start_addr_reg_n_6_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1__0_n_6,end_addr_carry__0_i_2__0_n_6,end_addr_carry__0_i_3__0_n_6,end_addr_carry__0_i_4__0_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_6_[9] ),
        .I1(\align_len_reg_n_6_[9] ),
        .O(end_addr_carry__0_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_6_[8] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry__0_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_6_[7] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry__0_i_3__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_6_[6] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry__0_i_4__0_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_6),
        .CO({end_addr_carry__1_n_6,end_addr_carry__1_n_7,end_addr_carry__1_n_8,end_addr_carry__1_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[13] ,\start_addr_reg_n_6_[12] ,\start_addr_reg_n_6_[11] ,\start_addr_reg_n_6_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1__0_n_6,end_addr_carry__1_i_2__0_n_6,end_addr_carry__1_i_3__0_n_6,end_addr_carry__1_i_4__0_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_6_[13] ),
        .I1(\align_len_reg_n_6_[14] ),
        .O(end_addr_carry__1_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_6_[12] ),
        .I1(\align_len_reg_n_6_[12] ),
        .O(end_addr_carry__1_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_6_[11] ),
        .I1(\align_len_reg_n_6_[11] ),
        .O(end_addr_carry__1_i_3__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_6_[10] ),
        .I1(\align_len_reg_n_6_[10] ),
        .O(end_addr_carry__1_i_4__0_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_6),
        .CO({end_addr_carry__2_n_6,end_addr_carry__2_n_7,end_addr_carry__2_n_8,end_addr_carry__2_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[17] ,\start_addr_reg_n_6_[16] ,\start_addr_reg_n_6_[15] ,\start_addr_reg_n_6_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1__0_n_6,end_addr_carry__2_i_2__0_n_6,end_addr_carry__2_i_3__0_n_6,end_addr_carry__2_i_4__0_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_6_[17] ),
        .I1(\align_len_reg_n_6_[17] ),
        .O(end_addr_carry__2_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_6_[16] ),
        .I1(\align_len_reg_n_6_[16] ),
        .O(end_addr_carry__2_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_6_[15] ),
        .I1(\align_len_reg_n_6_[15] ),
        .O(end_addr_carry__2_i_3__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_6_[14] ),
        .I1(\align_len_reg_n_6_[14] ),
        .O(end_addr_carry__2_i_4__0_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_6),
        .CO({end_addr_carry__3_n_6,end_addr_carry__3_n_7,end_addr_carry__3_n_8,end_addr_carry__3_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[21] ,\start_addr_reg_n_6_[20] ,\start_addr_reg_n_6_[19] ,\start_addr_reg_n_6_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1__0_n_6,end_addr_carry__3_i_2__0_n_6,end_addr_carry__3_i_3__0_n_6,end_addr_carry__3_i_4__0_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_6_[21] ),
        .I1(\align_len_reg_n_6_[21] ),
        .O(end_addr_carry__3_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_6_[20] ),
        .I1(\align_len_reg_n_6_[20] ),
        .O(end_addr_carry__3_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_6_[19] ),
        .I1(\align_len_reg_n_6_[19] ),
        .O(end_addr_carry__3_i_3__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_6_[18] ),
        .I1(\align_len_reg_n_6_[18] ),
        .O(end_addr_carry__3_i_4__0_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_6),
        .CO({end_addr_carry__4_n_6,end_addr_carry__4_n_7,end_addr_carry__4_n_8,end_addr_carry__4_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[25] ,\start_addr_reg_n_6_[24] ,\start_addr_reg_n_6_[23] ,\start_addr_reg_n_6_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1__0_n_6,end_addr_carry__4_i_2__0_n_6,end_addr_carry__4_i_3__0_n_6,end_addr_carry__4_i_4__0_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_6_[25] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_6_[24] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_6_[23] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_3__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_6_[22] ),
        .I1(\align_len_reg_n_6_[22] ),
        .O(end_addr_carry__4_i_4__0_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_6),
        .CO({end_addr_carry__5_n_6,end_addr_carry__5_n_7,end_addr_carry__5_n_8,end_addr_carry__5_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[29] ,\start_addr_reg_n_6_[28] ,\start_addr_reg_n_6_[27] ,\start_addr_reg_n_6_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1__0_n_6,end_addr_carry__5_i_2__0_n_6,end_addr_carry__5_i_3__0_n_6,end_addr_carry__5_i_4__0_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_6_[29] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_6_[28] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_6_[27] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_3__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_6_[26] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_4__0_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_6),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_6_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_6,end_addr_carry__6_i_2__0_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\start_addr_reg_n_6_[31] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__6_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_6_[30] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__6_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_6_[5] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_6_[4] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_6_[3] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry_i_3__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_6_[2] ),
        .I1(\align_len_reg_n_6_[2] ),
        .O(end_addr_carry_i_4__0_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1 fifo_resp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .CO(first_sect),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_11),
        .\could_multi_bursts.last_sect_buf_reg (fifo_resp_n_16),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_6 ),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_resp_n_6),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_10),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_6 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_6),
        .full_n_reg_0(m_axi_gmem1_BREADY),
        .in(invalid_len_event_reg2),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .p_26_in(p_26_in),
        .pop0(pop0),
        .push(push),
        .\sect_addr_buf_reg[2] (fifo_resp_n_8),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_len_buf_reg[5] (\bus_equal_gen.fifo_burst_n_14 ),
        .\sect_len_buf_reg[8] (\bus_equal_gen.fifo_burst_n_13 ),
        .\throttl_cnt_reg[3] (\throttl_cnt_reg[3] ),
        .\throttl_cnt_reg[7] (\throttl_cnt_reg[7]_0 ),
        .wreq_handling_reg(fifo_resp_n_15),
        .wreq_handling_reg_0(wreq_handling_reg_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D({fifo_resp_to_user_n_24,fifo_resp_to_user_n_25,fifo_resp_to_user_n_26,fifo_resp_to_user_n_27,fifo_resp_to_user_n_28,fifo_resp_to_user_n_29,fifo_resp_to_user_n_30,fifo_resp_to_user_n_31,fifo_resp_to_user_n_32,fifo_resp_to_user_n_33,fifo_resp_to_user_n_34,fifo_resp_to_user_n_35,fifo_resp_to_user_n_36,fifo_resp_to_user_n_37,fifo_resp_to_user_n_38,fifo_resp_to_user_n_39,fifo_resp_to_user_n_40,fifo_resp_to_user_n_41,fifo_resp_to_user_n_42,fifo_resp_to_user_n_43,fifo_resp_to_user_n_44,fifo_resp_to_user_n_45,fifo_resp_to_user_n_46,fifo_resp_to_user_n_47,fifo_resp_to_user_n_48,fifo_resp_to_user_n_49,fifo_resp_to_user_n_50,fifo_resp_to_user_n_51,fifo_resp_to_user_n_52,fifo_resp_to_user_n_53,fifo_resp_to_user_n_54,fifo_resp_to_user_n_55,fifo_resp_to_user_n_56}),
        .E(E),
        .I_BREADY4(I_BREADY4),
        .Q({Q[22],Q[20],Q[18],Q[16:13],Q[11:7],Q[5:4],Q[1:0]}),
        .SR(SR),
        .WEA(WEA),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[11] (rs_wreq_n_29),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[31] (\ap_CS_fsm_reg[31] ),
        .\ap_CS_fsm_reg[37] (\ap_CS_fsm_reg[37] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[53] (\ap_CS_fsm_reg[53] ),
        .ap_NS_fsm({ap_NS_fsm[20],ap_NS_fsm[13:10],ap_NS_fsm[8:5],ap_NS_fsm[0]}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(rs_wreq_n_31),
        .ap_enable_reg_pp0_iter0_reg_1(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter1_reg_1(ap_enable_reg_pp0_iter1_reg_1),
        .ap_enable_reg_pp0_iter1_reg_2(rs_wreq_n_15),
        .ap_enable_reg_pp0_iter1_reg_3(ap_enable_reg_pp0_iter1_reg_2),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter6_reg),
        .ap_enable_reg_pp3_iter1_reg_0(ap_enable_reg_pp3_iter1_reg_0),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .ap_enable_reg_pp3_iter6(ap_enable_reg_pp3_iter6),
        .ap_enable_reg_pp3_iter6_reg(fifo_resp_to_user_n_62),
        .ap_enable_reg_pp3_iter6_reg_0(fifo_resp_to_user_n_63),
        .ap_enable_reg_pp3_iter7_reg(ap_enable_reg_pp3_iter7_reg),
        .ap_enable_reg_pp3_iter7_reg_0(ap_enable_reg_pp3_iter7_reg_0),
        .ap_enable_reg_pp3_iter7_reg_1(ap_enable_reg_pp3_iter7_reg_1),
        .ap_enable_reg_pp3_iter7_reg_2(rs_wreq_n_34),
        .ap_enable_reg_pp3_iter7_reg_3(rs_wreq_n_27),
        .ap_enable_reg_pp4_iter1_reg(ap_enable_reg_pp4_iter1_reg_0),
        .ap_enable_reg_pp4_iter2(ap_enable_reg_pp4_iter2),
        .ap_enable_reg_pp4_iter6_reg(fifo_resp_to_user_n_64),
        .ap_enable_reg_pp4_iter6_reg_0(fifo_resp_to_user_n_65),
        .ap_enable_reg_pp4_iter7_reg(ap_enable_reg_pp4_iter7_reg_0),
        .ap_reg_ioackin_gmem0_ARREADY_reg(ap_reg_ioackin_gmem0_ARREADY_reg),
        .ap_reg_ioackin_gmem1_AWREADY_reg(fifo_resp_to_user_n_57),
        .ap_reg_ioackin_gmem1_AWREADY_reg_0(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .ap_reg_ioackin_gmem1_WREADY_reg(fifo_resp_to_user_n_61),
        .ap_reg_ioackin_gmem1_WREADY_reg_0(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ce0(ce0),
        .\data_p1_reg[32] (fifo_resp_to_user_n_59),
        .\data_p2_reg[45] (fifo_resp_to_user_n_58),
        .\data_p2_reg[45]_0 (load_p2),
        .\exitcond1_reg_1894_pp5_iter1_reg_reg[0] (\exitcond1_reg_1894_pp5_iter1_reg_reg[0] ),
        .\exitcond2_reg_1838_reg[0] (buff_wdata_n_10),
        .\fullIndex_1_reg_168_reg[12] (\fullIndex_1_reg_168_reg[12] ),
        .full_n_reg_0(\i2_reg_400_reg[0] ),
        .gmem1_AWREADY(gmem1_AWREADY),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[0] (rs_wreq_n_73),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[10] (rs_wreq_n_63),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[11] (rs_wreq_n_62),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[12] (rs_wreq_n_61),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[13] (rs_wreq_n_60),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[14] (rs_wreq_n_59),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[15] (rs_wreq_n_58),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[16] (rs_wreq_n_57),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[17] (rs_wreq_n_56),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[18] (rs_wreq_n_55),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[19] (rs_wreq_n_54),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[1] (rs_wreq_n_72),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[20] (rs_wreq_n_53),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[21] (rs_wreq_n_52),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[22] (rs_wreq_n_51),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[23] (rs_wreq_n_50),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[24] (rs_wreq_n_49),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[25] (rs_wreq_n_48),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[26] (rs_wreq_n_47),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[27] (rs_wreq_n_46),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[28] (rs_wreq_n_45),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] (rs_wreq_n_44),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[2] (rs_wreq_n_71),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[3] (rs_wreq_n_70),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[4] (rs_wreq_n_69),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[5] (rs_wreq_n_68),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[6] (rs_wreq_n_67),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[7] (rs_wreq_n_66),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[8] (rs_wreq_n_65),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[9] (rs_wreq_n_64),
        .\gmem1_addr_6_reg_1887_reg[29] (\gmem1_addr_6_reg_1887_reg[29] ),
        .grp_getVal_fu_444_ap_start_reg(grp_getVal_fu_444_ap_start_reg),
        .grp_getVal_fu_444_ap_start_reg_reg(grp_getVal_fu_444_ap_start_reg_reg),
        .\i2_reg_400_reg[15] (\i2_reg_400_reg[15] ),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .mem_reg(mem_reg),
        .mem_reg_0(fifo_resp_to_user_n_71),
        .\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] (\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .\out_pix4_sum1_reg_1851_reg[29] (\out_pix4_sum1_reg_1851_reg[29] ),
        .\out_pix4_sum2_reg_1871_reg[29] (\out_pix4_sum2_reg_1871_reg[29] ),
        .\out_pix4_sum8_reg_1827_reg[29] (\out_pix4_sum8_reg_1827_reg[29] ),
        .push(push),
        .s_ready_t_reg(rs_wreq_n_28),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .\tmp_1_mid2_reg_1603_reg[0] (\tmp_1_mid2_reg_1603_reg[0] ),
        .\tmp_1_mid2_reg_1603_reg[0]_0 (\tmp_1_mid2_reg_1603_reg[0]_1 ),
        .tmp_20_reg_1847(tmp_20_reg_1847),
        .tmp_20_reg_1847_pp3_iter1_reg(tmp_20_reg_1847_pp3_iter1_reg),
        .tmp_20_reg_1847_pp3_iter6_reg(tmp_20_reg_1847_pp3_iter6_reg),
        .tmp_31_reg_1867(tmp_31_reg_1867),
        .tmp_31_reg_1867_pp4_iter1_reg(tmp_31_reg_1867_pp4_iter1_reg),
        .tmp_31_reg_1867_pp4_iter6_reg(tmp_31_reg_1867_pp4_iter6_reg),
        .\tmp_51_reg_1686_reg[7] (\tmp_51_reg_1686_reg[7] ),
        .tmp_cast1_reg_1562(tmp_cast1_reg_1562));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0 fifo_wreq
       (.D({fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31}),
        .E(align_len0_0),
        .Q({\start_addr_reg_n_6_[31] ,\start_addr_reg_n_6_[30] ,\start_addr_reg_n_6_[29] ,\start_addr_reg_n_6_[28] ,\start_addr_reg_n_6_[27] ,\start_addr_reg_n_6_[26] ,\start_addr_reg_n_6_[25] ,\start_addr_reg_n_6_[24] ,\start_addr_reg_n_6_[23] ,\start_addr_reg_n_6_[22] ,\start_addr_reg_n_6_[21] ,\start_addr_reg_n_6_[20] ,\start_addr_reg_n_6_[19] ,\start_addr_reg_n_6_[18] ,\start_addr_reg_n_6_[17] ,\start_addr_reg_n_6_[16] ,\start_addr_reg_n_6_[15] ,\start_addr_reg_n_6_[14] ,\start_addr_reg_n_6_[13] ,\start_addr_reg_n_6_[12] }),
        .S({fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77}),
        .SR(SR),
        .\align_len_reg[14] ({fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83}),
        .\align_len_reg[18] ({fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80}),
        .\align_len_reg[22] ({fifo_wreq_data[52:47],fifo_wreq_data[45],fifo_wreq_data[42:39],fifo_wreq_data[32],fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73}),
        .\align_len_reg[31] (fifo_wreq_n_8),
        .\align_len_reg[31]_0 ({fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89}),
        .\align_len_reg[31]_1 ({fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92}),
        .\align_len_reg[9] ({fifo_wreq_n_84,fifo_wreq_n_85}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[45] ({rs2f_wreq_data[45],rs2f_wreq_data[42],rs2f_wreq_data[39],rs2f_wreq_data[32],rs2f_wreq_data[29:0]}),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_6),
        .invalid_len_event_reg(fifo_wreq_n_9),
        .next_wreq(next_wreq),
        .p_26_in(p_26_in),
        .pop0(pop0),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (fifo_wreq_n_93),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_cnt_reg[19] (sect_cnt),
        .\state_reg[0] (rs2f_wreq_valid),
        .wreq_handling_reg(wreq_handling_reg_n_6));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_6),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_6,first_sect_carry_n_7,first_sect_carry_n_8,first_sect_carry_n_9}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_6,first_sect_carry_i_2__0_n_6,first_sect_carry_i_3__0_n_6,first_sect_carry_i_4__0_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_6),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_8,first_sect_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_6,first_sect_carry__0_i_2__0_n_6,first_sect_carry__0_i_3__0_n_6}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(sect_cnt[18]),
        .I1(start_addr_buf[30]),
        .I2(start_addr_buf[31]),
        .I3(sect_cnt[19]),
        .O(first_sect_carry__0_i_1__0_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(sect_cnt[16]),
        .I1(start_addr_buf[28]),
        .I2(sect_cnt[15]),
        .I3(start_addr_buf[27]),
        .I4(sect_cnt[17]),
        .I5(start_addr_buf[29]),
        .O(first_sect_carry__0_i_2__0_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(sect_cnt[13]),
        .I1(start_addr_buf[25]),
        .I2(sect_cnt[12]),
        .I3(start_addr_buf[24]),
        .I4(sect_cnt[14]),
        .I5(start_addr_buf[26]),
        .O(first_sect_carry__0_i_3__0_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(sect_cnt[10]),
        .I1(start_addr_buf[22]),
        .I2(sect_cnt[9]),
        .I3(start_addr_buf[21]),
        .I4(sect_cnt[11]),
        .I5(start_addr_buf[23]),
        .O(first_sect_carry_i_1__0_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(sect_cnt[7]),
        .I1(start_addr_buf[19]),
        .I2(sect_cnt[6]),
        .I3(start_addr_buf[18]),
        .I4(sect_cnt[8]),
        .I5(start_addr_buf[20]),
        .O(first_sect_carry_i_2__0_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(sect_cnt[4]),
        .I1(start_addr_buf[16]),
        .I2(sect_cnt[3]),
        .I3(start_addr_buf[15]),
        .I4(sect_cnt[5]),
        .I5(start_addr_buf[17]),
        .O(first_sect_carry_i_3__0_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(sect_cnt[1]),
        .I1(start_addr_buf[13]),
        .I2(sect_cnt[0]),
        .I3(start_addr_buf[12]),
        .I4(sect_cnt[2]),
        .I5(start_addr_buf[14]),
        .O(first_sect_carry_i_4__0_n_6));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_9),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_26_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_6,last_sect_carry_n_7,last_sect_carry_n_8,last_sect_carry_n_9}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_6),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_8,last_sect_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92}));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem1_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(req_en__6),
        .O(m_axi_gmem1_AWVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice rs_wreq
       (.D({fifo_resp_to_user_n_24,fifo_resp_to_user_n_25,fifo_resp_to_user_n_26,fifo_resp_to_user_n_27,fifo_resp_to_user_n_28,fifo_resp_to_user_n_29,fifo_resp_to_user_n_30,fifo_resp_to_user_n_31,fifo_resp_to_user_n_32,fifo_resp_to_user_n_33,fifo_resp_to_user_n_34,fifo_resp_to_user_n_35,fifo_resp_to_user_n_36,fifo_resp_to_user_n_37,fifo_resp_to_user_n_38,fifo_resp_to_user_n_39,fifo_resp_to_user_n_40,fifo_resp_to_user_n_41,fifo_resp_to_user_n_42,fifo_resp_to_user_n_43,fifo_resp_to_user_n_44,fifo_resp_to_user_n_45,fifo_resp_to_user_n_46,fifo_resp_to_user_n_47,fifo_resp_to_user_n_48,fifo_resp_to_user_n_49,fifo_resp_to_user_n_50,fifo_resp_to_user_n_51,fifo_resp_to_user_n_52,fifo_resp_to_user_n_53,fifo_resp_to_user_n_54,fifo_resp_to_user_n_55,fifo_resp_to_user_n_56}),
        .E(load_p2),
        .I_BREADY4(I_BREADY4),
        .I_RVALID(I_RVALID),
        .Q({Q[21:16],Q[11],Q[6:2]}),
        .SR(SR),
        .WEA(WEA),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[11] (fifo_resp_to_user_n_61),
        .\ap_CS_fsm_reg[11]_0 (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[25] (ap_enable_reg_pp0_iter1_reg_0),
        .\ap_CS_fsm_reg[26] (fifo_resp_to_user_n_59),
        .\ap_CS_fsm_reg[40] (rs_wreq_n_34),
        .\ap_CS_fsm_reg[47] (\ap_CS_fsm_reg[47] ),
        .\ap_CS_fsm_reg[48] (fifo_resp_to_user_n_57),
        .\ap_CS_fsm_reg[48]_0 (fifo_resp_to_user_n_58),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_NS_fsm({ap_NS_fsm[18:14],ap_NS_fsm[3:1]}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_block_pp5_stage0_11001(ap_block_pp5_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_2),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter0_reg(ap_enable_reg_pp3_iter0_reg),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .ap_enable_reg_pp3_iter1_reg_0(ap_enable_reg_pp3_iter1_reg_0),
        .ap_enable_reg_pp3_iter6(ap_enable_reg_pp3_iter6),
        .ap_enable_reg_pp3_iter6_reg(ap_enable_reg_pp3_iter6_reg),
        .ap_enable_reg_pp3_iter7_reg(ap_enable_reg_pp3_iter7_reg_1),
        .ap_enable_reg_pp4_iter0(ap_enable_reg_pp4_iter0),
        .ap_enable_reg_pp4_iter0_reg(ap_enable_reg_pp4_iter0_reg),
        .ap_enable_reg_pp4_iter1_reg(ap_enable_reg_pp4_iter1_reg),
        .ap_enable_reg_pp4_iter1_reg_0(ap_enable_reg_pp4_iter1_reg_0),
        .ap_enable_reg_pp4_iter2(ap_enable_reg_pp4_iter2),
        .ap_enable_reg_pp4_iter6(ap_enable_reg_pp4_iter6),
        .ap_enable_reg_pp4_iter6_reg(ap_enable_reg_pp4_iter6_reg),
        .ap_enable_reg_pp4_iter6_reg_0(rs_wreq_n_28),
        .ap_enable_reg_pp4_iter7_reg(ap_enable_reg_pp4_iter7_reg),
        .ap_enable_reg_pp4_iter7_reg_0(ap_enable_reg_pp4_iter7_reg_0),
        .ap_enable_reg_pp5_iter0(ap_enable_reg_pp5_iter0),
        .ap_enable_reg_pp5_iter0_reg(ap_enable_reg_pp5_iter0_reg),
        .ap_enable_reg_pp5_iter1_reg(ap_enable_reg_pp5_iter1_reg),
        .ap_enable_reg_pp5_iter2_reg(ap_enable_reg_pp5_iter2_reg),
        .ap_enable_reg_pp5_iter2_reg_0(ap_enable_reg_pp5_iter2_reg_0),
        .ap_reg_ioackin_gmem1_AWREADY_reg(ap_reg_ioackin_gmem1_AWREADY_reg),
        .ap_reg_ioackin_gmem1_AWREADY_reg_0(rs_wreq_n_15),
        .ap_reg_ioackin_gmem1_AWREADY_reg_1(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .ap_reg_ioackin_gmem1_WREADY_reg(ap_reg_ioackin_gmem1_WREADY_reg),
        .ap_reg_ioackin_gmem1_WREADY_reg_0(ap_reg_ioackin_gmem1_WREADY_reg_1),
        .ap_rst_n(ap_rst_n),
        .\data_p2_reg[0]_0 (rs_wreq_n_73),
        .\data_p2_reg[10]_0 (rs_wreq_n_63),
        .\data_p2_reg[11]_0 (rs_wreq_n_62),
        .\data_p2_reg[12]_0 (rs_wreq_n_61),
        .\data_p2_reg[13]_0 (rs_wreq_n_60),
        .\data_p2_reg[14]_0 (rs_wreq_n_59),
        .\data_p2_reg[15]_0 (rs_wreq_n_58),
        .\data_p2_reg[16]_0 (rs_wreq_n_57),
        .\data_p2_reg[17]_0 (rs_wreq_n_56),
        .\data_p2_reg[18]_0 (rs_wreq_n_55),
        .\data_p2_reg[19]_0 (rs_wreq_n_54),
        .\data_p2_reg[1]_0 (rs_wreq_n_72),
        .\data_p2_reg[20]_0 (rs_wreq_n_53),
        .\data_p2_reg[21]_0 (rs_wreq_n_52),
        .\data_p2_reg[22]_0 (rs_wreq_n_51),
        .\data_p2_reg[23]_0 (rs_wreq_n_50),
        .\data_p2_reg[24]_0 (rs_wreq_n_49),
        .\data_p2_reg[25]_0 (rs_wreq_n_48),
        .\data_p2_reg[26]_0 (rs_wreq_n_47),
        .\data_p2_reg[27]_0 (rs_wreq_n_46),
        .\data_p2_reg[28]_0 (rs_wreq_n_45),
        .\data_p2_reg[29]_0 (rs_wreq_n_44),
        .\data_p2_reg[2]_0 (rs_wreq_n_71),
        .\data_p2_reg[3]_0 (rs_wreq_n_70),
        .\data_p2_reg[4]_0 (rs_wreq_n_69),
        .\data_p2_reg[5]_0 (rs_wreq_n_68),
        .\data_p2_reg[6]_0 (rs_wreq_n_67),
        .\data_p2_reg[7]_0 (rs_wreq_n_66),
        .\data_p2_reg[8]_0 (rs_wreq_n_65),
        .\data_p2_reg[9]_0 (rs_wreq_n_64),
        .\edge_val_1_i1_reg_1813_reg[7] (\edge_val_1_i1_reg_1813_reg[7] ),
        .\edge_val_1_i1_reg_1813_reg[7]_0 (\edge_val_1_i1_reg_1813_reg[7]_0 ),
        .edge_val_1_i_reg_17870(edge_val_1_i_reg_17870),
        .\edge_val_1_i_reg_1787_reg[7] (\edge_val_1_i_reg_1787_reg[7] ),
        .empty_n_reg(rs_wreq_n_27),
        .exitcond1_fu_1532_p2(exitcond1_fu_1532_p2),
        .\exitcond1_reg_1894_pp5_iter1_reg_reg[0] (\exitcond1_reg_1894_pp5_iter1_reg_reg[0] ),
        .\exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0 (buff_wdata_n_15),
        .\exitcond_flatten_reg_1587_reg[0] (\exitcond_flatten_reg_1587_reg[0] ),
        .\fullIndex_1_reg_168_reg[12] (rs_wreq_n_29),
        .full_n_reg(\i2_reg_400_reg[0] ),
        .gmem0_RREADY(gmem0_RREADY),
        .\gmem0_addr_1_read_reg_1661_reg[0] (\gmem0_addr_1_read_reg_1661_reg[0] ),
        .\gmem0_addr_read_reg_1671_reg[0] (\gmem0_addr_read_reg_1671_reg[0] ),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_AWREADY(gmem1_AWREADY),
        .gmem1_WREADY(gmem1_WREADY),
        .\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] (\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29] ),
        .\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] (\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29] ),
        .grp_getVal_fu_444_ap_start_reg_reg(rs_wreq_n_31),
        .\i1_reg_389_reg[0] (i1_reg_389_reg_0_sn_1),
        .i3_reg_4110(i3_reg_4110),
        .i4_reg_4220(i4_reg_4220),
        .\j_1_reg_1676_reg[0] (\j_1_reg_1676_reg[0] ),
        .\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] (\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .\or_cond_mid2_reg_1613_reg[0] (\or_cond_mid2_reg_1613_reg[0] ),
        .\or_cond_mid2_reg_1613_reg[0]_0 (\or_cond_mid2_reg_1613_reg[0]_0 ),
        .\out_pix4_sum1_reg_1851_reg[0] (\out_pix4_sum1_reg_1851_reg[0] ),
        .\out_pix4_sum2_reg_1871_reg[0] (\out_pix4_sum2_reg_1871_reg[0] ),
        .p_i1_fu_1395_p3(p_i1_fu_1395_p3),
        .p_i_fu_1208_p3(p_i_fu_1208_p3),
        .\q_reg[52] ({rs2f_wreq_data[45],rs2f_wreq_data[42],rs2f_wreq_data[39],rs2f_wreq_data[32],rs2f_wreq_data[29:0]}),
        .\reg_470_reg[0] (\reg_470_reg[0] ),
        .\reg_475_reg[0] (\reg_475_reg[0] ),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\state_reg[1]_0 (rs2f_wreq_valid),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0 ),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1 ),
        .\tmp_1_mid2_reg_1603_reg[0] (\tmp_1_mid2_reg_1603_reg[0]_0 ),
        .tmp_20_fu_1460_p2(tmp_20_fu_1460_p2),
        .tmp_20_reg_1847(tmp_20_reg_1847),
        .tmp_20_reg_1847_pp3_iter1_reg(tmp_20_reg_1847_pp3_iter1_reg),
        .\tmp_20_reg_1847_pp3_iter1_reg_reg[0] (\tmp_20_reg_1847_pp3_iter1_reg_reg[0] ),
        .\tmp_20_reg_1847_pp3_iter1_reg_reg[0]_0 (fifo_resp_to_user_n_62),
        .tmp_20_reg_1847_pp3_iter6_reg(tmp_20_reg_1847_pp3_iter6_reg),
        .\tmp_20_reg_1847_pp3_iter6_reg_reg[0]__0 (fifo_resp_to_user_n_63),
        .\tmp_20_reg_1847_reg[0] (\tmp_20_reg_1847_reg[0] ),
        .tmp_31_fu_1491_p2(tmp_31_fu_1491_p2),
        .tmp_31_reg_1867(tmp_31_reg_1867),
        .tmp_31_reg_1867_pp4_iter1_reg(tmp_31_reg_1867_pp4_iter1_reg),
        .\tmp_31_reg_1867_pp4_iter1_reg_reg[0] (\tmp_31_reg_1867_pp4_iter1_reg_reg[0] ),
        .\tmp_31_reg_1867_pp4_iter1_reg_reg[0]_0 (fifo_resp_to_user_n_65),
        .tmp_31_reg_1867_pp4_iter6_reg(tmp_31_reg_1867_pp4_iter6_reg),
        .\tmp_31_reg_1867_pp4_iter6_reg_reg[0]__0 (fifo_resp_to_user_n_64),
        .\tmp_31_reg_1867_reg[0] (\tmp_31_reg_1867_reg[0] ),
        .\tmp_31_reg_1867_reg[0]_0 (\tmp_31_reg_1867_reg[0]_0 ),
        .\y_weight_2_2_reg_1797_reg[10] (\y_weight_2_2_reg_1797_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[10]),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(start_addr_buf[11]),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(start_addr_buf[12]),
        .I1(first_sect),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(start_addr_buf[13]),
        .I1(first_sect),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(start_addr_buf[14]),
        .I1(first_sect),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(start_addr_buf[15]),
        .I1(first_sect),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(start_addr_buf[16]),
        .I1(first_sect),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(start_addr_buf[17]),
        .I1(first_sect),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(start_addr_buf[18]),
        .I1(first_sect),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(start_addr_buf[19]),
        .I1(first_sect),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(start_addr_buf[20]),
        .I1(first_sect),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(start_addr_buf[21]),
        .I1(first_sect),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(start_addr_buf[22]),
        .I1(first_sect),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(start_addr_buf[23]),
        .I1(first_sect),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(start_addr_buf[24]),
        .I1(first_sect),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(start_addr_buf[25]),
        .I1(first_sect),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(start_addr_buf[26]),
        .I1(first_sect),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(start_addr_buf[27]),
        .I1(first_sect),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(start_addr_buf[28]),
        .I1(first_sect),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(start_addr_buf[29]),
        .I1(first_sect),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[2]),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(start_addr_buf[30]),
        .I1(first_sect),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(start_addr_buf[31]),
        .I1(first_sect),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[3]),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[4]),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[5]),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[6]),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[7]),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[8]),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[9]),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_6_[10] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_6_[11] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_6_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_6_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_6_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_6_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_6_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_6_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_6_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_6_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_6_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_6_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_6_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_6_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_6_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_6_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_6_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_6_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_6_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_6_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_6_[2] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_6_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_6_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_6_[3] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_6_[4] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_6_[5] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_6_[6] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_6_[7] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_6_[8] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_6_[9] ),
        .R(fifo_resp_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_6,sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_6),
        .CO({sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_6),
        .CO({sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_6),
        .CO({sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_6),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_8,sect_cnt0_carry__3_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_31),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_21),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_20),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_19),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_18),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_17),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_16),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_15),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_14),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_13),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_12),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_30),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_29),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_28),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_27),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_26),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_25),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_24),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_23),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_93),
        .D(fifo_wreq_n_22),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(start_addr_buf[2]),
        .I2(\end_addr_buf_reg_n_6_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(start_addr_buf[3]),
        .I1(\end_addr_buf_reg_n_6_[3] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(start_addr_buf[4]),
        .I1(\end_addr_buf_reg_n_6_[4] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(start_addr_buf[5]),
        .I1(\end_addr_buf_reg_n_6_[5] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(start_addr_buf[6]),
        .I1(\end_addr_buf_reg_n_6_[6] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(start_addr_buf[7]),
        .I1(\end_addr_buf_reg_n_6_[7] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(start_addr_buf[8]),
        .I1(\end_addr_buf_reg_n_6_[8] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[7]),
        .I1(start_addr_buf[9]),
        .I2(\end_addr_buf_reg_n_6_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(start_addr_buf[10]),
        .I2(\end_addr_buf_reg_n_6_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(start_addr_buf[11]),
        .I2(\end_addr_buf_reg_n_6_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_6 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[0]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[1]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[2]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[3]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[4]_i_1_n_6 ),
        .Q(sect_len_buf[4]),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[5]_i_1_n_6 ),
        .Q(sect_len_buf[5]),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[6]_i_1_n_6 ),
        .Q(sect_len_buf[6]),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[7]_i_1_n_6 ),
        .Q(sect_len_buf[7]),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[8]_i_1_n_6 ),
        .Q(sect_len_buf[8]),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[9]_i_2_n_6 ),
        .Q(sect_len_buf[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[10] ),
        .Q(start_addr_buf[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[11] ),
        .Q(start_addr_buf[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[12] ),
        .Q(start_addr_buf[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[13] ),
        .Q(start_addr_buf[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[14] ),
        .Q(start_addr_buf[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[15] ),
        .Q(start_addr_buf[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[16] ),
        .Q(start_addr_buf[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[17] ),
        .Q(start_addr_buf[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[18] ),
        .Q(start_addr_buf[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[19] ),
        .Q(start_addr_buf[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[20] ),
        .Q(start_addr_buf[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[21] ),
        .Q(start_addr_buf[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[22] ),
        .Q(start_addr_buf[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[23] ),
        .Q(start_addr_buf[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[24] ),
        .Q(start_addr_buf[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[25] ),
        .Q(start_addr_buf[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[26] ),
        .Q(start_addr_buf[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[27] ),
        .Q(start_addr_buf[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[28] ),
        .Q(start_addr_buf[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[29] ),
        .Q(start_addr_buf[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[2] ),
        .Q(start_addr_buf[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[30] ),
        .Q(start_addr_buf[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[31] ),
        .Q(start_addr_buf[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[3] ),
        .Q(start_addr_buf[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[4] ),
        .Q(start_addr_buf[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[5] ),
        .Q(start_addr_buf[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[6] ),
        .Q(start_addr_buf[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[7] ),
        .Q(start_addr_buf[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[8] ),
        .Q(start_addr_buf[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[9] ),
        .Q(start_addr_buf[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_65),
        .Q(\start_addr_reg_n_6_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_64),
        .Q(\start_addr_reg_n_6_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_63),
        .Q(\start_addr_reg_n_6_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_6_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_6_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_6_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_6_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_6_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_6_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_6_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_6_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_6_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_6_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_6_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_6_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_6_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_6_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_6_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_6_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_6_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_73),
        .Q(\start_addr_reg_n_6_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_45),
        .Q(\start_addr_reg_n_6_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_44),
        .Q(\start_addr_reg_n_6_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_72),
        .Q(\start_addr_reg_n_6_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_71),
        .Q(\start_addr_reg_n_6_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_70),
        .Q(\start_addr_reg_n_6_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_69),
        .Q(\start_addr_reg_n_6_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_68),
        .Q(\start_addr_reg_n_6_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_67),
        .Q(\start_addr_reg_n_6_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_66),
        .Q(\start_addr_reg_n_6_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\m_axi_gmem1_AWLEN[3] [0]),
        .I1(throttl_cnt10_out__4),
        .I2(\throttl_cnt_reg[0]_0 ),
        .O(\throttl_cnt_reg[0] ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(throttl_cnt1),
        .I1(m_axi_gmem1_WREADY),
        .I2(m_axi_gmem1_WVALID),
        .I3(throttl_cnt10_out__4),
        .O(\throttl_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \throttl_cnt[7]_i_4 
       (.I0(AWVALID_Dummy),
        .I1(\m_axi_gmem1_AWLEN[3] [0]),
        .I2(\m_axi_gmem1_AWLEN[3] [1]),
        .I3(\m_axi_gmem1_AWLEN[3] [2]),
        .I4(\m_axi_gmem1_AWLEN[3] [3]),
        .I5(AWREADY_Dummy),
        .O(throttl_cnt10_out__4));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_15),
        .Q(wreq_handling_reg_n_6),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_supebkb
   (ram_reg_0,
    \tmp_18_reg_1691_reg[0] ,
    E,
    \tmp_24_reg_1731_reg[0] ,
    \tmp_23_reg_1721_reg[0] ,
    \tmp_56_reg_1736_reg[0] ,
    \tmp_52_reg_1696_reg[0] ,
    \tmp_53_reg_1706_reg[0] ,
    ram_reg_0_0,
    \reg_475_reg[0] ,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    O,
    \y_weight_1_2_2_reg_1761_reg[10] ,
    CO,
    \y_weight_1_2_2_reg_1761_reg[10]_0 ,
    y_weight_1_2_2_fu_1094_p2,
    x_weight_1_2_2_fu_1088_p2,
    q0,
    \y_weight_2_2_reg_1797_reg[7] ,
    \y_weight_2_2_reg_1797_reg[10] ,
    \y_weight_2_2_reg_1797_reg[10]_0 ,
    \y_weight_2_2_reg_1797_reg[10]_1 ,
    y_weight_2_2_fu_1316_p2,
    x_weight_2_2_fu_1310_p2,
    Q,
    ap_enable_reg_pp0_iter1_reg,
    \or_cond_mid2_reg_1613_reg[0] ,
    \tmp_1_mid2_reg_1603_reg[0] ,
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ,
    \exitcond_flatten_reg_1587_reg[0] ,
    ap_enable_reg_pp0_iter0,
    \gmem0_addr_read_reg_1671_reg[7] ,
    \gmem0_addr_1_read_reg_1661_reg[7] ,
    \tmp_51_reg_1686_reg[7] ,
    S,
    DI,
    \tmp13_reg_1751_reg[2] ,
    \tmp13_reg_1751_reg[6] ,
    \tmp13_reg_1751_reg[6]_0 ,
    \tmp_55_reg_1726_reg[7] ,
    \tmp13_reg_1751_reg[8] ,
    \tmp_54_reg_1716_reg[7] ,
    \tmp_18_reg_1691_reg[7] ,
    \tmp_18_reg_1691_reg[7]_0 ,
    \tmp8_reg_1782_reg[2] ,
    \tmp8_reg_1782_reg[2]_0 ,
    \tmp8_reg_1782_reg[6] ,
    \tmp8_reg_1782_reg[6]_0 ,
    \tmp_24_reg_1731_reg[7] ,
    \tmp8_reg_1782_reg[8] ,
    \tmp_23_reg_1721_reg[7] ,
    \tmp_56_reg_1736_reg[7] ,
    \tmp13_reg_1751_reg[1] ,
    \tmp_27_reg_1741_reg[7] ,
    \tmp8_reg_1782_reg[1] ,
    \tmp_55_reg_1726_reg[1] ,
    \tmp_24_reg_1731_reg[1] ,
    ap_clk,
    ce0,
    addr0,
    WEA,
    D,
    \tmp_24_reg_1731_reg[6] );
  output ram_reg_0;
  output \tmp_18_reg_1691_reg[0] ;
  output [0:0]E;
  output [0:0]\tmp_24_reg_1731_reg[0] ;
  output [0:0]\tmp_23_reg_1721_reg[0] ;
  output [0:0]\tmp_56_reg_1736_reg[0] ;
  output [0:0]\tmp_52_reg_1696_reg[0] ;
  output [0:0]\tmp_53_reg_1706_reg[0] ;
  output ram_reg_0_0;
  output \reg_475_reg[0] ;
  output ram_reg_0_1;
  output ram_reg_0_2;
  output ram_reg_0_3;
  output [3:0]O;
  output [3:0]\y_weight_1_2_2_reg_1761_reg[10] ;
  output [0:0]CO;
  output [0:0]\y_weight_1_2_2_reg_1761_reg[10]_0 ;
  output [10:0]y_weight_1_2_2_fu_1094_p2;
  output [10:0]x_weight_1_2_2_fu_1088_p2;
  output [7:0]q0;
  output [3:0]\y_weight_2_2_reg_1797_reg[7] ;
  output [3:0]\y_weight_2_2_reg_1797_reg[10] ;
  output [0:0]\y_weight_2_2_reg_1797_reg[10]_0 ;
  output [0:0]\y_weight_2_2_reg_1797_reg[10]_1 ;
  output [10:0]y_weight_2_2_fu_1316_p2;
  output [10:0]x_weight_2_2_fu_1310_p2;
  input [24:0]Q;
  input ap_enable_reg_pp0_iter1_reg;
  input \or_cond_mid2_reg_1613_reg[0] ;
  input \tmp_1_mid2_reg_1603_reg[0] ;
  input \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  input \exitcond_flatten_reg_1587_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input [7:0]\gmem0_addr_read_reg_1671_reg[7] ;
  input [7:0]\gmem0_addr_1_read_reg_1661_reg[7] ;
  input [7:0]\tmp_51_reg_1686_reg[7] ;
  input [0:0]S;
  input [2:0]DI;
  input [1:0]\tmp13_reg_1751_reg[2] ;
  input [3:0]\tmp13_reg_1751_reg[6] ;
  input [3:0]\tmp13_reg_1751_reg[6]_0 ;
  input [1:0]\tmp_55_reg_1726_reg[7] ;
  input [2:0]\tmp13_reg_1751_reg[8] ;
  input [2:0]\tmp_54_reg_1716_reg[7] ;
  input [7:0]\tmp_18_reg_1691_reg[7] ;
  input [0:0]\tmp_18_reg_1691_reg[7]_0 ;
  input [2:0]\tmp8_reg_1782_reg[2] ;
  input [1:0]\tmp8_reg_1782_reg[2]_0 ;
  input [3:0]\tmp8_reg_1782_reg[6] ;
  input [3:0]\tmp8_reg_1782_reg[6]_0 ;
  input [1:0]\tmp_24_reg_1731_reg[7] ;
  input [2:0]\tmp8_reg_1782_reg[8] ;
  input [2:0]\tmp_23_reg_1721_reg[7] ;
  input [7:0]\tmp_56_reg_1736_reg[7] ;
  input [1:0]\tmp13_reg_1751_reg[1] ;
  input [7:0]\tmp_27_reg_1741_reg[7] ;
  input [1:0]\tmp8_reg_1782_reg[1] ;
  input [1:0]\tmp_55_reg_1726_reg[1] ;
  input [1:0]\tmp_24_reg_1731_reg[1] ;
  input ap_clk;
  input ce0;
  input [12:0]addr0;
  input [0:0]WEA;
  input [7:0]D;
  input [7:0]\tmp_24_reg_1731_reg[6] ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [24:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [12:0]addr0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ce0;
  wire \exitcond_flatten_reg_1587_reg[0] ;
  wire [7:0]\gmem0_addr_1_read_reg_1661_reg[7] ;
  wire [7:0]\gmem0_addr_read_reg_1671_reg[7] ;
  wire \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  wire \or_cond_mid2_reg_1613_reg[0] ;
  wire [7:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire \reg_475_reg[0] ;
  wire [1:0]\tmp13_reg_1751_reg[1] ;
  wire [1:0]\tmp13_reg_1751_reg[2] ;
  wire [3:0]\tmp13_reg_1751_reg[6] ;
  wire [3:0]\tmp13_reg_1751_reg[6]_0 ;
  wire [2:0]\tmp13_reg_1751_reg[8] ;
  wire [1:0]\tmp8_reg_1782_reg[1] ;
  wire [2:0]\tmp8_reg_1782_reg[2] ;
  wire [1:0]\tmp8_reg_1782_reg[2]_0 ;
  wire [3:0]\tmp8_reg_1782_reg[6] ;
  wire [3:0]\tmp8_reg_1782_reg[6]_0 ;
  wire [2:0]\tmp8_reg_1782_reg[8] ;
  wire \tmp_18_reg_1691_reg[0] ;
  wire [7:0]\tmp_18_reg_1691_reg[7] ;
  wire [0:0]\tmp_18_reg_1691_reg[7]_0 ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  wire \tmp_1_mid2_reg_1603_reg[0] ;
  wire [0:0]\tmp_23_reg_1721_reg[0] ;
  wire [2:0]\tmp_23_reg_1721_reg[7] ;
  wire [0:0]\tmp_24_reg_1731_reg[0] ;
  wire [1:0]\tmp_24_reg_1731_reg[1] ;
  wire [7:0]\tmp_24_reg_1731_reg[6] ;
  wire [1:0]\tmp_24_reg_1731_reg[7] ;
  wire [7:0]\tmp_27_reg_1741_reg[7] ;
  wire [7:0]\tmp_51_reg_1686_reg[7] ;
  wire [0:0]\tmp_52_reg_1696_reg[0] ;
  wire [0:0]\tmp_53_reg_1706_reg[0] ;
  wire [2:0]\tmp_54_reg_1716_reg[7] ;
  wire [1:0]\tmp_55_reg_1726_reg[1] ;
  wire [1:0]\tmp_55_reg_1726_reg[7] ;
  wire [0:0]\tmp_56_reg_1736_reg[0] ;
  wire [7:0]\tmp_56_reg_1736_reg[7] ;
  wire [10:0]x_weight_1_2_2_fu_1088_p2;
  wire [10:0]x_weight_2_2_fu_1310_p2;
  wire [10:0]y_weight_1_2_2_fu_1094_p2;
  wire [3:0]\y_weight_1_2_2_reg_1761_reg[10] ;
  wire [0:0]\y_weight_1_2_2_reg_1761_reg[10]_0 ;
  wire [10:0]y_weight_2_2_fu_1316_p2;
  wire [3:0]\y_weight_2_2_reg_1797_reg[10] ;
  wire [0:0]\y_weight_2_2_reg_1797_reg[10]_0 ;
  wire [0:0]\y_weight_2_2_reg_1797_reg[10]_1 ;
  wire [3:0]\y_weight_2_2_reg_1797_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_supebkb_ram sobel_filter_supebkb_ram_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ce0(ce0),
        .\exitcond_flatten_reg_1587_reg[0] (\exitcond_flatten_reg_1587_reg[0] ),
        .\gmem0_addr_1_read_reg_1661_reg[7] (\gmem0_addr_1_read_reg_1661_reg[7] ),
        .\gmem0_addr_read_reg_1671_reg[7] (\gmem0_addr_read_reg_1671_reg[7] ),
        .\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] (\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .\or_cond_mid2_reg_1613_reg[0] (\or_cond_mid2_reg_1613_reg[0] ),
        .q0(q0),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_0_4(ram_reg_0_3),
        .\reg_475_reg[0] (\reg_475_reg[0] ),
        .\tmp13_reg_1751_reg[1] (\tmp13_reg_1751_reg[1] ),
        .\tmp13_reg_1751_reg[2] (\tmp13_reg_1751_reg[2] ),
        .\tmp13_reg_1751_reg[6] (\tmp13_reg_1751_reg[6] ),
        .\tmp13_reg_1751_reg[6]_0 (\tmp13_reg_1751_reg[6]_0 ),
        .\tmp13_reg_1751_reg[8] (\tmp13_reg_1751_reg[8] ),
        .\tmp8_reg_1782_reg[1] (\tmp8_reg_1782_reg[1] ),
        .\tmp8_reg_1782_reg[2] (\tmp8_reg_1782_reg[2] ),
        .\tmp8_reg_1782_reg[2]_0 (\tmp8_reg_1782_reg[2]_0 ),
        .\tmp8_reg_1782_reg[6] (\tmp8_reg_1782_reg[6] ),
        .\tmp8_reg_1782_reg[6]_0 (\tmp8_reg_1782_reg[6]_0 ),
        .\tmp8_reg_1782_reg[8] (\tmp8_reg_1782_reg[8] ),
        .\tmp_18_reg_1691_reg[0] (\tmp_18_reg_1691_reg[0] ),
        .\tmp_18_reg_1691_reg[7] (\tmp_18_reg_1691_reg[7] ),
        .\tmp_18_reg_1691_reg[7]_0 (\tmp_18_reg_1691_reg[7]_0 ),
        .\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] (\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .\tmp_1_mid2_reg_1603_reg[0] (\tmp_1_mid2_reg_1603_reg[0] ),
        .\tmp_23_reg_1721_reg[0] (\tmp_23_reg_1721_reg[0] ),
        .\tmp_23_reg_1721_reg[7] (\tmp_23_reg_1721_reg[7] ),
        .\tmp_24_reg_1731_reg[0] (\tmp_24_reg_1731_reg[0] ),
        .\tmp_24_reg_1731_reg[1] (\tmp_24_reg_1731_reg[1] ),
        .\tmp_24_reg_1731_reg[6] (\tmp_24_reg_1731_reg[6] ),
        .\tmp_24_reg_1731_reg[7] (\tmp_24_reg_1731_reg[7] ),
        .\tmp_27_reg_1741_reg[7] (\tmp_27_reg_1741_reg[7] ),
        .\tmp_51_reg_1686_reg[7] (\tmp_51_reg_1686_reg[7] ),
        .\tmp_52_reg_1696_reg[0] (\tmp_52_reg_1696_reg[0] ),
        .\tmp_53_reg_1706_reg[0] (\tmp_53_reg_1706_reg[0] ),
        .\tmp_54_reg_1716_reg[7] (\tmp_54_reg_1716_reg[7] ),
        .\tmp_55_reg_1726_reg[1] (\tmp_55_reg_1726_reg[1] ),
        .\tmp_55_reg_1726_reg[7] (\tmp_55_reg_1726_reg[7] ),
        .\tmp_56_reg_1736_reg[0] (\tmp_56_reg_1736_reg[0] ),
        .\tmp_56_reg_1736_reg[7] (\tmp_56_reg_1736_reg[7] ),
        .x_weight_1_2_2_fu_1088_p2(x_weight_1_2_2_fu_1088_p2),
        .x_weight_2_2_fu_1310_p2(x_weight_2_2_fu_1310_p2),
        .y_weight_1_2_2_fu_1094_p2(y_weight_1_2_2_fu_1094_p2),
        .\y_weight_1_2_2_reg_1761_reg[10] (\y_weight_1_2_2_reg_1761_reg[10] ),
        .\y_weight_1_2_2_reg_1761_reg[10]_0 (\y_weight_1_2_2_reg_1761_reg[10]_0 ),
        .y_weight_2_2_fu_1316_p2(y_weight_2_2_fu_1316_p2),
        .\y_weight_2_2_reg_1797_reg[10] (\y_weight_2_2_reg_1797_reg[10] ),
        .\y_weight_2_2_reg_1797_reg[10]_0 (\y_weight_2_2_reg_1797_reg[10]_0 ),
        .\y_weight_2_2_reg_1797_reg[10]_1 (\y_weight_2_2_reg_1797_reg[10]_1 ),
        .\y_weight_2_2_reg_1797_reg[7] (\y_weight_2_2_reg_1797_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_supebkb_ram
   (ram_reg_0_0,
    \tmp_18_reg_1691_reg[0] ,
    E,
    \tmp_24_reg_1731_reg[0] ,
    \tmp_23_reg_1721_reg[0] ,
    \tmp_56_reg_1736_reg[0] ,
    \tmp_52_reg_1696_reg[0] ,
    \tmp_53_reg_1706_reg[0] ,
    ram_reg_0_1,
    \reg_475_reg[0] ,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    O,
    \y_weight_1_2_2_reg_1761_reg[10] ,
    CO,
    \y_weight_1_2_2_reg_1761_reg[10]_0 ,
    y_weight_1_2_2_fu_1094_p2,
    x_weight_1_2_2_fu_1088_p2,
    q0,
    \y_weight_2_2_reg_1797_reg[7] ,
    \y_weight_2_2_reg_1797_reg[10] ,
    \y_weight_2_2_reg_1797_reg[10]_0 ,
    \y_weight_2_2_reg_1797_reg[10]_1 ,
    y_weight_2_2_fu_1316_p2,
    x_weight_2_2_fu_1310_p2,
    Q,
    ap_enable_reg_pp0_iter1_reg,
    \or_cond_mid2_reg_1613_reg[0] ,
    \tmp_1_mid2_reg_1603_reg[0] ,
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ,
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ,
    \exitcond_flatten_reg_1587_reg[0] ,
    ap_enable_reg_pp0_iter0,
    \gmem0_addr_read_reg_1671_reg[7] ,
    \gmem0_addr_1_read_reg_1661_reg[7] ,
    \tmp_51_reg_1686_reg[7] ,
    S,
    DI,
    \tmp13_reg_1751_reg[2] ,
    \tmp13_reg_1751_reg[6] ,
    \tmp13_reg_1751_reg[6]_0 ,
    \tmp_55_reg_1726_reg[7] ,
    \tmp13_reg_1751_reg[8] ,
    \tmp_54_reg_1716_reg[7] ,
    \tmp_18_reg_1691_reg[7] ,
    \tmp_18_reg_1691_reg[7]_0 ,
    \tmp8_reg_1782_reg[2] ,
    \tmp8_reg_1782_reg[2]_0 ,
    \tmp8_reg_1782_reg[6] ,
    \tmp8_reg_1782_reg[6]_0 ,
    \tmp_24_reg_1731_reg[7] ,
    \tmp8_reg_1782_reg[8] ,
    \tmp_23_reg_1721_reg[7] ,
    \tmp_56_reg_1736_reg[7] ,
    \tmp13_reg_1751_reg[1] ,
    \tmp_27_reg_1741_reg[7] ,
    \tmp8_reg_1782_reg[1] ,
    \tmp_55_reg_1726_reg[1] ,
    \tmp_24_reg_1731_reg[1] ,
    ap_clk,
    ce0,
    addr0,
    WEA,
    D,
    \tmp_24_reg_1731_reg[6] );
  output ram_reg_0_0;
  output \tmp_18_reg_1691_reg[0] ;
  output [0:0]E;
  output [0:0]\tmp_24_reg_1731_reg[0] ;
  output [0:0]\tmp_23_reg_1721_reg[0] ;
  output [0:0]\tmp_56_reg_1736_reg[0] ;
  output [0:0]\tmp_52_reg_1696_reg[0] ;
  output [0:0]\tmp_53_reg_1706_reg[0] ;
  output ram_reg_0_1;
  output \reg_475_reg[0] ;
  output ram_reg_0_2;
  output ram_reg_0_3;
  output ram_reg_0_4;
  output [3:0]O;
  output [3:0]\y_weight_1_2_2_reg_1761_reg[10] ;
  output [0:0]CO;
  output [0:0]\y_weight_1_2_2_reg_1761_reg[10]_0 ;
  output [10:0]y_weight_1_2_2_fu_1094_p2;
  output [10:0]x_weight_1_2_2_fu_1088_p2;
  output [7:0]q0;
  output [3:0]\y_weight_2_2_reg_1797_reg[7] ;
  output [3:0]\y_weight_2_2_reg_1797_reg[10] ;
  output [0:0]\y_weight_2_2_reg_1797_reg[10]_0 ;
  output [0:0]\y_weight_2_2_reg_1797_reg[10]_1 ;
  output [10:0]y_weight_2_2_fu_1316_p2;
  output [10:0]x_weight_2_2_fu_1310_p2;
  input [24:0]Q;
  input ap_enable_reg_pp0_iter1_reg;
  input \or_cond_mid2_reg_1613_reg[0] ;
  input \tmp_1_mid2_reg_1603_reg[0] ;
  input \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  input \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  input \exitcond_flatten_reg_1587_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input [7:0]\gmem0_addr_read_reg_1671_reg[7] ;
  input [7:0]\gmem0_addr_1_read_reg_1661_reg[7] ;
  input [7:0]\tmp_51_reg_1686_reg[7] ;
  input [0:0]S;
  input [2:0]DI;
  input [1:0]\tmp13_reg_1751_reg[2] ;
  input [3:0]\tmp13_reg_1751_reg[6] ;
  input [3:0]\tmp13_reg_1751_reg[6]_0 ;
  input [1:0]\tmp_55_reg_1726_reg[7] ;
  input [2:0]\tmp13_reg_1751_reg[8] ;
  input [2:0]\tmp_54_reg_1716_reg[7] ;
  input [7:0]\tmp_18_reg_1691_reg[7] ;
  input [0:0]\tmp_18_reg_1691_reg[7]_0 ;
  input [2:0]\tmp8_reg_1782_reg[2] ;
  input [1:0]\tmp8_reg_1782_reg[2]_0 ;
  input [3:0]\tmp8_reg_1782_reg[6] ;
  input [3:0]\tmp8_reg_1782_reg[6]_0 ;
  input [1:0]\tmp_24_reg_1731_reg[7] ;
  input [2:0]\tmp8_reg_1782_reg[8] ;
  input [2:0]\tmp_23_reg_1721_reg[7] ;
  input [7:0]\tmp_56_reg_1736_reg[7] ;
  input [1:0]\tmp13_reg_1751_reg[1] ;
  input [7:0]\tmp_27_reg_1741_reg[7] ;
  input [1:0]\tmp8_reg_1782_reg[1] ;
  input [1:0]\tmp_55_reg_1726_reg[1] ;
  input [1:0]\tmp_24_reg_1731_reg[1] ;
  input ap_clk;
  input ce0;
  input [12:0]addr0;
  input [0:0]WEA;
  input [7:0]D;
  input [7:0]\tmp_24_reg_1731_reg[6] ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [24:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [12:0]addr0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ce0;
  wire \exitcond_flatten_reg_1587_reg[0] ;
  wire [7:0]\gmem0_addr_1_read_reg_1661_reg[7] ;
  wire [7:0]\gmem0_addr_read_reg_1671_reg[7] ;
  wire \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ;
  wire \or_cond_mid2_reg_1613_reg[0] ;
  wire [0:0]p_2_in;
  wire [7:0]q0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_i_15_n_6;
  wire ram_reg_0_i_16_n_6;
  wire ram_reg_0_i_17_n_6;
  wire ram_reg_0_i_18_n_6;
  wire ram_reg_0_i_26_n_6;
  wire ram_reg_0_i_27_n_6;
  wire ram_reg_0_i_28_n_6;
  wire ram_reg_0_i_29_n_6;
  wire ram_reg_0_i_30_n_6;
  wire ram_reg_0_i_31_n_6;
  wire ram_reg_1_i_1_n_6;
  wire ram_reg_1_i_2_n_6;
  wire ram_reg_1_i_3_n_6;
  wire ram_reg_1_i_4_n_6;
  wire \reg_475_reg[0] ;
  wire [1:0]\tmp13_reg_1751_reg[1] ;
  wire [1:0]\tmp13_reg_1751_reg[2] ;
  wire [3:0]\tmp13_reg_1751_reg[6] ;
  wire [3:0]\tmp13_reg_1751_reg[6]_0 ;
  wire [2:0]\tmp13_reg_1751_reg[8] ;
  wire [1:0]\tmp8_reg_1782_reg[1] ;
  wire [2:0]\tmp8_reg_1782_reg[2] ;
  wire [1:0]\tmp8_reg_1782_reg[2]_0 ;
  wire [3:0]\tmp8_reg_1782_reg[6] ;
  wire [3:0]\tmp8_reg_1782_reg[6]_0 ;
  wire [2:0]\tmp8_reg_1782_reg[8] ;
  wire \tmp_18_reg_1691_reg[0] ;
  wire [7:0]\tmp_18_reg_1691_reg[7] ;
  wire [0:0]\tmp_18_reg_1691_reg[7]_0 ;
  wire \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ;
  wire \tmp_1_mid2_reg_1603_reg[0] ;
  wire \tmp_22_reg_1802[0]_i_10_n_6 ;
  wire \tmp_22_reg_1802[0]_i_16_n_6 ;
  wire \tmp_22_reg_1802[0]_i_17_n_6 ;
  wire \tmp_22_reg_1802[0]_i_18_n_6 ;
  wire \tmp_22_reg_1802[0]_i_19_n_6 ;
  wire \tmp_22_reg_1802[0]_i_7_n_6 ;
  wire \tmp_22_reg_1802[0]_i_8_n_6 ;
  wire \tmp_22_reg_1802[0]_i_9_n_6 ;
  wire \tmp_22_reg_1802_reg[0]_i_2_n_8 ;
  wire \tmp_22_reg_1802_reg[0]_i_2_n_9 ;
  wire \tmp_22_reg_1802_reg[0]_i_3_n_6 ;
  wire \tmp_22_reg_1802_reg[0]_i_3_n_7 ;
  wire \tmp_22_reg_1802_reg[0]_i_3_n_8 ;
  wire \tmp_22_reg_1802_reg[0]_i_3_n_9 ;
  wire \tmp_22_reg_1802_reg[0]_i_6_n_6 ;
  wire \tmp_22_reg_1802_reg[0]_i_6_n_7 ;
  wire \tmp_22_reg_1802_reg[0]_i_6_n_8 ;
  wire \tmp_22_reg_1802_reg[0]_i_6_n_9 ;
  wire [0:0]\tmp_23_reg_1721_reg[0] ;
  wire [2:0]\tmp_23_reg_1721_reg[7] ;
  wire [0:0]\tmp_24_reg_1731_reg[0] ;
  wire [1:0]\tmp_24_reg_1731_reg[1] ;
  wire [7:0]\tmp_24_reg_1731_reg[6] ;
  wire [1:0]\tmp_24_reg_1731_reg[7] ;
  wire [7:0]\tmp_27_reg_1741_reg[7] ;
  wire \tmp_32_reg_1766[0]_i_10_n_6 ;
  wire \tmp_32_reg_1766[0]_i_16_n_6 ;
  wire \tmp_32_reg_1766[0]_i_17_n_6 ;
  wire \tmp_32_reg_1766[0]_i_18_n_6 ;
  wire \tmp_32_reg_1766[0]_i_19_n_6 ;
  wire \tmp_32_reg_1766[0]_i_7_n_6 ;
  wire \tmp_32_reg_1766[0]_i_8_n_6 ;
  wire \tmp_32_reg_1766[0]_i_9_n_6 ;
  wire \tmp_32_reg_1766_reg[0]_i_2_n_8 ;
  wire \tmp_32_reg_1766_reg[0]_i_2_n_9 ;
  wire \tmp_32_reg_1766_reg[0]_i_3_n_6 ;
  wire \tmp_32_reg_1766_reg[0]_i_3_n_7 ;
  wire \tmp_32_reg_1766_reg[0]_i_3_n_8 ;
  wire \tmp_32_reg_1766_reg[0]_i_3_n_9 ;
  wire \tmp_32_reg_1766_reg[0]_i_6_n_6 ;
  wire \tmp_32_reg_1766_reg[0]_i_6_n_7 ;
  wire \tmp_32_reg_1766_reg[0]_i_6_n_8 ;
  wire \tmp_32_reg_1766_reg[0]_i_6_n_9 ;
  wire [7:0]\tmp_51_reg_1686_reg[7] ;
  wire [0:0]\tmp_52_reg_1696_reg[0] ;
  wire [0:0]\tmp_53_reg_1706_reg[0] ;
  wire [2:0]\tmp_54_reg_1716_reg[7] ;
  wire [1:0]\tmp_55_reg_1726_reg[1] ;
  wire [1:0]\tmp_55_reg_1726_reg[7] ;
  wire [0:0]\tmp_56_reg_1736_reg[0] ;
  wire [7:0]\tmp_56_reg_1736_reg[7] ;
  wire [10:0]x_weight_1_2_2_fu_1088_p2;
  wire [10:0]x_weight_2_2_fu_1310_p2;
  wire [10:0]y_weight_1_2_2_fu_1094_p2;
  wire \y_weight_1_2_2_reg_1761[0]_i_12_n_6 ;
  wire \y_weight_1_2_2_reg_1761[0]_i_13_n_6 ;
  wire \y_weight_1_2_2_reg_1761[0]_i_14_n_6 ;
  wire \y_weight_1_2_2_reg_1761[0]_i_15_n_6 ;
  wire \y_weight_1_2_2_reg_1761[0]_i_16_n_6 ;
  wire \y_weight_1_2_2_reg_1761[0]_i_17_n_6 ;
  wire \y_weight_1_2_2_reg_1761[0]_i_18_n_6 ;
  wire \y_weight_1_2_2_reg_1761[0]_i_5_n_6 ;
  wire \y_weight_1_2_2_reg_1761[0]_i_8_n_6 ;
  wire \y_weight_1_2_2_reg_1761[0]_i_9_n_6 ;
  wire \y_weight_1_2_2_reg_1761[10]_i_10_n_6 ;
  wire \y_weight_1_2_2_reg_1761[10]_i_11_n_6 ;
  wire \y_weight_1_2_2_reg_1761[10]_i_12_n_6 ;
  wire \y_weight_1_2_2_reg_1761[10]_i_13_n_6 ;
  wire \y_weight_1_2_2_reg_1761[10]_i_14_n_6 ;
  wire \y_weight_1_2_2_reg_1761[10]_i_15_n_6 ;
  wire \y_weight_1_2_2_reg_1761[10]_i_16_n_6 ;
  wire \y_weight_1_2_2_reg_1761[10]_i_17_n_6 ;
  wire \y_weight_1_2_2_reg_1761_reg[0]_i_10_n_6 ;
  wire \y_weight_1_2_2_reg_1761_reg[0]_i_10_n_7 ;
  wire \y_weight_1_2_2_reg_1761_reg[0]_i_10_n_8 ;
  wire \y_weight_1_2_2_reg_1761_reg[0]_i_10_n_9 ;
  wire \y_weight_1_2_2_reg_1761_reg[0]_i_1_n_6 ;
  wire \y_weight_1_2_2_reg_1761_reg[0]_i_1_n_7 ;
  wire \y_weight_1_2_2_reg_1761_reg[0]_i_1_n_8 ;
  wire \y_weight_1_2_2_reg_1761_reg[0]_i_1_n_9 ;
  wire [3:0]\y_weight_1_2_2_reg_1761_reg[10] ;
  wire [0:0]\y_weight_1_2_2_reg_1761_reg[10]_0 ;
  wire \y_weight_1_2_2_reg_1761_reg[10]_i_2_n_8 ;
  wire \y_weight_1_2_2_reg_1761_reg[10]_i_2_n_9 ;
  wire \y_weight_1_2_2_reg_1761_reg[10]_i_8_n_6 ;
  wire \y_weight_1_2_2_reg_1761_reg[10]_i_8_n_7 ;
  wire \y_weight_1_2_2_reg_1761_reg[10]_i_8_n_8 ;
  wire \y_weight_1_2_2_reg_1761_reg[10]_i_8_n_9 ;
  wire \y_weight_1_2_2_reg_1761_reg[4]_i_1_n_6 ;
  wire \y_weight_1_2_2_reg_1761_reg[4]_i_1_n_7 ;
  wire \y_weight_1_2_2_reg_1761_reg[4]_i_1_n_8 ;
  wire \y_weight_1_2_2_reg_1761_reg[4]_i_1_n_9 ;
  wire [10:0]y_weight_2_2_fu_1316_p2;
  wire \y_weight_2_2_reg_1797[0]_i_13_n_6 ;
  wire \y_weight_2_2_reg_1797[0]_i_14_n_6 ;
  wire \y_weight_2_2_reg_1797[0]_i_15_n_6 ;
  wire \y_weight_2_2_reg_1797[0]_i_16_n_6 ;
  wire \y_weight_2_2_reg_1797[0]_i_17_n_6 ;
  wire \y_weight_2_2_reg_1797[0]_i_18_n_6 ;
  wire \y_weight_2_2_reg_1797[0]_i_19_n_6 ;
  wire \y_weight_2_2_reg_1797[0]_i_5_n_6 ;
  wire \y_weight_2_2_reg_1797[0]_i_8_n_6 ;
  wire \y_weight_2_2_reg_1797[0]_i_9_n_6 ;
  wire \y_weight_2_2_reg_1797[10]_i_10_n_6 ;
  wire \y_weight_2_2_reg_1797[10]_i_11_n_6 ;
  wire \y_weight_2_2_reg_1797[10]_i_12_n_6 ;
  wire \y_weight_2_2_reg_1797[10]_i_13_n_6 ;
  wire \y_weight_2_2_reg_1797[10]_i_14_n_6 ;
  wire \y_weight_2_2_reg_1797[10]_i_15_n_6 ;
  wire \y_weight_2_2_reg_1797[10]_i_16_n_6 ;
  wire \y_weight_2_2_reg_1797[10]_i_17_n_6 ;
  wire \y_weight_2_2_reg_1797_reg[0]_i_10_n_6 ;
  wire \y_weight_2_2_reg_1797_reg[0]_i_10_n_7 ;
  wire \y_weight_2_2_reg_1797_reg[0]_i_10_n_8 ;
  wire \y_weight_2_2_reg_1797_reg[0]_i_10_n_9 ;
  wire \y_weight_2_2_reg_1797_reg[0]_i_1_n_6 ;
  wire \y_weight_2_2_reg_1797_reg[0]_i_1_n_7 ;
  wire \y_weight_2_2_reg_1797_reg[0]_i_1_n_8 ;
  wire \y_weight_2_2_reg_1797_reg[0]_i_1_n_9 ;
  wire [3:0]\y_weight_2_2_reg_1797_reg[10] ;
  wire [0:0]\y_weight_2_2_reg_1797_reg[10]_0 ;
  wire [0:0]\y_weight_2_2_reg_1797_reg[10]_1 ;
  wire \y_weight_2_2_reg_1797_reg[10]_i_2_n_8 ;
  wire \y_weight_2_2_reg_1797_reg[10]_i_2_n_9 ;
  wire \y_weight_2_2_reg_1797_reg[10]_i_8_n_6 ;
  wire \y_weight_2_2_reg_1797_reg[10]_i_8_n_7 ;
  wire \y_weight_2_2_reg_1797_reg[10]_i_8_n_8 ;
  wire \y_weight_2_2_reg_1797_reg[10]_i_8_n_9 ;
  wire \y_weight_2_2_reg_1797_reg[4]_i_1_n_6 ;
  wire \y_weight_2_2_reg_1797_reg[4]_i_1_n_7 ;
  wire \y_weight_2_2_reg_1797_reg[4]_i_1_n_8 ;
  wire \y_weight_2_2_reg_1797_reg[4]_i_1_n_9 ;
  wire [3:0]\y_weight_2_2_reg_1797_reg[7] ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire [3:2]\NLW_tmp_22_reg_1802_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_22_reg_1802_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_32_reg_1766_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_32_reg_1766_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_y_weight_1_2_2_reg_1761_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_weight_1_2_2_reg_1761_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_y_weight_1_2_2_reg_1761_reg[10]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_y_weight_1_2_2_reg_1761_reg[10]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_y_weight_2_2_reg_1797_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_weight_2_2_reg_1797_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_y_weight_2_2_reg_1797_reg[10]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_y_weight_2_2_reg_1797_reg[10]_i_9_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "61440" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr0,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0_i_15_n_6,ram_reg_0_i_16_n_6,ram_reg_0_i_17_n_6,ram_reg_0_i_18_n_6}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:4],q0[3:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_15
       (.I0(\gmem0_addr_read_reg_1671_reg[7] [3]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\gmem0_addr_1_read_reg_1661_reg[7] [3]),
        .O(ram_reg_0_i_15_n_6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_16
       (.I0(\gmem0_addr_read_reg_1671_reg[7] [2]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\gmem0_addr_1_read_reg_1661_reg[7] [2]),
        .O(ram_reg_0_i_16_n_6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_17
       (.I0(\gmem0_addr_read_reg_1671_reg[7] [1]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\gmem0_addr_1_read_reg_1661_reg[7] [1]),
        .O(ram_reg_0_i_17_n_6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_18
       (.I0(\gmem0_addr_read_reg_1671_reg[7] [0]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\gmem0_addr_1_read_reg_1661_reg[7] [0]),
        .O(ram_reg_0_i_18_n_6));
  LUT6 #(
    .INIT(64'h0000000000550155)) 
    ram_reg_0_i_20
       (.I0(ram_reg_0_i_26_n_6),
        .I1(Q[13]),
        .I2(Q[22]),
        .I3(\tmp_18_reg_1691_reg[0] ),
        .I4(Q[19]),
        .I5(ram_reg_0_i_27_n_6),
        .O(ram_reg_0_0));
  LUT6 #(
    .INIT(64'hDCDCFCDCDCDCDCDC)) 
    ram_reg_0_i_21
       (.I0(ram_reg_0_i_28_n_6),
        .I1(ram_reg_0_i_29_n_6),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I4(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .I5(Q[9]),
        .O(ram_reg_0_1));
  LUT6 #(
    .INIT(64'h0404040004040404)) 
    ram_reg_0_i_22
       (.I0(\tmp_1_mid2_reg_1603_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(Q[24]),
        .I4(Q[15]),
        .I5(ram_reg_0_i_30_n_6),
        .O(ram_reg_0_2));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ram_reg_0_i_23
       (.I0(\exitcond_flatten_reg_1587_reg[0] ),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(Q[10]),
        .I3(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_3));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    ram_reg_0_i_24
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\tmp_1_mid2_reg_1603_reg[0] ),
        .I3(\or_cond_mid2_reg_1613_reg[0] ),
        .I4(\exitcond_flatten_reg_1587_reg[0] ),
        .O(ram_reg_0_4));
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_0_i_26
       (.I0(Q[12]),
        .I1(\exitcond_flatten_reg_1587_reg[0] ),
        .I2(\or_cond_mid2_reg_1613_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_26_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_i_27
       (.I0(E),
        .I1(\tmp_24_reg_1731_reg[0] ),
        .I2(\tmp_23_reg_1721_reg[0] ),
        .I3(\tmp_56_reg_1736_reg[0] ),
        .I4(\tmp_52_reg_1696_reg[0] ),
        .I5(\tmp_53_reg_1706_reg[0] ),
        .O(ram_reg_0_i_27_n_6));
  LUT6 #(
    .INIT(64'hCCCCCCCCCECECEFE)) 
    ram_reg_0_i_28
       (.I0(ram_reg_0_i_31_n_6),
        .I1(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(Q[5]),
        .I4(Q[8]),
        .I5(Q[2]),
        .O(ram_reg_0_i_28_n_6));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_0_i_29
       (.I0(\reg_475_reg[0] ),
        .I1(Q[17]),
        .I2(Q[14]),
        .I3(Q[23]),
        .I4(Q[20]),
        .I5(Q[11]),
        .O(ram_reg_0_i_29_n_6));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    ram_reg_0_i_30
       (.I0(Q[16]),
        .I1(Q[12]),
        .I2(Q[18]),
        .I3(Q[21]),
        .I4(\or_cond_mid2_reg_1613_reg[0] ),
        .O(ram_reg_0_i_30_n_6));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_i_31
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(ram_reg_0_i_31_n_6));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "61440" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,addr0,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1_i_1_n_6,ram_reg_1_i_2_n_6,ram_reg_1_i_3_n_6,ram_reg_1_i_4_n_6}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:4],q0[7:4]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_1
       (.I0(\gmem0_addr_read_reg_1671_reg[7] [7]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\gmem0_addr_1_read_reg_1661_reg[7] [7]),
        .O(ram_reg_1_i_1_n_6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_2
       (.I0(\gmem0_addr_read_reg_1671_reg[7] [6]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\gmem0_addr_1_read_reg_1661_reg[7] [6]),
        .O(ram_reg_1_i_2_n_6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_3
       (.I0(\gmem0_addr_read_reg_1671_reg[7] [5]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\gmem0_addr_1_read_reg_1661_reg[7] [5]),
        .O(ram_reg_1_i_3_n_6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_4
       (.I0(\gmem0_addr_read_reg_1671_reg[7] [4]),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\gmem0_addr_1_read_reg_1661_reg[7] [4]),
        .O(ram_reg_1_i_4_n_6));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \reg_475[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\tmp_1_mid2_reg_1603_reg[0] ),
        .I2(\or_cond_mid2_reg_1613_reg[0] ),
        .I3(\exitcond_flatten_reg_1587_reg[0] ),
        .O(\reg_475_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \tmp_18_reg_1691[7]_i_2 
       (.I0(\tmp_1_mid2_reg_1603_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\exitcond_flatten_reg_1587_reg[0] ),
        .I3(\or_cond_mid2_reg_1613_reg[0] ),
        .O(\tmp_18_reg_1691_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1802[0]_i_10 
       (.I0(q0[4]),
        .I1(\tmp_24_reg_1731_reg[6] [4]),
        .O(\tmp_22_reg_1802[0]_i_10_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1802[0]_i_16 
       (.I0(q0[3]),
        .I1(\tmp_24_reg_1731_reg[6] [3]),
        .O(\tmp_22_reg_1802[0]_i_16_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1802[0]_i_17 
       (.I0(q0[2]),
        .I1(\tmp_24_reg_1731_reg[6] [2]),
        .O(\tmp_22_reg_1802[0]_i_17_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1802[0]_i_18 
       (.I0(q0[1]),
        .I1(\tmp_24_reg_1731_reg[6] [1]),
        .O(\tmp_22_reg_1802[0]_i_18_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1802[0]_i_19 
       (.I0(q0[0]),
        .I1(\tmp_24_reg_1731_reg[6] [0]),
        .O(\tmp_22_reg_1802[0]_i_19_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1802[0]_i_7 
       (.I0(q0[7]),
        .I1(\tmp_24_reg_1731_reg[6] [7]),
        .O(\tmp_22_reg_1802[0]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1802[0]_i_8 
       (.I0(q0[6]),
        .I1(\tmp_24_reg_1731_reg[6] [6]),
        .O(\tmp_22_reg_1802[0]_i_8_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1802[0]_i_9 
       (.I0(q0[5]),
        .I1(\tmp_24_reg_1731_reg[6] [5]),
        .O(\tmp_22_reg_1802[0]_i_9_n_6 ));
  CARRY4 \tmp_22_reg_1802_reg[0]_i_2 
       (.CI(\tmp_22_reg_1802_reg[0]_i_3_n_6 ),
        .CO({\NLW_tmp_22_reg_1802_reg[0]_i_2_CO_UNCONNECTED [3:2],\tmp_22_reg_1802_reg[0]_i_2_n_8 ,\tmp_22_reg_1802_reg[0]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_22_reg_1802_reg[0]_i_2_O_UNCONNECTED [3],x_weight_2_2_fu_1310_p2[10:8]}),
        .S({1'b0,\tmp_23_reg_1721_reg[7] }));
  CARRY4 \tmp_22_reg_1802_reg[0]_i_3 
       (.CI(\tmp_22_reg_1802_reg[0]_i_6_n_6 ),
        .CO({\tmp_22_reg_1802_reg[0]_i_3_n_6 ,\tmp_22_reg_1802_reg[0]_i_3_n_7 ,\tmp_22_reg_1802_reg[0]_i_3_n_8 ,\tmp_22_reg_1802_reg[0]_i_3_n_9 }),
        .CYINIT(1'b0),
        .DI(q0[7:4]),
        .O(x_weight_2_2_fu_1310_p2[7:4]),
        .S({\tmp_22_reg_1802[0]_i_7_n_6 ,\tmp_22_reg_1802[0]_i_8_n_6 ,\tmp_22_reg_1802[0]_i_9_n_6 ,\tmp_22_reg_1802[0]_i_10_n_6 }));
  CARRY4 \tmp_22_reg_1802_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\tmp_22_reg_1802_reg[0]_i_6_n_6 ,\tmp_22_reg_1802_reg[0]_i_6_n_7 ,\tmp_22_reg_1802_reg[0]_i_6_n_8 ,\tmp_22_reg_1802_reg[0]_i_6_n_9 }),
        .CYINIT(1'b0),
        .DI(q0[3:0]),
        .O(x_weight_2_2_fu_1310_p2[3:0]),
        .S({\tmp_22_reg_1802[0]_i_16_n_6 ,\tmp_22_reg_1802[0]_i_17_n_6 ,\tmp_22_reg_1802[0]_i_18_n_6 ,\tmp_22_reg_1802[0]_i_19_n_6 }));
  LUT4 #(
    .INIT(16'h0080)) 
    \tmp_23_reg_1721[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(Q[0]),
        .I2(\or_cond_mid2_reg_1613_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .O(\tmp_23_reg_1721_reg[0] ));
  LUT4 #(
    .INIT(16'h0080)) 
    \tmp_24_reg_1731[7]_i_1 
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .O(\tmp_24_reg_1731_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \tmp_27_reg_1741[7]_i_1 
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_1766[0]_i_10 
       (.I0(q0[4]),
        .I1(D[4]),
        .O(\tmp_32_reg_1766[0]_i_10_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_1766[0]_i_16 
       (.I0(q0[3]),
        .I1(D[3]),
        .O(\tmp_32_reg_1766[0]_i_16_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_1766[0]_i_17 
       (.I0(q0[2]),
        .I1(D[2]),
        .O(\tmp_32_reg_1766[0]_i_17_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_1766[0]_i_18 
       (.I0(q0[1]),
        .I1(D[1]),
        .O(\tmp_32_reg_1766[0]_i_18_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_1766[0]_i_19 
       (.I0(q0[0]),
        .I1(D[0]),
        .O(\tmp_32_reg_1766[0]_i_19_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_1766[0]_i_7 
       (.I0(q0[7]),
        .I1(D[7]),
        .O(\tmp_32_reg_1766[0]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_1766[0]_i_8 
       (.I0(q0[6]),
        .I1(D[6]),
        .O(\tmp_32_reg_1766[0]_i_8_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_1766[0]_i_9 
       (.I0(q0[5]),
        .I1(D[5]),
        .O(\tmp_32_reg_1766[0]_i_9_n_6 ));
  CARRY4 \tmp_32_reg_1766_reg[0]_i_2 
       (.CI(\tmp_32_reg_1766_reg[0]_i_3_n_6 ),
        .CO({\NLW_tmp_32_reg_1766_reg[0]_i_2_CO_UNCONNECTED [3:2],\tmp_32_reg_1766_reg[0]_i_2_n_8 ,\tmp_32_reg_1766_reg[0]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_32_reg_1766_reg[0]_i_2_O_UNCONNECTED [3],x_weight_1_2_2_fu_1088_p2[10:8]}),
        .S({1'b0,\tmp_54_reg_1716_reg[7] }));
  CARRY4 \tmp_32_reg_1766_reg[0]_i_3 
       (.CI(\tmp_32_reg_1766_reg[0]_i_6_n_6 ),
        .CO({\tmp_32_reg_1766_reg[0]_i_3_n_6 ,\tmp_32_reg_1766_reg[0]_i_3_n_7 ,\tmp_32_reg_1766_reg[0]_i_3_n_8 ,\tmp_32_reg_1766_reg[0]_i_3_n_9 }),
        .CYINIT(1'b0),
        .DI(q0[7:4]),
        .O(x_weight_1_2_2_fu_1088_p2[7:4]),
        .S({\tmp_32_reg_1766[0]_i_7_n_6 ,\tmp_32_reg_1766[0]_i_8_n_6 ,\tmp_32_reg_1766[0]_i_9_n_6 ,\tmp_32_reg_1766[0]_i_10_n_6 }));
  CARRY4 \tmp_32_reg_1766_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\tmp_32_reg_1766_reg[0]_i_6_n_6 ,\tmp_32_reg_1766_reg[0]_i_6_n_7 ,\tmp_32_reg_1766_reg[0]_i_6_n_8 ,\tmp_32_reg_1766_reg[0]_i_6_n_9 }),
        .CYINIT(1'b0),
        .DI(q0[3:0]),
        .O(x_weight_1_2_2_fu_1088_p2[3:0]),
        .S({\tmp_32_reg_1766[0]_i_16_n_6 ,\tmp_32_reg_1766[0]_i_17_n_6 ,\tmp_32_reg_1766[0]_i_18_n_6 ,\tmp_32_reg_1766[0]_i_19_n_6 }));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \tmp_52_reg_1696[7]_i_1 
       (.I0(Q[18]),
        .I1(\exitcond_flatten_reg_1587_reg[0] ),
        .I2(\or_cond_mid2_reg_1613_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\tmp_52_reg_1696_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \tmp_53_reg_1706[7]_i_1 
       (.I0(Q[21]),
        .I1(\exitcond_flatten_reg_1587_reg[0] ),
        .I2(\or_cond_mid2_reg_1613_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\tmp_53_reg_1706_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \tmp_56_reg_1736[7]_i_1 
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0] ),
        .O(\tmp_56_reg_1736_reg[0] ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_1_2_2_reg_1761[0]_i_12 
       (.I0(\tmp_56_reg_1736_reg[7] [2]),
        .I1(q0[3]),
        .I2(\tmp_51_reg_1686_reg[7] [2]),
        .O(\y_weight_1_2_2_reg_1761[0]_i_12_n_6 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_1_2_2_reg_1761[0]_i_13 
       (.I0(\tmp_56_reg_1736_reg[7] [1]),
        .I1(q0[2]),
        .I2(\tmp_51_reg_1686_reg[7] [1]),
        .O(\y_weight_1_2_2_reg_1761[0]_i_13_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_1_2_2_reg_1761[0]_i_14 
       (.I0(\tmp_51_reg_1686_reg[7] [1]),
        .I1(\tmp_56_reg_1736_reg[7] [1]),
        .I2(q0[2]),
        .O(\y_weight_1_2_2_reg_1761[0]_i_14_n_6 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_1_2_2_reg_1761[0]_i_15 
       (.I0(\tmp_56_reg_1736_reg[7] [3]),
        .I1(q0[4]),
        .I2(\tmp_51_reg_1686_reg[7] [3]),
        .I3(\y_weight_1_2_2_reg_1761[0]_i_12_n_6 ),
        .O(\y_weight_1_2_2_reg_1761[0]_i_15_n_6 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_1_2_2_reg_1761[0]_i_16 
       (.I0(\tmp_56_reg_1736_reg[7] [2]),
        .I1(q0[3]),
        .I2(\tmp_51_reg_1686_reg[7] [2]),
        .I3(\y_weight_1_2_2_reg_1761[0]_i_13_n_6 ),
        .O(\y_weight_1_2_2_reg_1761[0]_i_16_n_6 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \y_weight_1_2_2_reg_1761[0]_i_17 
       (.I0(\tmp_56_reg_1736_reg[7] [1]),
        .I1(q0[2]),
        .I2(\tmp_51_reg_1686_reg[7] [1]),
        .I3(q0[1]),
        .I4(\tmp_56_reg_1736_reg[7] [0]),
        .O(\y_weight_1_2_2_reg_1761[0]_i_17_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_1_2_2_reg_1761[0]_i_18 
       (.I0(\tmp_56_reg_1736_reg[7] [0]),
        .I1(q0[1]),
        .I2(\tmp_51_reg_1686_reg[7] [0]),
        .O(\y_weight_1_2_2_reg_1761[0]_i_18_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_2_reg_1761[0]_i_5 
       (.I0(q0[0]),
        .I1(\tmp13_reg_1751_reg[1] [0]),
        .O(\y_weight_1_2_2_reg_1761[0]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'h69696996)) 
    \y_weight_1_2_2_reg_1761[0]_i_8 
       (.I0(\tmp_55_reg_1726_reg[1] [1]),
        .I1(O[0]),
        .I2(\tmp13_reg_1751_reg[1] [1]),
        .I3(q0[0]),
        .I4(\tmp13_reg_1751_reg[1] [0]),
        .O(\y_weight_1_2_2_reg_1761[0]_i_8_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_1_2_2_reg_1761[0]_i_9 
       (.I0(q0[0]),
        .I1(\tmp13_reg_1751_reg[1] [0]),
        .I2(\tmp_55_reg_1726_reg[1] [0]),
        .O(\y_weight_1_2_2_reg_1761[0]_i_9_n_6 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_1_2_2_reg_1761[10]_i_10 
       (.I0(\tmp_56_reg_1736_reg[7] [6]),
        .I1(q0[7]),
        .I2(\tmp_51_reg_1686_reg[7] [6]),
        .O(\y_weight_1_2_2_reg_1761[10]_i_10_n_6 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_1_2_2_reg_1761[10]_i_11 
       (.I0(\tmp_56_reg_1736_reg[7] [5]),
        .I1(q0[6]),
        .I2(\tmp_51_reg_1686_reg[7] [5]),
        .O(\y_weight_1_2_2_reg_1761[10]_i_11_n_6 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_1_2_2_reg_1761[10]_i_12 
       (.I0(\tmp_56_reg_1736_reg[7] [4]),
        .I1(q0[5]),
        .I2(\tmp_51_reg_1686_reg[7] [4]),
        .O(\y_weight_1_2_2_reg_1761[10]_i_12_n_6 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_1_2_2_reg_1761[10]_i_13 
       (.I0(\tmp_56_reg_1736_reg[7] [3]),
        .I1(q0[4]),
        .I2(\tmp_51_reg_1686_reg[7] [3]),
        .O(\y_weight_1_2_2_reg_1761[10]_i_13_n_6 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \y_weight_1_2_2_reg_1761[10]_i_14 
       (.I0(\tmp_51_reg_1686_reg[7] [6]),
        .I1(q0[7]),
        .I2(\tmp_56_reg_1736_reg[7] [6]),
        .I3(\tmp_56_reg_1736_reg[7] [7]),
        .I4(\tmp_51_reg_1686_reg[7] [7]),
        .O(\y_weight_1_2_2_reg_1761[10]_i_14_n_6 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_1_2_2_reg_1761[10]_i_15 
       (.I0(\y_weight_1_2_2_reg_1761[10]_i_11_n_6 ),
        .I1(q0[7]),
        .I2(\tmp_56_reg_1736_reg[7] [6]),
        .I3(\tmp_51_reg_1686_reg[7] [6]),
        .O(\y_weight_1_2_2_reg_1761[10]_i_15_n_6 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_1_2_2_reg_1761[10]_i_16 
       (.I0(\tmp_56_reg_1736_reg[7] [5]),
        .I1(q0[6]),
        .I2(\tmp_51_reg_1686_reg[7] [5]),
        .I3(\y_weight_1_2_2_reg_1761[10]_i_12_n_6 ),
        .O(\y_weight_1_2_2_reg_1761[10]_i_16_n_6 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_1_2_2_reg_1761[10]_i_17 
       (.I0(\tmp_56_reg_1736_reg[7] [4]),
        .I1(q0[5]),
        .I2(\tmp_51_reg_1686_reg[7] [4]),
        .I3(\y_weight_1_2_2_reg_1761[10]_i_13_n_6 ),
        .O(\y_weight_1_2_2_reg_1761[10]_i_17_n_6 ));
  CARRY4 \y_weight_1_2_2_reg_1761_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\y_weight_1_2_2_reg_1761_reg[0]_i_1_n_6 ,\y_weight_1_2_2_reg_1761_reg[0]_i_1_n_7 ,\y_weight_1_2_2_reg_1761_reg[0]_i_1_n_8 ,\y_weight_1_2_2_reg_1761_reg[0]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({DI,\y_weight_1_2_2_reg_1761[0]_i_5_n_6 }),
        .O(y_weight_1_2_2_fu_1094_p2[3:0]),
        .S({\tmp13_reg_1751_reg[2] ,\y_weight_1_2_2_reg_1761[0]_i_8_n_6 ,\y_weight_1_2_2_reg_1761[0]_i_9_n_6 }));
  CARRY4 \y_weight_1_2_2_reg_1761_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\y_weight_1_2_2_reg_1761_reg[0]_i_10_n_6 ,\y_weight_1_2_2_reg_1761_reg[0]_i_10_n_7 ,\y_weight_1_2_2_reg_1761_reg[0]_i_10_n_8 ,\y_weight_1_2_2_reg_1761_reg[0]_i_10_n_9 }),
        .CYINIT(p_2_in),
        .DI({\y_weight_1_2_2_reg_1761[0]_i_12_n_6 ,\y_weight_1_2_2_reg_1761[0]_i_13_n_6 ,\y_weight_1_2_2_reg_1761[0]_i_14_n_6 ,\tmp_51_reg_1686_reg[7] [0]}),
        .O(O),
        .S({\y_weight_1_2_2_reg_1761[0]_i_15_n_6 ,\y_weight_1_2_2_reg_1761[0]_i_16_n_6 ,\y_weight_1_2_2_reg_1761[0]_i_17_n_6 ,\y_weight_1_2_2_reg_1761[0]_i_18_n_6 }));
  CARRY4 \y_weight_1_2_2_reg_1761_reg[10]_i_2 
       (.CI(\y_weight_1_2_2_reg_1761_reg[4]_i_1_n_6 ),
        .CO({\NLW_y_weight_1_2_2_reg_1761_reg[10]_i_2_CO_UNCONNECTED [3:2],\y_weight_1_2_2_reg_1761_reg[10]_i_2_n_8 ,\y_weight_1_2_2_reg_1761_reg[10]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_55_reg_1726_reg[7] }),
        .O({\NLW_y_weight_1_2_2_reg_1761_reg[10]_i_2_O_UNCONNECTED [3],y_weight_1_2_2_fu_1094_p2[10:8]}),
        .S({1'b0,\tmp13_reg_1751_reg[8] }));
  CARRY4 \y_weight_1_2_2_reg_1761_reg[10]_i_8 
       (.CI(\y_weight_1_2_2_reg_1761_reg[0]_i_10_n_6 ),
        .CO({\y_weight_1_2_2_reg_1761_reg[10]_i_8_n_6 ,\y_weight_1_2_2_reg_1761_reg[10]_i_8_n_7 ,\y_weight_1_2_2_reg_1761_reg[10]_i_8_n_8 ,\y_weight_1_2_2_reg_1761_reg[10]_i_8_n_9 }),
        .CYINIT(1'b0),
        .DI({\y_weight_1_2_2_reg_1761[10]_i_10_n_6 ,\y_weight_1_2_2_reg_1761[10]_i_11_n_6 ,\y_weight_1_2_2_reg_1761[10]_i_12_n_6 ,\y_weight_1_2_2_reg_1761[10]_i_13_n_6 }),
        .O(\y_weight_1_2_2_reg_1761_reg[10] ),
        .S({\y_weight_1_2_2_reg_1761[10]_i_14_n_6 ,\y_weight_1_2_2_reg_1761[10]_i_15_n_6 ,\y_weight_1_2_2_reg_1761[10]_i_16_n_6 ,\y_weight_1_2_2_reg_1761[10]_i_17_n_6 }));
  CARRY4 \y_weight_1_2_2_reg_1761_reg[10]_i_9 
       (.CI(\y_weight_1_2_2_reg_1761_reg[10]_i_8_n_6 ),
        .CO({\NLW_y_weight_1_2_2_reg_1761_reg[10]_i_9_CO_UNCONNECTED [3:2],CO,\NLW_y_weight_1_2_2_reg_1761_reg[10]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_weight_1_2_2_reg_1761_reg[10]_i_9_O_UNCONNECTED [3:1],\y_weight_1_2_2_reg_1761_reg[10]_0 }),
        .S({1'b0,1'b0,1'b1,S}));
  CARRY4 \y_weight_1_2_2_reg_1761_reg[4]_i_1 
       (.CI(\y_weight_1_2_2_reg_1761_reg[0]_i_1_n_6 ),
        .CO({\y_weight_1_2_2_reg_1761_reg[4]_i_1_n_6 ,\y_weight_1_2_2_reg_1761_reg[4]_i_1_n_7 ,\y_weight_1_2_2_reg_1761_reg[4]_i_1_n_8 ,\y_weight_1_2_2_reg_1761_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(\tmp13_reg_1751_reg[6] ),
        .O(y_weight_1_2_2_fu_1094_p2[7:4]),
        .S(\tmp13_reg_1751_reg[6]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_weight_2_2_reg_1797[0]_i_12 
       (.I0(q0[0]),
        .O(p_2_in));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_2_2_reg_1797[0]_i_13 
       (.I0(\tmp_27_reg_1741_reg[7] [2]),
        .I1(q0[3]),
        .I2(\tmp_18_reg_1691_reg[7] [2]),
        .O(\y_weight_2_2_reg_1797[0]_i_13_n_6 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_2_2_reg_1797[0]_i_14 
       (.I0(\tmp_27_reg_1741_reg[7] [1]),
        .I1(q0[2]),
        .I2(\tmp_18_reg_1691_reg[7] [1]),
        .O(\y_weight_2_2_reg_1797[0]_i_14_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_2_2_reg_1797[0]_i_15 
       (.I0(\tmp_18_reg_1691_reg[7] [1]),
        .I1(\tmp_27_reg_1741_reg[7] [1]),
        .I2(q0[2]),
        .O(\y_weight_2_2_reg_1797[0]_i_15_n_6 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_2_2_reg_1797[0]_i_16 
       (.I0(\tmp_27_reg_1741_reg[7] [3]),
        .I1(q0[4]),
        .I2(\tmp_18_reg_1691_reg[7] [3]),
        .I3(\y_weight_2_2_reg_1797[0]_i_13_n_6 ),
        .O(\y_weight_2_2_reg_1797[0]_i_16_n_6 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_2_2_reg_1797[0]_i_17 
       (.I0(\tmp_27_reg_1741_reg[7] [2]),
        .I1(q0[3]),
        .I2(\tmp_18_reg_1691_reg[7] [2]),
        .I3(\y_weight_2_2_reg_1797[0]_i_14_n_6 ),
        .O(\y_weight_2_2_reg_1797[0]_i_17_n_6 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \y_weight_2_2_reg_1797[0]_i_18 
       (.I0(\tmp_27_reg_1741_reg[7] [1]),
        .I1(q0[2]),
        .I2(\tmp_18_reg_1691_reg[7] [1]),
        .I3(q0[1]),
        .I4(\tmp_27_reg_1741_reg[7] [0]),
        .O(\y_weight_2_2_reg_1797[0]_i_18_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_2_2_reg_1797[0]_i_19 
       (.I0(\tmp_27_reg_1741_reg[7] [0]),
        .I1(q0[1]),
        .I2(\tmp_18_reg_1691_reg[7] [0]),
        .O(\y_weight_2_2_reg_1797[0]_i_19_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_2_2_reg_1797[0]_i_5 
       (.I0(q0[0]),
        .I1(\tmp8_reg_1782_reg[1] [0]),
        .O(\y_weight_2_2_reg_1797[0]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'h69696996)) 
    \y_weight_2_2_reg_1797[0]_i_8 
       (.I0(\tmp_24_reg_1731_reg[1] [1]),
        .I1(\y_weight_2_2_reg_1797_reg[7] [0]),
        .I2(\tmp8_reg_1782_reg[1] [1]),
        .I3(q0[0]),
        .I4(\tmp8_reg_1782_reg[1] [0]),
        .O(\y_weight_2_2_reg_1797[0]_i_8_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_2_2_reg_1797[0]_i_9 
       (.I0(q0[0]),
        .I1(\tmp8_reg_1782_reg[1] [0]),
        .I2(\tmp_24_reg_1731_reg[1] [0]),
        .O(\y_weight_2_2_reg_1797[0]_i_9_n_6 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_2_2_reg_1797[10]_i_10 
       (.I0(\tmp_27_reg_1741_reg[7] [6]),
        .I1(q0[7]),
        .I2(\tmp_18_reg_1691_reg[7] [6]),
        .O(\y_weight_2_2_reg_1797[10]_i_10_n_6 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_2_2_reg_1797[10]_i_11 
       (.I0(\tmp_27_reg_1741_reg[7] [5]),
        .I1(q0[6]),
        .I2(\tmp_18_reg_1691_reg[7] [5]),
        .O(\y_weight_2_2_reg_1797[10]_i_11_n_6 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_2_2_reg_1797[10]_i_12 
       (.I0(\tmp_27_reg_1741_reg[7] [4]),
        .I1(q0[5]),
        .I2(\tmp_18_reg_1691_reg[7] [4]),
        .O(\y_weight_2_2_reg_1797[10]_i_12_n_6 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_2_2_reg_1797[10]_i_13 
       (.I0(\tmp_27_reg_1741_reg[7] [3]),
        .I1(q0[4]),
        .I2(\tmp_18_reg_1691_reg[7] [3]),
        .O(\y_weight_2_2_reg_1797[10]_i_13_n_6 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \y_weight_2_2_reg_1797[10]_i_14 
       (.I0(\tmp_18_reg_1691_reg[7] [6]),
        .I1(q0[7]),
        .I2(\tmp_27_reg_1741_reg[7] [6]),
        .I3(\tmp_27_reg_1741_reg[7] [7]),
        .I4(\tmp_18_reg_1691_reg[7] [7]),
        .O(\y_weight_2_2_reg_1797[10]_i_14_n_6 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_2_2_reg_1797[10]_i_15 
       (.I0(\y_weight_2_2_reg_1797[10]_i_11_n_6 ),
        .I1(q0[7]),
        .I2(\tmp_27_reg_1741_reg[7] [6]),
        .I3(\tmp_18_reg_1691_reg[7] [6]),
        .O(\y_weight_2_2_reg_1797[10]_i_15_n_6 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_2_2_reg_1797[10]_i_16 
       (.I0(\tmp_27_reg_1741_reg[7] [5]),
        .I1(q0[6]),
        .I2(\tmp_18_reg_1691_reg[7] [5]),
        .I3(\y_weight_2_2_reg_1797[10]_i_12_n_6 ),
        .O(\y_weight_2_2_reg_1797[10]_i_16_n_6 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_2_2_reg_1797[10]_i_17 
       (.I0(\tmp_27_reg_1741_reg[7] [4]),
        .I1(q0[5]),
        .I2(\tmp_18_reg_1691_reg[7] [4]),
        .I3(\y_weight_2_2_reg_1797[10]_i_13_n_6 ),
        .O(\y_weight_2_2_reg_1797[10]_i_17_n_6 ));
  CARRY4 \y_weight_2_2_reg_1797_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\y_weight_2_2_reg_1797_reg[0]_i_1_n_6 ,\y_weight_2_2_reg_1797_reg[0]_i_1_n_7 ,\y_weight_2_2_reg_1797_reg[0]_i_1_n_8 ,\y_weight_2_2_reg_1797_reg[0]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_1782_reg[2] ,\y_weight_2_2_reg_1797[0]_i_5_n_6 }),
        .O(y_weight_2_2_fu_1316_p2[3:0]),
        .S({\tmp8_reg_1782_reg[2]_0 ,\y_weight_2_2_reg_1797[0]_i_8_n_6 ,\y_weight_2_2_reg_1797[0]_i_9_n_6 }));
  CARRY4 \y_weight_2_2_reg_1797_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\y_weight_2_2_reg_1797_reg[0]_i_10_n_6 ,\y_weight_2_2_reg_1797_reg[0]_i_10_n_7 ,\y_weight_2_2_reg_1797_reg[0]_i_10_n_8 ,\y_weight_2_2_reg_1797_reg[0]_i_10_n_9 }),
        .CYINIT(p_2_in),
        .DI({\y_weight_2_2_reg_1797[0]_i_13_n_6 ,\y_weight_2_2_reg_1797[0]_i_14_n_6 ,\y_weight_2_2_reg_1797[0]_i_15_n_6 ,\tmp_18_reg_1691_reg[7] [0]}),
        .O(\y_weight_2_2_reg_1797_reg[7] ),
        .S({\y_weight_2_2_reg_1797[0]_i_16_n_6 ,\y_weight_2_2_reg_1797[0]_i_17_n_6 ,\y_weight_2_2_reg_1797[0]_i_18_n_6 ,\y_weight_2_2_reg_1797[0]_i_19_n_6 }));
  CARRY4 \y_weight_2_2_reg_1797_reg[10]_i_2 
       (.CI(\y_weight_2_2_reg_1797_reg[4]_i_1_n_6 ),
        .CO({\NLW_y_weight_2_2_reg_1797_reg[10]_i_2_CO_UNCONNECTED [3:2],\y_weight_2_2_reg_1797_reg[10]_i_2_n_8 ,\y_weight_2_2_reg_1797_reg[10]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_24_reg_1731_reg[7] }),
        .O({\NLW_y_weight_2_2_reg_1797_reg[10]_i_2_O_UNCONNECTED [3],y_weight_2_2_fu_1316_p2[10:8]}),
        .S({1'b0,\tmp8_reg_1782_reg[8] }));
  CARRY4 \y_weight_2_2_reg_1797_reg[10]_i_8 
       (.CI(\y_weight_2_2_reg_1797_reg[0]_i_10_n_6 ),
        .CO({\y_weight_2_2_reg_1797_reg[10]_i_8_n_6 ,\y_weight_2_2_reg_1797_reg[10]_i_8_n_7 ,\y_weight_2_2_reg_1797_reg[10]_i_8_n_8 ,\y_weight_2_2_reg_1797_reg[10]_i_8_n_9 }),
        .CYINIT(1'b0),
        .DI({\y_weight_2_2_reg_1797[10]_i_10_n_6 ,\y_weight_2_2_reg_1797[10]_i_11_n_6 ,\y_weight_2_2_reg_1797[10]_i_12_n_6 ,\y_weight_2_2_reg_1797[10]_i_13_n_6 }),
        .O(\y_weight_2_2_reg_1797_reg[10] ),
        .S({\y_weight_2_2_reg_1797[10]_i_14_n_6 ,\y_weight_2_2_reg_1797[10]_i_15_n_6 ,\y_weight_2_2_reg_1797[10]_i_16_n_6 ,\y_weight_2_2_reg_1797[10]_i_17_n_6 }));
  CARRY4 \y_weight_2_2_reg_1797_reg[10]_i_9 
       (.CI(\y_weight_2_2_reg_1797_reg[10]_i_8_n_6 ),
        .CO({\NLW_y_weight_2_2_reg_1797_reg[10]_i_9_CO_UNCONNECTED [3:2],\y_weight_2_2_reg_1797_reg[10]_0 ,\NLW_y_weight_2_2_reg_1797_reg[10]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_weight_2_2_reg_1797_reg[10]_i_9_O_UNCONNECTED [3:1],\y_weight_2_2_reg_1797_reg[10]_1 }),
        .S({1'b0,1'b0,1'b1,\tmp_18_reg_1691_reg[7]_0 }));
  CARRY4 \y_weight_2_2_reg_1797_reg[4]_i_1 
       (.CI(\y_weight_2_2_reg_1797_reg[0]_i_1_n_6 ),
        .CO({\y_weight_2_2_reg_1797_reg[4]_i_1_n_6 ,\y_weight_2_2_reg_1797_reg[4]_i_1_n_7 ,\y_weight_2_2_reg_1797_reg[4]_i_1_n_8 ,\y_weight_2_2_reg_1797_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(\tmp8_reg_1782_reg[6] ),
        .O(y_weight_2_2_fu_1316_p2[7:4]),
        .S(\tmp8_reg_1782_reg[6]_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
