Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jul 17 00:25:28 2022
| Host         : DESKTOP-P73GO9O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.023        0.000                      0                 3894        0.046        0.000                      0                 3894        4.500        0.000                       0                  1704  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.835        0.000                      0                 3759        0.046        0.000                      0                 3759        9.020        0.000                       0                  1649  
clk_fpga_1          6.023        0.000                      0                  135        0.164        0.000                      0                  135        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          6.703        0.000                      0                   16        0.126        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.835ns  (required time - arrival time)
  Source:                 design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 1.408ns (21.626%)  route 5.103ns (78.374%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.838     3.132    design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X40Y114        FDRE                                         r  design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDRE (Prop_fdre_C_Q)         0.419     3.551 f  design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=104, routed)         1.125     4.676    design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X40Y108        LUT2 (Prop_lut2_I1_O)        0.295     4.971 r  design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_3/O
                         net (fo=2, routed)           0.844     5.815    design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_0
    SLICE_X39Y113        LUT6 (Prop_lut6_I3_O)        0.327     6.142 r  design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.547     6.689    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[1]
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.124     6.813 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.620     7.433    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]
    SLICE_X35Y118        LUT6 (Prop_lut6_I0_O)        0.124     7.557 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.875     8.433    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X31Y112        LUT5 (Prop_lut5_I4_O)        0.119     8.552 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.091     9.643    design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.562    22.742    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    22.870    
                         clock uncertainty           -0.302    22.568    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.091    21.477    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         21.477    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                 11.835    

Slack (MET) :             12.039ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 1.076ns (14.114%)  route 6.547ns (85.886%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 22.874 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.891     3.185    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y106        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=128, routed)         3.214     6.855    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X43Y112        LUT6 (Prop_lut6_I3_O)        0.124     6.979 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.224     8.203    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I2_O)        0.124     8.327 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.893     9.221    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y111        LUT2 (Prop_lut2_I1_O)        0.124     9.345 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.632     9.976    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X27Y104        LUT4 (Prop_lut4_I1_O)        0.124    10.100 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.584    10.684    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X27Y105        LUT6 (Prop_lut6_I4_O)        0.124    10.808 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    10.808    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X27Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.695    22.874    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.247    23.121    
                         clock uncertainty           -0.302    22.819    
    SLICE_X27Y105        FDRE (Setup_fdre_C_D)        0.029    22.848    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         22.848    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                 12.039    

Slack (MET) :             12.043ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.621ns  (logic 1.076ns (14.118%)  route 6.545ns (85.882%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 22.874 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.891     3.185    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y106        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=128, routed)         3.214     6.855    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X43Y112        LUT6 (Prop_lut6_I3_O)        0.124     6.979 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.224     8.203    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I2_O)        0.124     8.327 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.893     9.221    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y111        LUT2 (Prop_lut2_I1_O)        0.124     9.345 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.632     9.976    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X27Y104        LUT4 (Prop_lut4_I1_O)        0.124    10.100 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.582    10.682    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X27Y105        LUT4 (Prop_lut4_I2_O)        0.124    10.806 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    10.806    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X27Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.695    22.874    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.247    23.121    
                         clock uncertainty           -0.302    22.819    
    SLICE_X27Y105        FDRE (Setup_fdre_C_D)        0.031    22.850    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         22.850    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                 12.043    

Slack (MET) :             12.319ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 1.438ns (19.353%)  route 5.992ns (80.647%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.890     3.184    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=128, routed)         1.980     5.620    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X29Y112        LUT4 (Prop_lut4_I3_O)        0.150     5.770 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_6/O
                         net (fo=17, routed)          2.321     8.091    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]
    SLICE_X40Y105        LUT4 (Prop_lut4_I1_O)        0.354     8.445 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_2/O
                         net (fo=1, routed)           0.441     8.886    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_2_n_0
    SLICE_X40Y105        LUT5 (Prop_lut5_I2_O)        0.326     9.212 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1/O
                         net (fo=2, routed)           1.251    10.462    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1_n_0
    SLICE_X31Y104        LUT3 (Prop_lut3_I0_O)        0.152    10.614 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_1/O
                         net (fo=1, routed)           0.000    10.614    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]
    SLICE_X31Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.699    22.878    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                         clock pessimism              0.282    23.160    
                         clock uncertainty           -0.302    22.858    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.075    22.933    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         22.933    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                 12.319    

Slack (MET) :             12.403ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 1.175ns (15.995%)  route 6.171ns (84.005%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.890     3.184    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=128, routed)         1.980     5.620    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X29Y112        LUT4 (Prop_lut4_I3_O)        0.150     5.770 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_6/O
                         net (fo=17, routed)          2.321     8.091    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]
    SLICE_X40Y105        LUT4 (Prop_lut4_I1_O)        0.326     8.417 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_2/O
                         net (fo=1, routed)           0.650     9.067    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_2_n_0
    SLICE_X39Y112        LUT5 (Prop_lut5_I2_O)        0.124     9.191 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1/O
                         net (fo=2, routed)           1.220    10.411    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1_n_0
    SLICE_X31Y104        LUT3 (Prop_lut3_I0_O)        0.119    10.530 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=1, routed)           0.000    10.530    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X31Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.699    22.878    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.282    23.160    
                         clock uncertainty           -0.302    22.858    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.075    22.933    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         22.933    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                 12.403    

Slack (MET) :             12.506ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 1.056ns (14.765%)  route 6.096ns (85.235%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.890     3.184    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=128, routed)         1.980     5.620    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X29Y112        LUT4 (Prop_lut4_I3_O)        0.150     5.770 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_6/O
                         net (fo=17, routed)          2.321     8.091    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]
    SLICE_X40Y105        LUT4 (Prop_lut4_I1_O)        0.326     8.417 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_2/O
                         net (fo=1, routed)           0.650     9.067    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_2_n_0
    SLICE_X39Y112        LUT5 (Prop_lut5_I2_O)        0.124     9.191 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1/O
                         net (fo=2, routed)           1.145    10.336    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1_n_0
    SLICE_X30Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.699    22.878    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C
                         clock pessimism              0.282    23.160    
                         clock uncertainty           -0.302    22.858    
    SLICE_X30Y104        FDRE (Setup_fdre_C_D)       -0.016    22.842    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         22.842    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 12.506    

Slack (MET) :             12.612ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 1.308ns (19.685%)  route 5.337ns (80.315%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.890     3.184    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=128, routed)         1.980     5.620    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X29Y112        LUT4 (Prop_lut4_I3_O)        0.150     5.770 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_6/O
                         net (fo=17, routed)          1.471     7.241    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]
    SLICE_X32Y104        LUT4 (Prop_lut4_I1_O)        0.354     7.595 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2/O
                         net (fo=1, routed)           0.643     8.238    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2_n_0
    SLICE_X31Y105        LUT5 (Prop_lut5_I2_O)        0.348     8.586 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1/O
                         net (fo=2, routed)           1.243     9.829    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.480    22.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)       -0.045    22.441    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         22.441    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                 12.612    

Slack (MET) :             12.624ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 0.952ns (13.525%)  route 6.087ns (86.475%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.891     3.185    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y106        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=128, routed)         3.214     6.855    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X43Y112        LUT6 (Prop_lut6_I3_O)        0.124     6.979 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.224     8.203    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I2_O)        0.124     8.327 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.635     8.962    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_0
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.124     9.086 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           1.014    10.100    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0_0[0]
    SLICE_X32Y115        LUT6 (Prop_lut6_I4_O)        0.124    10.224 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    10.224    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X32Y115        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.647    22.826    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y115        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X32Y115        FDRE (Setup_fdre_C_D)        0.077    22.848    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         22.848    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                 12.624    

Slack (MET) :             12.654ns  (required time - arrival time)
  Source:                 design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 1.786ns (25.295%)  route 5.275ns (74.705%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 22.873 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.838     3.132    design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X40Y114        FDRE                                         r  design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDRE (Prop_fdre_C_Q)         0.419     3.551 f  design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=104, routed)         1.360     4.911    design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X42Y109        LUT2 (Prop_lut2_I0_O)        0.327     5.238 r  design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_i_2/O
                         net (fo=33, routed)          1.017     6.255    design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_1
    SLICE_X38Y113        LUT6 (Prop_lut6_I3_O)        0.348     6.603 f  design_1_i/axi_motor_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=6, routed)           0.744     7.347    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arready[1]
    SLICE_X34Y118        LUT6 (Prop_lut6_I0_O)        0.124     7.471 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_7/O
                         net (fo=1, routed)           0.781     8.252    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2_1
    SLICE_X36Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.376 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_5/O
                         net (fo=3, routed)           0.605     8.981    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_3
    SLICE_X33Y115        LUT5 (Prop_lut5_I1_O)        0.118     9.099 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_2/O
                         net (fo=2, routed)           0.767     9.867    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d0[0]
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.326    10.193 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000    10.193    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1_n_0
    SLICE_X31Y113        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.694    22.873    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X31Y113        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/C
                         clock pessimism              0.247    23.120    
                         clock uncertainty           -0.302    22.818    
    SLICE_X31Y113        FDRE (Setup_fdre_C_D)        0.029    22.847    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         22.847    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                 12.654    

Slack (MET) :             12.672ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 1.432ns (21.346%)  route 5.277ns (78.654%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.890     3.184    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=128, routed)         1.980     5.620    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X29Y112        LUT4 (Prop_lut4_I3_O)        0.150     5.770 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_6/O
                         net (fo=17, routed)          1.471     7.241    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]
    SLICE_X32Y104        LUT4 (Prop_lut4_I1_O)        0.354     7.595 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2/O
                         net (fo=1, routed)           0.643     8.238    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_2_n_0
    SLICE_X31Y105        LUT5 (Prop_lut5_I2_O)        0.348     8.586 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1/O
                         net (fo=2, routed)           1.182     9.769    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1_n_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.124     9.893 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=1, routed)           0.000     9.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.480    22.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.079    22.565    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         22.565    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 12.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.698%)  route 0.207ns (58.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.148     1.125 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.207     1.332    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X32Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.527%)  route 0.246ns (62.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.148     1.125 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.246     1.371    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.287    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.493%)  route 0.148ns (41.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          0.148     1.307    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.352 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[0]_i_1/O
                         net (fo=7, routed)           0.000     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/D[0]
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.145     1.199    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.112    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/Q
                         net (fo=1, routed)           0.052     1.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[0]
    SLICE_X34Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.215 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0_n_0
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.288     0.990    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.121     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.768%)  route 0.189ns (57.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.639%)  route 0.190ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.323    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.056     1.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X34Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.219 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.219    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0_n_0
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.288     0.990    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.120     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.540%)  route 0.205ns (49.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.205     1.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[25]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.406 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.406    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[25]
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.120     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.172     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X30Y115   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y113   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y111   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y112   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y113   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/slv_reg2_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y113   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y112   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y112   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y112   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.230%)  route 2.736ns (76.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.834     3.128    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X48Y116        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.456     3.584 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/Q
                         net (fo=2, routed)           0.856     4.440    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[4]
    SLICE_X46Y117        LUT5 (Prop_lut5_I0_O)        0.124     4.564 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.658     5.222    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     5.346 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.584     5.930    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.054 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.639     6.692    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X45Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.648    12.827    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X45Y112        FDRE (Setup_fdre_C_CE)      -0.205    12.715    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.230%)  route 2.736ns (76.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.834     3.128    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X48Y116        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.456     3.584 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/Q
                         net (fo=2, routed)           0.856     4.440    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[4]
    SLICE_X46Y117        LUT5 (Prop_lut5_I0_O)        0.124     4.564 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.658     5.222    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     5.346 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.584     5.930    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.054 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.639     6.692    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X45Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.648    12.827    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[1]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X45Y112        FDRE (Setup_fdre_C_CE)      -0.205    12.715    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[1]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.230%)  route 2.736ns (76.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.834     3.128    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X48Y116        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.456     3.584 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/Q
                         net (fo=2, routed)           0.856     4.440    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[4]
    SLICE_X46Y117        LUT5 (Prop_lut5_I0_O)        0.124     4.564 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.658     5.222    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     5.346 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.584     5.930    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.054 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.639     6.692    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X45Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.648    12.827    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[2]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X45Y112        FDRE (Setup_fdre_C_CE)      -0.205    12.715    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[2]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.230%)  route 2.736ns (76.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.834     3.128    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X48Y116        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.456     3.584 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/Q
                         net (fo=2, routed)           0.856     4.440    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[4]
    SLICE_X46Y117        LUT5 (Prop_lut5_I0_O)        0.124     4.564 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.658     5.222    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     5.346 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.584     5.930    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.054 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.639     6.692    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X45Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.648    12.827    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[3]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X45Y112        FDRE (Setup_fdre_C_CE)      -0.205    12.715    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[3]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.828ns (24.188%)  route 2.595ns (75.812%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.834     3.128    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X48Y116        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.456     3.584 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/Q
                         net (fo=2, routed)           0.856     4.440    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[4]
    SLICE_X46Y117        LUT5 (Prop_lut5_I0_O)        0.124     4.564 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.658     5.222    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     5.346 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.584     5.930    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.054 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.497     6.551    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X45Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.647    12.826    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/C
                         clock pessimism              0.247    13.073    
                         clock uncertainty           -0.154    12.919    
    SLICE_X45Y114        FDRE (Setup_fdre_C_CE)      -0.205    12.714    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.828ns (24.188%)  route 2.595ns (75.812%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.834     3.128    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X48Y116        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.456     3.584 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/Q
                         net (fo=2, routed)           0.856     4.440    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[4]
    SLICE_X46Y117        LUT5 (Prop_lut5_I0_O)        0.124     4.564 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.658     5.222    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     5.346 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.584     5.930    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.054 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.497     6.551    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X45Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.647    12.826    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[11]/C
                         clock pessimism              0.247    13.073    
                         clock uncertainty           -0.154    12.919    
    SLICE_X45Y114        FDRE (Setup_fdre_C_CE)      -0.205    12.714    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[11]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.828ns (24.188%)  route 2.595ns (75.812%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.834     3.128    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X48Y116        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.456     3.584 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/Q
                         net (fo=2, routed)           0.856     4.440    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[4]
    SLICE_X46Y117        LUT5 (Prop_lut5_I0_O)        0.124     4.564 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.658     5.222    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     5.346 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.584     5.930    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.054 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.497     6.551    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X45Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.647    12.826    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[8]/C
                         clock pessimism              0.247    13.073    
                         clock uncertainty           -0.154    12.919    
    SLICE_X45Y114        FDRE (Setup_fdre_C_CE)      -0.205    12.714    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[8]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.828ns (24.188%)  route 2.595ns (75.812%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.834     3.128    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X48Y116        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.456     3.584 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/Q
                         net (fo=2, routed)           0.856     4.440    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[4]
    SLICE_X46Y117        LUT5 (Prop_lut5_I0_O)        0.124     4.564 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.658     5.222    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     5.346 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.584     5.930    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.054 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.497     6.551    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X45Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.647    12.826    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[9]/C
                         clock pessimism              0.247    13.073    
                         clock uncertainty           -0.154    12.919    
    SLICE_X45Y114        FDRE (Setup_fdre_C_CE)      -0.205    12.714    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[9]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.828ns (24.257%)  route 2.586ns (75.743%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.834     3.128    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X48Y116        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.456     3.584 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/Q
                         net (fo=2, routed)           0.856     4.440    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[4]
    SLICE_X46Y117        LUT5 (Prop_lut5_I0_O)        0.124     4.564 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.658     5.222    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     5.346 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.584     5.930    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.054 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.488     6.542    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X45Y113        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.647    12.826    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y113        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[4]/C
                         clock pessimism              0.247    13.073    
                         clock uncertainty           -0.154    12.919    
    SLICE_X45Y113        FDRE (Setup_fdre_C_CE)      -0.205    12.714    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[4]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.828ns (24.257%)  route 2.586ns (75.743%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.834     3.128    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X48Y116        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.456     3.584 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/Q
                         net (fo=2, routed)           0.856     4.440    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[4]
    SLICE_X46Y117        LUT5 (Prop_lut5_I0_O)        0.124     4.564 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.658     5.222    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     5.346 f  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.584     5.930    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.124     6.054 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.488     6.542    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X45Y113        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.647    12.826    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y113        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[5]/C
                         clock pessimism              0.247    13.073    
                         clock uncertainty           -0.154    12.919    
    SLICE_X45Y113        FDRE (Setup_fdre_C_CE)      -0.205    12.714    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[5]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                  6.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.289%)  route 0.082ns (36.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.634     0.970    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/Q
                         net (fo=3, routed)           0.082     1.193    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]
    SLICE_X44Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.905     1.271    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/C
                         clock pessimism             -0.288     0.983    
    SLICE_X44Y114        FDRE (Hold_fdre_C_D)         0.046     1.029    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.875%)  route 0.116ns (45.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.634     0.970    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y115        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[13]/Q
                         net (fo=3, routed)           0.116     1.227    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[13]
    SLICE_X44Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.905     1.271    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[13]/C
                         clock pessimism             -0.286     0.985    
    SLICE_X44Y114        FDRE (Hold_fdre_C_D)         0.072     1.057    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.419%)  route 0.156ns (45.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.634     0.970    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X47Y115        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[0]/Q
                         net (fo=7, routed)           0.156     1.267    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[0]
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.045     1.312 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_1/O
                         net (fo=1, routed)           0.000     1.312    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_1_n_0
    SLICE_X46Y115        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.904     1.270    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X46Y115        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_reg/C
                         clock pessimism             -0.287     0.983    
    SLICE_X46Y115        FDRE (Hold_fdre_C_D)         0.120     1.103    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.668%)  route 0.161ns (53.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.634     0.970    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y113        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[5]/Q
                         net (fo=3, routed)           0.161     1.272    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[5]
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.906     1.272    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[5]/C
                         clock pessimism             -0.286     0.986    
    SLICE_X44Y112        FDRE (Hold_fdre_C_D)         0.075     1.061    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/waiting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.790%)  route 0.160ns (46.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.634     0.970    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X47Y115        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[0]/Q
                         net (fo=7, routed)           0.160     1.271    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[0]
    SLICE_X46Y115        LUT6 (Prop_lut6_I2_O)        0.045     1.316 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/waiting_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/waiting_i_1_n_0
    SLICE_X46Y115        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/waiting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.904     1.270    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X46Y115        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/waiting_reg/C
                         clock pessimism             -0.287     0.983    
    SLICE_X46Y115        FDRE (Hold_fdre_C_D)         0.121     1.104    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/waiting_reg
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.571%)  route 0.168ns (54.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.634     0.970    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y113        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[7]/Q
                         net (fo=3, routed)           0.168     1.279    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[7]
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.906     1.272    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[7]/C
                         clock pessimism             -0.286     0.986    
    SLICE_X44Y112        FDRE (Hold_fdre_C_D)         0.076     1.062    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.210%)  route 0.140ns (49.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.634     0.970    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y113        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[4]/Q
                         net (fo=3, routed)           0.140     1.251    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[4]
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.906     1.272    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/C
                         clock pessimism             -0.286     0.986    
    SLICE_X44Y112        FDRE (Hold_fdre_C_D)         0.047     1.033    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.658%)  route 0.143ns (50.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.635     0.971    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[3]/Q
                         net (fo=3, routed)           0.143     1.255    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[3]
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.906     1.272    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[3]/C
                         clock pessimism             -0.288     0.984    
    SLICE_X44Y112        FDRE (Hold_fdre_C_D)         0.047     1.031    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.812%)  route 0.188ns (57.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.634     0.970    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[8]/Q
                         net (fo=3, routed)           0.188     1.299    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[8]
    SLICE_X44Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.905     1.271    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[8]/C
                         clock pessimism             -0.288     0.983    
    SLICE_X44Y114        FDRE (Hold_fdre_C_D)         0.071     1.054    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.118%)  route 0.194ns (57.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.635     0.971    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X45Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[2]/Q
                         net (fo=3, routed)           0.194     1.306    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[2]
    SLICE_X42Y113        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.905     1.271    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X42Y113        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[2]/C
                         clock pessimism             -0.268     1.003    
    SLICE_X42Y113        FDRE (Hold_fdre_C_D)         0.052     1.055    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y112   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y114   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y114   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y115   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y115   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y115   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y115   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y112   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y112   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y115   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_synced_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y115   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_unsynced_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y114   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y114   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y113   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y113   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y113   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y113   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y114   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y114   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y115   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y115   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y115   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y115   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y115   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y116   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y116   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y116   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y116   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y117   design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        2.685ns  (logic 0.715ns (26.626%)  route 1.970ns (73.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.839    13.133    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.419    13.552 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[6]/Q
                         net (fo=1, routed)           1.970    15.522    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[6]
    SLICE_X40Y111        LUT6 (Prop_lut6_I1_O)        0.296    15.818 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    15.818    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X40Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.650    22.829    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    22.829    
                         clock uncertainty           -0.337    22.492    
    SLICE_X40Y111        FDRE (Setup_fdre_C_D)        0.029    22.521    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         22.521    
                         arrival time                         -15.818    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        2.576ns  (logic 0.715ns (27.759%)  route 1.861ns (72.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns = ( 13.132 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.838    13.132    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.419    13.551 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[8]/Q
                         net (fo=1, routed)           1.861    15.412    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[8]
    SLICE_X40Y111        LUT6 (Prop_lut6_I1_O)        0.296    15.708 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    15.708    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X40Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.650    22.829    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000    22.829    
                         clock uncertainty           -0.337    22.492    
    SLICE_X40Y111        FDRE (Setup_fdre_C_D)        0.031    22.523    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         22.523    
                         arrival time                         -15.708    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        2.595ns  (logic 0.718ns (27.668%)  route 1.877ns (72.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns = ( 13.132 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.838    13.132    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.419    13.551 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[14]/Q
                         net (fo=1, routed)           1.877    15.428    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[14]
    SLICE_X31Y111        LUT6 (Prop_lut6_I1_O)        0.299    15.727 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    15.727    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X31Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.696    22.875    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000    22.875    
                         clock uncertainty           -0.337    22.538    
    SLICE_X31Y111        FDRE (Setup_fdre_C_D)        0.029    22.567    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         22.567    
                         arrival time                         -15.727    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        2.540ns  (logic 0.718ns (28.272%)  route 1.822ns (71.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.839    13.133    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.419    13.552 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[5]/Q
                         net (fo=1, routed)           1.822    15.374    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[5]
    SLICE_X43Y111        LUT6 (Prop_lut6_I1_O)        0.299    15.673 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    15.673    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X43Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.650    22.829    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    22.829    
                         clock uncertainty           -0.337    22.492    
    SLICE_X43Y111        FDRE (Setup_fdre_C_D)        0.031    22.523    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         22.523    
                         arrival time                         -15.673    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        2.521ns  (logic 0.580ns (23.011%)  route 1.941ns (76.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 22.828 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.839    13.133    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456    13.589 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[1]/Q
                         net (fo=1, routed)           1.941    15.530    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[1]
    SLICE_X41Y112        LUT6 (Prop_lut6_I1_O)        0.124    15.654 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    15.654    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X41Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.649    22.828    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    22.828    
                         clock uncertainty           -0.337    22.491    
    SLICE_X41Y112        FDRE (Setup_fdre_C_D)        0.029    22.520    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         22.520    
                         arrival time                         -15.654    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.381%)  route 1.901ns (76.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns = ( 13.132 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.838    13.132    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456    13.588 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/Q
                         net (fo=1, routed)           1.901    15.489    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[10]
    SLICE_X40Y110        LUT6 (Prop_lut6_I1_O)        0.124    15.613 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    15.613    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X40Y110        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.651    22.830    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y110        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000    22.830    
                         clock uncertainty           -0.337    22.493    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)        0.029    22.522    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        2.456ns  (logic 0.580ns (23.617%)  route 1.876ns (76.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 22.828 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.839    13.133    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456    13.589 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/Q
                         net (fo=1, routed)           1.876    15.465    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[4]
    SLICE_X41Y112        LUT6 (Prop_lut6_I1_O)        0.124    15.589 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    15.589    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X41Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.649    22.828    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    22.828    
                         clock uncertainty           -0.337    22.491    
    SLICE_X41Y112        FDRE (Setup_fdre_C_D)        0.031    22.522    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -15.589    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        2.432ns  (logic 0.716ns (29.443%)  route 1.716ns (70.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.839    13.133    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.419    13.552 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[7]/Q
                         net (fo=1, routed)           1.716    15.268    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[7]
    SLICE_X40Y111        LUT6 (Prop_lut6_I1_O)        0.297    15.565 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    15.565    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X40Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.650    22.829    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    22.829    
                         clock uncertainty           -0.337    22.492    
    SLICE_X40Y111        FDRE (Setup_fdre_C_D)        0.031    22.523    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         22.523    
                         arrival time                         -15.565    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        2.430ns  (logic 0.718ns (29.552%)  route 1.712ns (70.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.839    13.133    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.419    13.552 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[9]/Q
                         net (fo=1, routed)           1.712    15.264    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[9]
    SLICE_X40Y110        LUT6 (Prop_lut6_I1_O)        0.299    15.563 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    15.563    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X40Y110        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.651    22.830    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y110        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    22.830    
                         clock uncertainty           -0.337    22.493    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)        0.031    22.524    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         22.524    
                         arrival time                         -15.563    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        2.413ns  (logic 0.580ns (24.040%)  route 1.833ns (75.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 13.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.839    13.133    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456    13.589 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[0]/Q
                         net (fo=1, routed)           1.833    15.422    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[0]
    SLICE_X43Y111        LUT6 (Prop_lut6_I1_O)        0.124    15.546 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    15.546    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X43Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        1.650    22.829    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    22.829    
                         clock uncertainty           -0.337    22.492    
    SLICE_X43Y111        FDRE (Setup_fdre_C_D)        0.031    22.523    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.523    
                         arrival time                         -15.546    
  -------------------------------------------------------------------
                         slack                                  6.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.209ns (24.308%)  route 0.651ns (75.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.634     0.970    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X42Y113        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[15]/Q
                         net (fo=1, routed)           0.651     1.785    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[15]
    SLICE_X35Y109        LUT6 (Prop_lut6_I1_O)        0.045     1.830 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.830    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X35Y109        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.910     1.276    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y109        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     1.276    
                         clock uncertainty            0.337     1.613    
    SLICE_X35Y109        FDRE (Hold_fdre_C_D)         0.091     1.704    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.209ns (24.205%)  route 0.654ns (75.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.634     0.970    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X42Y113        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[2]/Q
                         net (fo=1, routed)           0.654     1.788    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[2]
    SLICE_X41Y112        LUT6 (Prop_lut6_I1_O)        0.045     1.833 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.833    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X41Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.906     1.272    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.272    
                         clock uncertainty            0.337     1.609    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.092     1.701    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.488%)  route 0.680ns (78.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.635     0.971    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[3]/Q
                         net (fo=1, routed)           0.680     1.792    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[3]
    SLICE_X43Y111        LUT6 (Prop_lut6_I1_O)        0.045     1.837 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X43Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.908     1.274    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.274    
                         clock uncertainty            0.337     1.611    
    SLICE_X43Y111        FDRE (Hold_fdre_C_D)         0.091     1.702    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.367%)  route 0.685ns (78.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.635     0.971    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[1]/Q
                         net (fo=1, routed)           0.685     1.797    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[1]
    SLICE_X41Y112        LUT6 (Prop_lut6_I1_O)        0.045     1.842 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X41Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.906     1.272    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.272    
                         clock uncertainty            0.337     1.609    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.091     1.700    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.224%)  route 0.690ns (78.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.634     0.970    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[13]/Q
                         net (fo=1, routed)           0.690     1.801    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[13]
    SLICE_X37Y110        LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     1.846    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X37Y110        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.908     1.274    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y110        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000     1.274    
                         clock uncertainty            0.337     1.611    
    SLICE_X37Y110        FDRE (Hold_fdre_C_D)         0.092     1.703    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.222%)  route 0.690ns (78.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.634     0.970    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[11]/Q
                         net (fo=1, routed)           0.690     1.801    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[11]
    SLICE_X37Y110        LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.846    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X37Y110        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.908     1.274    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y110        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     1.274    
                         clock uncertainty            0.337     1.611    
    SLICE_X37Y110        FDRE (Hold_fdre_C_D)         0.091     1.702    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.145%)  route 0.694ns (78.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.634     0.970    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/Q
                         net (fo=1, routed)           0.694     1.805    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[10]
    SLICE_X40Y110        LUT6 (Prop_lut6_I1_O)        0.045     1.850 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.850    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X40Y110        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.908     1.274    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y110        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     1.274    
                         clock uncertainty            0.337     1.611    
    SLICE_X40Y110        FDRE (Hold_fdre_C_D)         0.091     1.702    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.226ns (25.629%)  route 0.656ns (74.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.635     0.971    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[7]/Q
                         net (fo=1, routed)           0.656     1.755    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[7]
    SLICE_X40Y111        LUT6 (Prop_lut6_I1_O)        0.098     1.853 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.853    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X40Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.908     1.274    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y111        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.274    
                         clock uncertainty            0.337     1.611    
    SLICE_X40Y111        FDRE (Hold_fdre_C_D)         0.092     1.703    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.054%)  route 0.697ns (78.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.634     0.970    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y114        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[12]/Q
                         net (fo=1, routed)           0.697     1.808    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[12]
    SLICE_X37Y110        LUT6 (Prop_lut6_I1_O)        0.045     1.853 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.853    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X37Y110        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.908     1.274    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y110        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.274    
                         clock uncertainty            0.337     1.611    
    SLICE_X37Y110        FDRE (Hold_fdre_C_D)         0.092     1.703    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.226ns (25.347%)  route 0.666ns (74.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.635     0.971    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X44Y112        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[9]/Q
                         net (fo=1, routed)           0.666     1.765    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/sonar_out[9]
    SLICE_X40Y110        LUT6 (Prop_lut6_I1_O)        0.098     1.863 r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.863    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X40Y110        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1649, routed)        0.908     1.274    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y110        FDRE                                         r  design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000     1.274    
                         clock uncertainty            0.337     1.611    
    SLICE_X40Y110        FDRE (Hold_fdre_C_D)         0.092     1.703    design_1_i/Utrasonic_IP_0/U0/Utrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.159    





