Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1_AR76722 (lin64) Build 3428450 Thu Jan 13 11:43:02 MST 2022
| Date              : Sun Apr  9 23:37:06 2023
| Host              : ws35 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -setup -nworst 3 -max_paths 3 -file FB1_uB_post_place_timing_summary.txt
| Design            : FB1_uB
| Device            : xcvu19p-fsva3824
| Speed File        : -1  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8673)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16517)
5. checking no_input_delay (2)
6. checking no_output_delay (197)
7. checking multiple_clock (0)
8. checking generated_clocks (1)
9. checking loops (0)
10. checking partial_input_delay (228)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8673)
---------------------------
 There are 2172 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[0] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[1] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[2] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16517)
----------------------------------------------------
 There are 16509 pins that are not constrained for maximum delay. (HIGH)

 There are 8 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (197)
---------------------------------
 There are 196 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (1)
--------------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (228)
--------------------------------------
 There are 228 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.258        0.000                      0                96244        0.229        0.000                       0                 39326  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                ------------           ----------      --------------
System_FB1_uB                                        {0.000 500.000}        1000.000        1.000           
afpga_lock_clk                                       {0.000 500.000}        1000.000        1.000           
clk                                                  {0.000 250.000}        500.000         2.000           
gt1_refclk                                           {0.000 5.000}          10.000          100.000         
  socket_clk\.qpll_clk                               {0.000 0.083}          0.167           5999.999        
    GTYE4_CHANNEL_TXOUTCLKPCS[0]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[1]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[2]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[3]                     {0.000 2.667}          5.333           187.500         
    rxoutclk_out[2]                                  {0.000 2.667}          5.333           187.500         
    txoutclk_out[2]                                  {0.000 2.667}          5.333           187.500         
  socket_clk\.qpll_refclk                            {0.000 5.000}          10.000          100.000         
hstdm_rxclk_1200_bank36_block3                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank36_block3_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank36_block3_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank37_block4                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank37_block4_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank37_block4_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank38_block5                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank38_block5_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank38_block5_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank60_block7                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank60_block7_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank60_block7_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank69_block1                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank69_block1_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank69_block1_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank71_block2                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank71_block2_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank71_block2_div4              {0.000 3.334}          6.668           149.970         
ref_clk_p                                            {0.000 5.000}          10.000          100.000         
  clkfbout_clk_wiz_0                                 {0.000 5.000}          10.000          100.000         
  haps_infra_clk_10                                  {0.000 50.000}         100.000         10.000          
  haps_infra_clk_100                                 {0.000 5.000}          10.000          100.000         
    hstdm_txclk_1200_bank36_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank36_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank37_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank37_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank37_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank38_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank38_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank38_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank60_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank69_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank69_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank71_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank71_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclkdiv2_local                            {0.000 1.667}          3.333           300.000         
  haps_infra_clk_160                                 {0.000 3.125}          6.250           160.000         
  haps_infra_clk_200                                 {0.000 2.500}          5.000           200.000         
  haps_infra_clk_50_2_sync                           {0.000 10.000}         20.000          50.000          
  haps_infra_clk_umr3                                {0.000 4.000}          8.000           125.000         
  ref_clk_x0y1_int                                   {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
afpga_lock_clk                                           998.400        0.000                      0                    4      499.427        0.000                       0                    34  
clk                                                      240.188        0.000                      0                  335      246.000        0.000                       0                   373  
gt1_refclk                                                 9.547        0.000                      0                    3        4.725        0.000                       0                     4  
    GTYE4_CHANNEL_TXOUTCLKPCS[0]                           4.307        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[1]                           4.275        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[2]                           4.473        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[3]                           4.369        0.000                      0                   34        2.392        0.000                       0                    15  
    rxoutclk_out[2]                                        2.366        0.000                      0                 5391        0.519        0.000                       0                  2830  
    txoutclk_out[2]                                        1.448        0.000                      0                11045        0.525        0.000                       0                  5128  
hstdm_rxclk_1200_bank36_block3                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank36_block3_div2                      1.258        0.000                      0                  328        0.890        0.000                       0                   258  
    hstdm_rxclk_1200_bank36_block3_div4                    4.554        0.000                      0                  522        1.896        0.000                       0                   347  
hstdm_rxclk_1200_bank37_block4                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank37_block4_div2                      1.339        0.000                      0                  328        0.890        0.000                       0                   258  
    hstdm_rxclk_1200_bank37_block4_div4                    4.660        0.000                      0                  522        1.896        0.000                       0                   347  
hstdm_rxclk_1200_bank38_block5                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank38_block5_div2                      1.269        0.000                      0                  328        0.890        0.000                       0                   258  
    hstdm_rxclk_1200_bank38_block5_div4                    4.317        0.000                      0                  524        1.896        0.000                       0                   347  
hstdm_rxclk_1200_bank60_block7                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank60_block7_div2                      1.446        0.000                      0                  164        0.890        0.000                       0                   130  
    hstdm_rxclk_1200_bank60_block7_div4                    4.496        0.000                      0                  486        1.896        0.000                       0                   314  
hstdm_rxclk_1200_bank69_block1                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank69_block1_div2                      1.405        0.000                      0                  164        0.890        0.000                       0                   130  
    hstdm_rxclk_1200_bank69_block1_div4                    4.682        0.000                      0                  486        1.896        0.000                       0                   314  
hstdm_rxclk_1200_bank71_block2                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank71_block2_div2                      1.349        0.000                      0                  325        0.890        0.000                       0                   255  
    hstdm_rxclk_1200_bank71_block2_div4                    4.568        0.000                      0                  526        1.896        0.000                       0                   347  
ref_clk_p                                                                                                                        2.000        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                             8.501        0.000                       0                     3  
  haps_infra_clk_10                                       96.463        0.000                      0                 3393       49.457        0.000                       0                  1887  
  haps_infra_clk_100                                       2.537        0.000                      0                12170        1.500        0.000                       0                  5912  
    hstdm_txclk_1200_bank36_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank37_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank38_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank60_clkoutphy_net                                                                                        0.229        0.000                       0                     9  
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV                                                                              0.991        0.000                       0                    43  
    hstdm_txclk_1200_bank69_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank71_clkoutphy_net                                                                                        0.229        0.000                       0                     3  
    hstdm_txclkdiv2_local                                  1.817        0.000                      0                 2772        1.392        0.000                       0                  2858  
  haps_infra_clk_160                                                                                                             4.751        0.000                       0                     2  
  haps_infra_clk_200                                       3.691        0.000                      0                  378        2.225        0.000                       0                   168  
  haps_infra_clk_50_2_sync                                18.235        0.000                      0                 1003        8.200        0.000                       0                   616  
  haps_infra_clk_umr3                                      3.740        0.000                      0                38842        3.427        0.000                       0                 16075  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------  
input port clock                               System_FB1_uB                                      194.765        0.000                      0                    4  
clk                                            System_FB1_uB                                      481.386        0.000                      0                    2  
hstdm_rxclk_1200_bank36_block3_div2            System_FB1_uB                                      307.516        0.000                      0                    2  
hstdm_rxclk_1200_bank37_block4_div2            System_FB1_uB                                      312.275        0.000                      0                    2  
hstdm_rxclk_1200_bank38_block5_div2            System_FB1_uB                                      313.426        0.000                      0                    2  
hstdm_rxclk_1200_bank60_block7_div2            System_FB1_uB                                      196.057        0.000                      0                    1  
hstdm_rxclk_1200_bank69_block1_div2            System_FB1_uB                                      309.603        0.000                      0                    2  
hstdm_rxclk_1200_bank71_block2_div2            System_FB1_uB                                      296.122        0.000                      0                    3  
input port clock                               clk                                                135.712        0.000                      0                 1303  
hstdm_rxclk_1200_bank71_block2_div2            clk                                                231.838        0.000                      0                    9  
hstdm_rxclk_1200_bank36_block3_div4            hstdm_rxclk_1200_bank36_block3_div2                  2.413        0.000                      0                   16  
hstdm_rxclk_1200_bank36_block3_div2            hstdm_rxclk_1200_bank36_block3_div4                  2.714        0.000                      0                   36  
hstdm_rxclk_1200_bank37_block4_div4            hstdm_rxclk_1200_bank37_block4_div2                  2.323        0.000                      0                   16  
hstdm_rxclk_1200_bank37_block4_div2            hstdm_rxclk_1200_bank37_block4_div4                  2.659        0.000                      0                   36  
hstdm_rxclk_1200_bank38_block5_div4            hstdm_rxclk_1200_bank38_block5_div2                  2.416        0.000                      0                   16  
hstdm_rxclk_1200_bank38_block5_div2            hstdm_rxclk_1200_bank38_block5_div4                  2.735        0.000                      0                   36  
hstdm_rxclk_1200_bank60_block7_div4            hstdm_rxclk_1200_bank60_block7_div2                  2.446        0.000                      0                    8  
hstdm_rxclk_1200_bank60_block7_div2            hstdm_rxclk_1200_bank60_block7_div4                  2.737        0.000                      0                   18  
hstdm_rxclk_1200_bank69_block1_div4            hstdm_rxclk_1200_bank69_block1_div2                  2.393        0.000                      0                    8  
hstdm_rxclk_1200_bank69_block1_div2            hstdm_rxclk_1200_bank69_block1_div4                  2.850        0.000                      0                   18  
hstdm_rxclk_1200_bank71_block2_div4            hstdm_rxclk_1200_bank71_block2_div2                  2.458        0.000                      0                   16  
hstdm_rxclk_1200_bank71_block2_div2            hstdm_rxclk_1200_bank71_block2_div4                  2.756        0.000                      0                   36  
haps_infra_clk_100                             ref_clk_p                                            5.018        0.000                      0                    1  
ref_clk_p                                      haps_infra_clk_100                                   4.707        0.000                      0                    1  
hstdm_txclkdiv2_local                          hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV        5.910        0.000                      0                  168  
clk                                            hstdm_txclkdiv2_local                               60.640        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------                           ----------                           --------                                 -------      -------  ---------------------  -------------------  
**async_default**                    clk                                  clk                                      491.950        0.000                      0                  204  
**async_default**                    haps_infra_clk_10                    haps_infra_clk_10                         98.859        0.000                      0                   69  
**async_default**                    haps_infra_clk_100                   haps_infra_clk_100                         7.252        0.000                      0                  738  
**async_default**                    haps_infra_clk_50_2_sync             haps_infra_clk_50_2_sync                  19.135        0.000                      0                  118  
**async_default**                    haps_infra_clk_umr3                  haps_infra_clk_umr3                        5.074        0.000                      0                11352  
**async_default**                    hstdm_rxclk_1200_bank36_block3_div4  hstdm_rxclk_1200_bank36_block3_div4        5.501        0.000                      0                  255  
**async_default**                    hstdm_rxclk_1200_bank37_block4_div4  hstdm_rxclk_1200_bank37_block4_div4        5.478        0.000                      0                  255  
**async_default**                    hstdm_rxclk_1200_bank38_block5_div4  hstdm_rxclk_1200_bank38_block5_div4        5.358        0.000                      0                  255  
**async_default**                    hstdm_rxclk_1200_bank60_block7_div4  hstdm_rxclk_1200_bank60_block7_div4        5.437        0.000                      0                  244  
**async_default**                    hstdm_rxclk_1200_bank69_block1_div4  hstdm_rxclk_1200_bank69_block1_div4        5.354        0.000                      0                  244  
**async_default**                    hstdm_rxclk_1200_bank71_block2_div4  hstdm_rxclk_1200_bank71_block2_div4        5.490        0.000                      0                  255  
**async_default**                    rxoutclk_out[2]                      rxoutclk_out[2]                            4.697        0.000                      0                    8  
**async_default**                    txoutclk_out[2]                      txoutclk_out[2]                            3.167        0.000                      0                  603  
**default**                          clk                                                                            96.647        0.000                      0                    8  
**default**                          hstdm_rxclk_1200_bank36_block3_div2                                           242.559        0.000                      0                   16  
**default**                          hstdm_rxclk_1200_bank37_block4_div2                                           246.359        0.000                      0                   32  
**default**                          hstdm_rxclk_1200_bank38_block5_div2                                           244.748        0.000                      0                   48  
**default**                          hstdm_rxclk_1200_bank60_block7_div2                                           130.791        0.000                      0                    1  
**default**                          hstdm_rxclk_1200_bank69_block1_div2                                           239.275        0.000                      0                   56  
**default**                          hstdm_rxclk_1200_bank71_block2_div2                                           231.777        0.000                      0                   64  
**default**                          input port clock                                                              119.200        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  afpga_lock_clk
  To Clock:  afpga_lock_clk

Setup :            0  Failing Endpoints,  Worst Slack      998.400ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      499.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.400ns  (required time - arrival time)
  Source:                 dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.352ns (24.702%)  route 1.073ns (75.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 1003.576 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.882ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.445ns (routing 1.523ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.182ns (routing 1.387ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        1.427     2.112    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.140 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, estimated)       2.445     4.585    dut_inst/immgen1/ufpga_lock_clk_o
    SLICE_X180Y443       SRLC32E                                      r  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y443       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352     4.937 r  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/Q31
                         net (fo=1, estimated)        1.073     6.010    dut_inst/registers1/CDO
    SLICE_X156Y513       SRLC32E                                      r  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.953  1001.370    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1001.394 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, estimated)       2.182  1003.576    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y513       SRLC32E                                      r  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK
                         clock pessimism              0.882  1004.458    
                         clock uncertainty           -0.035  1004.423    
    SLICE_X156Y513       SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.013  1004.410    dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1
  -------------------------------------------------------------------
                         required time                       1004.410    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                998.400    

Slack (MET) :             998.400ns  (required time - arrival time)
  Source:                 dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.352ns (24.702%)  route 1.073ns (75.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 1003.576 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.882ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.445ns (routing 1.523ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.182ns (routing 1.387ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        1.427     2.112    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.140 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, estimated)       2.445     4.585    dut_inst/immgen1/ufpga_lock_clk_o
    SLICE_X180Y443       SRLC32E                                      r  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y443       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352     4.937 f  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/Q31
                         net (fo=1, estimated)        1.073     6.010    dut_inst/registers1/CDO
    SLICE_X156Y513       SRLC32E                                      f  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.953  1001.370    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1001.394 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, estimated)       2.182  1003.576    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y513       SRLC32E                                      r  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK
                         clock pessimism              0.882  1004.458    
                         clock uncertainty           -0.035  1004.423    
    SLICE_X156Y513       SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.013  1004.410    dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1
  -------------------------------------------------------------------
                         required time                       1004.410    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                998.400    

Slack (MET) :             999.127ns  (required time - arrival time)
  Source:                 dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.184ns (22.384%)  route 0.638ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 1002.137 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.375ns (routing 0.858ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.777ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.478     0.478 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.478    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.478 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.813     1.291    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.310 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, estimated)       1.375     2.685    dut_inst/immgen1/ufpga_lock_clk_o
    SLICE_X180Y443       SRLC32E                                      r  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y443       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.184     2.869 r  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/Q31
                         net (fo=1, estimated)        0.638     3.507    dut_inst/registers1/CDO
    SLICE_X156Y513       SRLC32E                                      r  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292  1000.292 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.292    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.292 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.579  1000.871    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  1000.888 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, estimated)       1.249  1002.137    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y513       SRLC32E                                      r  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK
                         clock pessimism              0.503  1002.641    
                         clock uncertainty           -0.035  1002.605    
    SLICE_X156Y513       SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                      0.029  1002.634    dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1
  -------------------------------------------------------------------
                         required time                       1002.634    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                999.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         afpga_lock_clk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { AFPGA_LOCK_CLK_I }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I     n/a            1.499         1000.000    998.501    BUFGCE_X1Y157   sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/I
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X156Y513  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X156Y513  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X156Y513  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      240.188ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      246.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             240.188ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            248.100ns  (MaxDelay Path 248.100ns)
  Data Path Delay:        1.939ns  (logic 0.789ns (40.680%)  route 1.150ns (59.320%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.000ns
  Timing Exception:       MaxDelay Path -high_priority 248.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     6.000    
    K37                                               0.000     6.000 r  rst_n (IN)
                         net (fo=0)                   0.000     6.000    rst_n_ibuf/I
    K37                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.789     6.789 r  rst_n_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.789    rst_n_ibuf/OUT
    K37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     6.789 r  rst_n_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        1.150     7.939    dut_inst/rst_n
    SLICE_X349Y677       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                  248.100   248.100    
    SLICE_X349Y677       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027   248.127    dut_inst/aptn_reset_sync_rst_n_5
  -------------------------------------------------------------------
                         required time                        248.127    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                240.188    

Slack (MET) :             240.188ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            248.100ns  (MaxDelay Path 248.100ns)
  Data Path Delay:        1.939ns  (logic 0.789ns (40.680%)  route 1.150ns (59.320%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.000ns
  Timing Exception:       MaxDelay Path -high_priority 248.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     6.000    
    K37                                               0.000     6.000 f  rst_n (IN)
                         net (fo=0)                   0.000     6.000    rst_n_ibuf/I
    K37                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.789     6.789 f  rst_n_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.789    rst_n_ibuf/OUT
    K37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     6.789 f  rst_n_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        1.150     7.939    dut_inst/rst_n
    SLICE_X349Y677       FDRE                                         f  dut_inst/aptn_reset_sync_rst_n_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                  248.100   248.100    
    SLICE_X349Y677       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027   248.127    dut_inst/aptn_reset_sync_rst_n_5
  -------------------------------------------------------------------
                         required time                        248.127    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                240.188    

Slack (MET) :             240.996ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            248.100ns  (MaxDelay Path 248.100ns)
  Data Path Delay:        1.127ns  (logic 0.507ns (44.969%)  route 0.620ns (55.031%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.000ns
  Timing Exception:       MaxDelay Path -high_priority 248.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     6.000    
    K37                                               0.000     6.000 r  rst_n (IN)
                         net (fo=0)                   0.000     6.000    rst_n_ibuf/I
    K37                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.507     6.507 r  rst_n_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.507    rst_n_ibuf/OUT
    K37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     6.507 r  rst_n_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.620     7.127    dut_inst/rst_n
    SLICE_X349Y677       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                  248.100   248.100    
    SLICE_X349Y677       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.023   248.123    dut_inst/aptn_reset_sync_rst_n_5
  -------------------------------------------------------------------
                         required time                        248.123    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                240.996    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     FDRE/C      n/a            8.000         500.000     492.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
Min Period        n/a     BUFGCE/I    n/a            1.499         500.000     498.501    BUFGCE_X1Y249     clk_bufg/I
Min Period        n/a     RAMD32/CLK  n/a            1.146         500.000     498.854    SLICE_X162Y511    dut_inst/registers1/Registers_1_I_10/RAMA/CLK
Low Pulse Width   Slow    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
Low Pulse Width   Fast    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         250.000     249.427    SLICE_X162Y511    dut_inst/registers1/Registers_1_I_10/RAMA/CLK
High Pulse Width  Slow    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
High Pulse Width  Fast    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         250.000     249.427    SLICE_X162Y511    dut_inst/registers1/Registers_1_I_10/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gt1_refclk
  To Clock:  gt1_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.547ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.240ns (55.300%)  route 0.194ns (44.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.906ns = ( 10.906 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.668ns (routing 0.000ns, distribution 0.668ns)
  Clock Net Delay (Destination): 0.538ns (routing 0.000ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.668     1.406    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y532       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.504 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, estimated)        0.168     1.672    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X423Y532       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     1.814 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.840    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.538    10.906    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.489    11.395    
                         clock uncertainty           -0.035    11.360    
    SLICE_X423Y532       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.387    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.387    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                  9.547    

Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.240ns (55.300%)  route 0.194ns (44.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.906ns = ( 10.906 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.668ns (routing 0.000ns, distribution 0.668ns)
  Clock Net Delay (Destination): 0.538ns (routing 0.000ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.668     1.406    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y532       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.504 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, estimated)        0.168     1.672    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X423Y532       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     1.814 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.840    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.538    10.906    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.489    11.395    
                         clock uncertainty           -0.035    11.360    
    SLICE_X423Y532       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.387    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.387    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                  9.547    

Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.240ns (55.300%)  route 0.194ns (44.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.906ns = ( 10.906 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.668ns (routing 0.000ns, distribution 0.668ns)
  Clock Net Delay (Destination): 0.538ns (routing 0.000ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.668     1.406    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y532       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.504 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, estimated)        0.168     1.672    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X423Y532       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     1.814 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.840    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X423Y532       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.538    10.906    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.489    11.395    
                         clock uncertainty           -0.035    11.360    
    SLICE_X423Y532       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.387    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.387    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                  9.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt1_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GT1_REFCLK_P }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I  n/a            1.499         10.000      8.501      BUFG_GT_X0Y208  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/I
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.307ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.136ns (21.971%)  route 0.483ns (78.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.526ns = ( 5.859 - 5.333 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.845     0.845    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y505       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y505       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.942 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.180     1.122    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y504       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     1.161 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, estimated)       0.303     1.464    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X430Y503       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.526     5.859    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y503       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.000     5.859    
                         clock uncertainty           -0.046     5.813    
    SLICE_X430Y503       FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     5.771    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          5.771    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.136ns (21.971%)  route 0.483ns (78.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.526ns = ( 5.859 - 5.333 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.845     0.845    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y505       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y505       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.942 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.180     1.122    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y504       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     1.161 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, estimated)       0.303     1.464    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X430Y503       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.526     5.859    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y503       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.000     5.859    
                         clock uncertainty           -0.046     5.813    
    SLICE_X430Y503       FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     5.771    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          5.771    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.136ns (22.259%)  route 0.475ns (77.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.563ns = ( 5.896 - 5.333 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.845     0.845    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y505       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y505       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.942 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.180     1.122    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y504       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     1.161 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, estimated)       0.295     1.456    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X430Y505       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.563     5.896    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y505       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.000     5.896    
                         clock uncertainty           -0.046     5.850    
    SLICE_X430Y505       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     5.808    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.808    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  4.352    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[0]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]

Setup :            0  Failing Endpoints,  Worst Slack        4.275ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.137ns (18.194%)  route 0.616ns (81.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.399ns = ( 5.732 - 5.333 ) 
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.616     0.616    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y509       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.715 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.228     0.943    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y508       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     0.981 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, estimated)       0.388     1.369    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X431Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.399     5.732    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     5.732    
                         clock uncertainty           -0.046     5.686    
    SLICE_X431Y510       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.644    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.644    
                         arrival time                          -1.369    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.137ns (18.194%)  route 0.616ns (81.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.399ns = ( 5.732 - 5.333 ) 
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.616     0.616    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y509       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.715 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.228     0.943    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y508       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     0.981 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, estimated)       0.388     1.369    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X431Y510       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.399     5.732    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     5.732    
                         clock uncertainty           -0.046     5.686    
    SLICE_X431Y510       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.644    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.644    
                         arrival time                          -1.369    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.137ns (18.194%)  route 0.616ns (81.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.399ns = ( 5.732 - 5.333 ) 
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.616     0.616    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y509       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.715 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.228     0.943    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y508       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     0.981 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, estimated)       0.388     1.369    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X431Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.399     5.732    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.000     5.732    
                         clock uncertainty           -0.046     5.686    
    SLICE_X431Y510       FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.042     5.644    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.644    
                         arrival time                          -1.369    
  -------------------------------------------------------------------
                         slack                                  4.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[1]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]

Setup :            0  Failing Endpoints,  Worst Slack        4.473ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.137ns (22.204%)  route 0.480ns (77.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.368ns = ( 5.701 - 5.333 ) 
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.523     0.523    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y512       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y512       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.622 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.126     0.748    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y512       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     0.786 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, estimated)       0.354     1.140    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.368     5.701    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.046     5.655    
    SLICE_X431Y514       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.613    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.613    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.137ns (22.204%)  route 0.480ns (77.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.368ns = ( 5.701 - 5.333 ) 
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.523     0.523    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y512       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y512       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.622 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.126     0.748    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y512       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     0.786 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, estimated)       0.354     1.140    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X431Y514       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.368     5.701    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.046     5.655    
    SLICE_X431Y514       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.613    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.613    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.137ns (22.204%)  route 0.480ns (77.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.368ns = ( 5.701 - 5.333 ) 
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.523     0.523    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y512       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y512       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.622 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.126     0.748    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y512       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     0.786 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, estimated)       0.354     1.140    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.368     5.701    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.046     5.655    
    SLICE_X431Y514       FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.042     5.613    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.613    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                  4.473    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]

Setup :            0  Failing Endpoints,  Worst Slack        4.369ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.164ns (25.466%)  route 0.480ns (74.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.348ns = ( 5.681 - 5.333 ) 
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.580     0.580    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y534       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y534       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.678 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, estimated)        0.207     0.885    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X431Y534       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     0.951 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2/O
                         net (fo=1, estimated)        0.273     1.224    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2_n_0
    SLICE_X431Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.348     5.681    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.000     5.681    
                         clock uncertainty           -0.046     5.635    
    SLICE_X431Y535       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.593    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.593    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.164ns (25.466%)  route 0.480ns (74.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.348ns = ( 5.681 - 5.333 ) 
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.580     0.580    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y534       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y534       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.678 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, estimated)        0.207     0.885    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X431Y534       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     0.951 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2/O
                         net (fo=1, estimated)        0.273     1.224    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2_n_0
    SLICE_X431Y535       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.348     5.681    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.000     5.681    
                         clock uncertainty           -0.046     5.635    
    SLICE_X431Y535       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.593    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.593    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.136ns (20.208%)  route 0.537ns (79.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.337ns = ( 5.670 - 5.333 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.468     0.468    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y537       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y537       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.565 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.181     0.746    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y534       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     0.785 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, estimated)       0.356     1.141    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X431Y536       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.337     5.670    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y536       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     5.670    
                         clock uncertainty           -0.046     5.624    
    SLICE_X431Y536       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.582    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                  4.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[3]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.366ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.369ns (13.399%)  route 2.385ns (86.601%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 6.539 - 5.333 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.291ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.264ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.176     1.405    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X426Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y514       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     1.503 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/Q
                         net (fo=2, estimated)        0.728     2.231    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg_n_0_[62]
    SLICE_X419Y517       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.348 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_7__0/O
                         net (fo=1, estimated)        0.159     2.507    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_7__0_n_0
    SLICE_X419Y517       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.039     2.546 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_5__0/O
                         net (fo=1, estimated)        0.108     2.654    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_5__0_n_0
    SLICE_X419Y517       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     2.692 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_2__0/O
                         net (fo=2, estimated)        0.542     3.234    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/p_15_in
    SLICE_X421Y519       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     3.273 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_2__0/O
                         net (fo=4, estimated)        0.119     3.392    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/FINAL_GATER_FOR_FIFO_DIN0
    SLICE_X421Y519       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     3.430 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_1__0/O
                         net (fo=72, estimated)       0.729     4.159    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_1__0_n_0
    SLICE_X419Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.001     6.539    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X419Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]/C
                         clock pessimism              0.104     6.644    
                         clock uncertainty           -0.046     6.597    
    SLICE_X419Y517       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     6.525    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]
  -------------------------------------------------------------------
                         required time                          6.525    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.369ns (13.399%)  route 2.385ns (86.601%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 6.539 - 5.333 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.291ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.264ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.176     1.405    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X426Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y514       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     1.503 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/Q
                         net (fo=2, estimated)        0.728     2.231    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg_n_0_[62]
    SLICE_X419Y517       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.348 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_7__0/O
                         net (fo=1, estimated)        0.159     2.507    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_7__0_n_0
    SLICE_X419Y517       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.039     2.546 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_5__0/O
                         net (fo=1, estimated)        0.108     2.654    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_5__0_n_0
    SLICE_X419Y517       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     2.692 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_2__0/O
                         net (fo=2, estimated)        0.542     3.234    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/p_15_in
    SLICE_X421Y519       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     3.273 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_2__0/O
                         net (fo=4, estimated)        0.119     3.392    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/FINAL_GATER_FOR_FIFO_DIN0
    SLICE_X421Y519       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     3.430 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_1__0/O
                         net (fo=72, estimated)       0.729     4.159    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_1__0_n_0
    SLICE_X419Y517       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.001     6.539    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X419Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]/C
                         clock pessimism              0.104     6.644    
                         clock uncertainty           -0.046     6.597    
    SLICE_X419Y517       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     6.525    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]
  -------------------------------------------------------------------
                         required time                          6.525    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.369ns (13.399%)  route 2.385ns (86.601%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 6.539 - 5.333 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.291ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.264ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.176     1.405    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X426Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y514       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     1.503 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/Q
                         net (fo=2, estimated)        0.728     2.231    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg_n_0_[62]
    SLICE_X419Y517       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.348 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_7__0/O
                         net (fo=1, estimated)        0.159     2.507    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_7__0_n_0
    SLICE_X419Y517       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.039     2.546 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_5__0/O
                         net (fo=1, estimated)        0.108     2.654    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_5__0_n_0
    SLICE_X419Y517       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     2.692 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_2__0/O
                         net (fo=2, estimated)        0.542     3.234    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/p_15_in
    SLICE_X421Y519       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     3.273 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_2__0/O
                         net (fo=4, estimated)        0.119     3.392    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/FINAL_GATER_FOR_FIFO_DIN0
    SLICE_X421Y519       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     3.430 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_1__0/O
                         net (fo=72, estimated)       0.729     4.159    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_1__0_n_0
    SLICE_X419Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.001     6.539    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X419Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[49]/C
                         clock pessimism              0.104     6.644    
                         clock uncertainty           -0.046     6.597    
    SLICE_X419Y517       FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072     6.525    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[49]
  -------------------------------------------------------------------
                         required time                          6.525    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                  2.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.006       0.519      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.006       0.519      GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.006       0.519      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.448ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.426ns (11.639%)  route 3.234ns (88.361%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 6.725 - 5.333 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.283ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.256ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.389     1.618    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X410Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y517       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     1.714 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/Q
                         net (fo=2, estimated)        0.320     2.034    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/misr_reg[0][246]
    SLICE_X414Y521       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     2.185 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_5/O
                         net (fo=1, estimated)        0.992     3.177    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_5_n_0
    SLICE_X420Y558       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     3.241 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_1/O
                         net (fo=28, estimated)       0.415     3.656    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/FSM_sequential_state_reg[0]_0
    SLICE_X424Y562       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     3.695 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/fifo_sib_data_dip[0]_i_2/O
                         net (fo=2, estimated)        0.051     3.746    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_dip_reg[0]_0
    SLICE_X424Y562       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     3.784 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_dip[0]_i_1/O
                         net (fo=9, estimated)        0.188     3.972    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/FSM_sequential_state_reg[2]_0
    SLICE_X423Y562       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     4.010 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di[255]_i_1/O
                         net (fo=258, estimated)      1.268     5.278    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di[255]_i_1_n_0
    SLICE_X408Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.188     6.725    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/socket256\\.user_clk
    SLICE_X408Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/C
                         clock pessimism              0.119     6.845    
                         clock uncertainty           -0.046     6.798    
    SLICE_X408Y515       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.726    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.426ns (11.639%)  route 3.234ns (88.361%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 6.725 - 5.333 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.283ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.256ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.389     1.618    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X410Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y517       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     1.714 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/Q
                         net (fo=2, estimated)        0.320     2.034    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/misr_reg[0][246]
    SLICE_X414Y521       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     2.185 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_5/O
                         net (fo=1, estimated)        0.992     3.177    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_5_n_0
    SLICE_X420Y558       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     3.241 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_1/O
                         net (fo=28, estimated)       0.415     3.656    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/FSM_sequential_state_reg[0]_0
    SLICE_X424Y562       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     3.695 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/fifo_sib_data_dip[0]_i_2/O
                         net (fo=2, estimated)        0.051     3.746    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_dip_reg[0]_0
    SLICE_X424Y562       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     3.784 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_dip[0]_i_1/O
                         net (fo=9, estimated)        0.188     3.972    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/FSM_sequential_state_reg[2]_0
    SLICE_X423Y562       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     4.010 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di[255]_i_1/O
                         net (fo=258, estimated)      1.268     5.278    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di[255]_i_1_n_0
    SLICE_X408Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.188     6.725    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/socket256\\.user_clk
    SLICE_X408Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/C
                         clock pessimism              0.119     6.845    
                         clock uncertainty           -0.046     6.798    
    SLICE_X408Y515       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.726    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.426ns (11.639%)  route 3.234ns (88.361%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 6.725 - 5.333 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.283ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.256ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.389     1.618    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X410Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y517       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     1.714 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/Q
                         net (fo=2, estimated)        0.320     2.034    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/misr_reg[0][246]
    SLICE_X414Y521       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     2.185 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_5/O
                         net (fo=1, estimated)        0.992     3.177    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_5_n_0
    SLICE_X420Y558       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     3.241 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_1/O
                         net (fo=28, estimated)       0.415     3.656    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/FSM_sequential_state_reg[0]_0
    SLICE_X424Y562       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     3.695 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/fifo_sib_data_dip[0]_i_2/O
                         net (fo=2, estimated)        0.051     3.746    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_dip_reg[0]_0
    SLICE_X424Y562       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     3.784 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_dip[0]_i_1/O
                         net (fo=9, estimated)        0.188     3.972    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/FSM_sequential_state_reg[2]_0
    SLICE_X423Y562       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     4.010 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di[255]_i_1/O
                         net (fo=258, estimated)      1.268     5.278    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di[255]_i_1_n_0
    SLICE_X408Y515       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.188     6.725    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/socket256\\.user_clk
    SLICE_X408Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/C
                         clock pessimism              0.119     6.845    
                         clock uncertainty           -0.046     6.798    
    SLICE_X408Y515       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.726    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  1.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.104       0.525      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.104       0.525      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.104       0.525      GTYE4_CHANNEL_X0Y35  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3
  To Clock:  hstdm_rxclk_1200_bank36_block3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block3
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_M48 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div2
  To Clock:  hstdm_rxclk_1200_bank36_block3_div2

Setup :            0  Failing Endpoints,  Worst Slack        1.258ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.793ns (44.129%)  route 1.004ns (55.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.394ns = ( 5.728 - 3.334 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    1.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.001ns, distribution 1.047ns)
  Clock Net Delay (Destination): 0.729ns (routing 0.001ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.762    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.790 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      1.048     3.838    cpm_rcv_HSTDM_4_FB1_A2_D_3/fifo_rd_clk
    BITSLICE_RX_TX_X0Y913
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y913
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[0])
                                                      0.679     4.517 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/Q[0]
                         net (fo=4, estimated)        0.409     4.926    cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.Q_odata[0]
    SLICE_X1Y1053        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     5.040 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, estimated)        0.595     5.635    cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X6Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.826    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.114    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     4.975    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.999 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.729     5.728    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv2
    SLICE_X6Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/C
                         clock pessimism              1.173     6.901    
                         clock uncertainty           -0.035     6.866    
    SLICE_X6Y1045        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.893    cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.893    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.793ns (44.129%)  route 1.004ns (55.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.394ns = ( 5.728 - 3.334 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    1.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.001ns, distribution 1.047ns)
  Clock Net Delay (Destination): 0.729ns (routing 0.001ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.762    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.790 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      1.048     3.838    cpm_rcv_HSTDM_4_FB1_A2_D_3/fifo_rd_clk
    BITSLICE_RX_TX_X0Y913
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y913
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[0])
                                                      0.679     4.517 f  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/Q[0]
                         net (fo=4, estimated)        0.409     4.926    cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.Q_odata[0]
    SLICE_X1Y1053        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     5.040 f  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, estimated)        0.595     5.635    cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X6Y1045        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.826    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.114    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     4.975    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.999 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.729     5.728    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv2
    SLICE_X6Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/C
                         clock pessimism              1.173     6.901    
                         clock uncertainty           -0.035     6.866    
    SLICE_X6Y1045        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.893    cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.893    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.795ns (44.413%)  route 0.995ns (55.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.394ns = ( 5.728 - 3.334 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    1.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.001ns, distribution 1.047ns)
  Clock Net Delay (Destination): 0.729ns (routing 0.001ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.762    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.790 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      1.048     3.838    cpm_rcv_HSTDM_4_FB1_A2_D_3/fifo_rd_clk
    BITSLICE_RX_TX_X0Y913
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y913
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[0])
                                                      0.679     4.517 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/Q[0]
                         net (fo=4, estimated)        0.404     4.921    cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.Q_odata[0]
    SLICE_X1Y1053        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     5.037 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]/O
                         net (fo=2, estimated)        0.591     5.628    cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.XiPhy_Bitslip.dataout_wire_all_current[2]
    SLICE_X6Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.826    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.114    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     4.975    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.999 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.729     5.728    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv2
    SLICE_X6Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[2]/C
                         clock pessimism              1.173     6.901    
                         clock uncertainty           -0.035     6.866    
    SLICE_X6Y1045        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     6.893    cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[2]
  -------------------------------------------------------------------
                         required time                          6.893    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  1.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block3_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y912  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div4
  To Clock:  hstdm_rxclk_1200_bank36_block3_div4

Setup :            0  Failing Endpoints,  Worst Slack        4.554ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/pause_cnt[12]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/data_stable_cnt[64]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.872ns (43.556%)  route 1.130ns (56.444%))
  Logic Levels:           12  (CARRY8=9 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 9.195 - 6.668 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.907ns (routing 0.000ns, distribution 0.907ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.000ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.907     3.821    hstdm_trainer_3/rxclkdiv4
    SLICE_X6Y1052        FDCE                                         r  hstdm_trainer_3/pause_cnt[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1052        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.915 r  hstdm_trainer_3/pause_cnt[12]/Q
                         net (fo=2, estimated)        0.299     4.214    hstdm_trainer_3/pause_cnt[12]
    SLICE_X6Y1050        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.393 f  hstdm_trainer_3/un1_pause_cnt_16_0/O
                         net (fo=1, estimated)        0.165     4.558    hstdm_trainer_3/un1_pause_cnt_16_0
    SLICE_X6Y1051        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064     4.622 f  hstdm_trainer_3/un1_pause_cnt_16/O
                         net (fo=116, estimated)      0.368     4.990    hstdm_trainer_3/pause_cntZ
    SLICE_X9Y1047        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     5.029 r  hstdm_trainer_3/next_data_stable_cnt_1_sqmuxa_i/O
                         net (fo=1, routed)           0.011     5.040    hstdm_trainer_3/data_stable_cntZ
    SLICE_X9Y1047        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.278 r  hstdm_trainer_3/data_stable_cnt_cry[2]/CO[7]
                         net (fo=1, estimated)        0.028     5.306    hstdm_trainer_3/data_stable_cnt_cry[6]
    SLICE_X9Y1048        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.329 r  hstdm_trainer_3/data_stable_cnt_cry[10]/CO[7]
                         net (fo=1, estimated)        0.028     5.357    hstdm_trainer_3/data_stable_cnt_cry[14]
    SLICE_X9Y1049        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.380 r  hstdm_trainer_3/data_stable_cnt_cry[18]/CO[7]
                         net (fo=1, estimated)        0.060     5.440    hstdm_trainer_3/data_stable_cnt_cry[22]
    SLICE_X9Y1050        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.463 r  hstdm_trainer_3/data_stable_cnt_cry[26]/CO[7]
                         net (fo=1, estimated)        0.028     5.491    hstdm_trainer_3/data_stable_cnt_cry[30]
    SLICE_X9Y1051        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.514 r  hstdm_trainer_3/data_stable_cnt_cry[34]/CO[7]
                         net (fo=1, estimated)        0.028     5.542    hstdm_trainer_3/data_stable_cnt_cry[38]
    SLICE_X9Y1052        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.565 r  hstdm_trainer_3/data_stable_cnt_cry[42]/CO[7]
                         net (fo=1, estimated)        0.028     5.593    hstdm_trainer_3/data_stable_cnt_cry[46]
    SLICE_X9Y1053        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.616 r  hstdm_trainer_3/data_stable_cnt_cry[50]/CO[7]
                         net (fo=1, estimated)        0.028     5.644    hstdm_trainer_3/data_stable_cnt_cry[54]
    SLICE_X9Y1054        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.667 r  hstdm_trainer_3/data_stable_cnt_cry[58]/CO[7]
                         net (fo=1, estimated)        0.028     5.695    hstdm_trainer_3/data_stable_cnt_cry[62]
    SLICE_X9Y1055        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.792 r  hstdm_trainer_3/data_stable_cnt_s[64]/O[1]
                         net (fo=1, routed)           0.031     5.823    hstdm_trainer_3/data_stable_cnt_s[64]
    SLICE_X9Y1055        FDCE                                         r  hstdm_trainer_3/data_stable_cnt[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.753     9.195    hstdm_trainer_3/rxclkdiv4
    SLICE_X9Y1055        FDCE                                         r  hstdm_trainer_3/data_stable_cnt[64]/C
                         clock pessimism              1.190    10.385    
                         clock uncertainty           -0.035    10.350    
    SLICE_X9Y1055        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027    10.377    hstdm_trainer_3/data_stable_cnt[64]
  -------------------------------------------------------------------
                         required time                         10.377    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/pause_cnt[12]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/data_stable_cnt[64]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.872ns (43.556%)  route 1.130ns (56.444%))
  Logic Levels:           12  (CARRY8=9 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 9.195 - 6.668 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.907ns (routing 0.000ns, distribution 0.907ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.000ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.907     3.821    hstdm_trainer_3/rxclkdiv4
    SLICE_X6Y1052        FDCE                                         r  hstdm_trainer_3/pause_cnt[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1052        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.915 f  hstdm_trainer_3/pause_cnt[12]/Q
                         net (fo=2, estimated)        0.299     4.214    hstdm_trainer_3/pause_cnt[12]
    SLICE_X6Y1050        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.393 r  hstdm_trainer_3/un1_pause_cnt_16_0/O
                         net (fo=1, estimated)        0.165     4.558    hstdm_trainer_3/un1_pause_cnt_16_0
    SLICE_X6Y1051        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064     4.622 r  hstdm_trainer_3/un1_pause_cnt_16/O
                         net (fo=116, estimated)      0.368     4.990    hstdm_trainer_3/pause_cntZ
    SLICE_X9Y1047        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     5.029 f  hstdm_trainer_3/next_data_stable_cnt_1_sqmuxa_i/O
                         net (fo=1, routed)           0.011     5.040    hstdm_trainer_3/data_stable_cntZ
    SLICE_X9Y1047        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.278 r  hstdm_trainer_3/data_stable_cnt_cry[2]/CO[7]
                         net (fo=1, estimated)        0.028     5.306    hstdm_trainer_3/data_stable_cnt_cry[6]
    SLICE_X9Y1048        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.329 r  hstdm_trainer_3/data_stable_cnt_cry[10]/CO[7]
                         net (fo=1, estimated)        0.028     5.357    hstdm_trainer_3/data_stable_cnt_cry[14]
    SLICE_X9Y1049        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.380 r  hstdm_trainer_3/data_stable_cnt_cry[18]/CO[7]
                         net (fo=1, estimated)        0.060     5.440    hstdm_trainer_3/data_stable_cnt_cry[22]
    SLICE_X9Y1050        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.463 r  hstdm_trainer_3/data_stable_cnt_cry[26]/CO[7]
                         net (fo=1, estimated)        0.028     5.491    hstdm_trainer_3/data_stable_cnt_cry[30]
    SLICE_X9Y1051        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.514 r  hstdm_trainer_3/data_stable_cnt_cry[34]/CO[7]
                         net (fo=1, estimated)        0.028     5.542    hstdm_trainer_3/data_stable_cnt_cry[38]
    SLICE_X9Y1052        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.565 r  hstdm_trainer_3/data_stable_cnt_cry[42]/CO[7]
                         net (fo=1, estimated)        0.028     5.593    hstdm_trainer_3/data_stable_cnt_cry[46]
    SLICE_X9Y1053        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.616 r  hstdm_trainer_3/data_stable_cnt_cry[50]/CO[7]
                         net (fo=1, estimated)        0.028     5.644    hstdm_trainer_3/data_stable_cnt_cry[54]
    SLICE_X9Y1054        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.667 r  hstdm_trainer_3/data_stable_cnt_cry[58]/CO[7]
                         net (fo=1, estimated)        0.028     5.695    hstdm_trainer_3/data_stable_cnt_cry[62]
    SLICE_X9Y1055        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.792 r  hstdm_trainer_3/data_stable_cnt_s[64]/O[1]
                         net (fo=1, routed)           0.031     5.823    hstdm_trainer_3/data_stable_cnt_s[64]
    SLICE_X9Y1055        FDCE                                         r  hstdm_trainer_3/data_stable_cnt[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.753     9.195    hstdm_trainer_3/rxclkdiv4
    SLICE_X9Y1055        FDCE                                         r  hstdm_trainer_3/data_stable_cnt[64]/C
                         clock pessimism              1.190    10.385    
                         clock uncertainty           -0.035    10.350    
    SLICE_X9Y1055        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027    10.377    hstdm_trainer_3/data_stable_cnt[64]
  -------------------------------------------------------------------
                         required time                         10.377    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/pause_cnt[12]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/data_stable_cnt[64]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.872ns (43.556%)  route 1.130ns (56.444%))
  Logic Levels:           12  (CARRY8=9 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 9.195 - 6.668 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.907ns (routing 0.000ns, distribution 0.907ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.000ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.907     3.821    hstdm_trainer_3/rxclkdiv4
    SLICE_X6Y1052        FDCE                                         r  hstdm_trainer_3/pause_cnt[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1052        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.915 r  hstdm_trainer_3/pause_cnt[12]/Q
                         net (fo=2, estimated)        0.299     4.214    hstdm_trainer_3/pause_cnt[12]
    SLICE_X6Y1050        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.393 f  hstdm_trainer_3/un1_pause_cnt_16_0/O
                         net (fo=1, estimated)        0.165     4.558    hstdm_trainer_3/un1_pause_cnt_16_0
    SLICE_X6Y1051        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064     4.622 f  hstdm_trainer_3/un1_pause_cnt_16/O
                         net (fo=116, estimated)      0.368     4.990    hstdm_trainer_3/pause_cntZ
    SLICE_X9Y1047        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     5.029 r  hstdm_trainer_3/next_data_stable_cnt_1_sqmuxa_i/O
                         net (fo=1, routed)           0.011     5.040    hstdm_trainer_3/data_stable_cntZ
    SLICE_X9Y1047        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.278 f  hstdm_trainer_3/data_stable_cnt_cry[2]/CO[7]
                         net (fo=1, estimated)        0.028     5.306    hstdm_trainer_3/data_stable_cnt_cry[6]
    SLICE_X9Y1048        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.329 f  hstdm_trainer_3/data_stable_cnt_cry[10]/CO[7]
                         net (fo=1, estimated)        0.028     5.357    hstdm_trainer_3/data_stable_cnt_cry[14]
    SLICE_X9Y1049        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.380 f  hstdm_trainer_3/data_stable_cnt_cry[18]/CO[7]
                         net (fo=1, estimated)        0.060     5.440    hstdm_trainer_3/data_stable_cnt_cry[22]
    SLICE_X9Y1050        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.463 f  hstdm_trainer_3/data_stable_cnt_cry[26]/CO[7]
                         net (fo=1, estimated)        0.028     5.491    hstdm_trainer_3/data_stable_cnt_cry[30]
    SLICE_X9Y1051        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.514 f  hstdm_trainer_3/data_stable_cnt_cry[34]/CO[7]
                         net (fo=1, estimated)        0.028     5.542    hstdm_trainer_3/data_stable_cnt_cry[38]
    SLICE_X9Y1052        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.565 f  hstdm_trainer_3/data_stable_cnt_cry[42]/CO[7]
                         net (fo=1, estimated)        0.028     5.593    hstdm_trainer_3/data_stable_cnt_cry[46]
    SLICE_X9Y1053        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.616 f  hstdm_trainer_3/data_stable_cnt_cry[50]/CO[7]
                         net (fo=1, estimated)        0.028     5.644    hstdm_trainer_3/data_stable_cnt_cry[54]
    SLICE_X9Y1054        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.667 f  hstdm_trainer_3/data_stable_cnt_cry[58]/CO[7]
                         net (fo=1, estimated)        0.028     5.695    hstdm_trainer_3/data_stable_cnt_cry[62]
    SLICE_X9Y1055        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.792 r  hstdm_trainer_3/data_stable_cnt_s[64]/O[1]
                         net (fo=1, routed)           0.031     5.823    hstdm_trainer_3/data_stable_cnt_s[64]
    SLICE_X9Y1055        FDCE                                         r  hstdm_trainer_3/data_stable_cnt[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.753     9.195    hstdm_trainer_3/rxclkdiv4
    SLICE_X9Y1055        FDCE                                         r  hstdm_trainer_3/data_stable_cnt[64]/C
                         clock pessimism              1.190    10.385    
                         clock uncertainty           -0.035    10.350    
    SLICE_X9Y1055        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027    10.377    hstdm_trainer_3/data_stable_cnt[64]
  -------------------------------------------------------------------
                         required time                         10.377    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  4.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block3_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y912  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4
  To Clock:  hstdm_rxclk_1200_bank37_block4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank37_block4
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_D45 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div2
  To Clock:  hstdm_rxclk_1200_bank37_block4_div2

Setup :            0  Failing Endpoints,  Worst Slack        1.339ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.793ns (46.702%)  route 0.905ns (53.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.404ns = ( 5.738 - 3.334 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    1.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.001ns, distribution 1.047ns)
  Clock Net Delay (Destination): 0.711ns (routing 0.001ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.790    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.818 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      1.048     3.866    cpm_rcv_HSTDM_4_FB1_A3_D_3/fifo_rd_clk
    BITSLICE_RX_TX_X0Y965
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y965
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[0])
                                                      0.679     4.545 r  cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.bitslice_rx_data/Q[0]
                         net (fo=4, estimated)        0.409     4.954    cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.Q_odata[0]
    SLICE_X1Y1113        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     5.068 r  cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, estimated)        0.496     5.564    cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X5Y1109        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 f  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     3.812 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.852    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.852 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.854    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.879 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.882    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.136 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.142    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.525 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.003    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.027 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.711     5.738    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X5Y1109        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]/C
                         clock pessimism              1.174     6.911    
                         clock uncertainty           -0.035     6.876    
    SLICE_X5Y1109        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.903    cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.903    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.793ns (46.702%)  route 0.905ns (53.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.404ns = ( 5.738 - 3.334 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    1.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.001ns, distribution 1.047ns)
  Clock Net Delay (Destination): 0.711ns (routing 0.001ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.790    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.818 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      1.048     3.866    cpm_rcv_HSTDM_4_FB1_A3_D_3/fifo_rd_clk
    BITSLICE_RX_TX_X0Y965
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y965
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[0])
                                                      0.679     4.545 f  cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.bitslice_rx_data/Q[0]
                         net (fo=4, estimated)        0.409     4.954    cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.Q_odata[0]
    SLICE_X1Y1113        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     5.068 f  cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, estimated)        0.496     5.564    cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X5Y1109        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 f  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     3.812 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.852    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.852 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.854    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.879 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.882    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.136 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.142    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.525 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.003    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.027 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.711     5.738    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X5Y1109        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]/C
                         clock pessimism              1.174     6.911    
                         clock uncertainty           -0.035     6.876    
    SLICE_X5Y1109        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.903    cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.903    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.775ns (46.131%)  route 0.905ns (53.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.404ns = ( 5.738 - 3.334 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    1.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.001ns, distribution 1.047ns)
  Clock Net Delay (Destination): 0.711ns (routing 0.001ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.790    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.818 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      1.048     3.866    cpm_rcv_HSTDM_4_FB1_A3_D_3/fifo_rd_clk
    BITSLICE_RX_TX_X0Y965
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y965
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[1])
                                                      0.677     4.543 r  cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.bitslice_rx_data/Q[1]
                         net (fo=4, estimated)        0.409     4.952    cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.Q_odata[1]
    SLICE_X1Y1113        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.098     5.050 r  cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, estimated)        0.496     5.546    cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X5Y1109        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 f  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     3.812 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.852    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.852 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.854    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.879 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.882    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.136 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.142    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.525 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.003    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.027 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.711     5.738    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X5Y1109        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]/C
                         clock pessimism              1.174     6.911    
                         clock uncertainty           -0.035     6.876    
    SLICE_X5Y1109        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.903    cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.903    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                  1.357    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank37_block4_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y964  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div4
  To Clock:  hstdm_rxclk_1200_bank37_block4_div4

Setup :            0  Failing Endpoints,  Worst Slack        4.660ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/pause_cnt[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/data_stable_cnt[64]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.823ns (42.954%)  route 1.093ns (57.046%))
  Logic Levels:           12  (CARRY8=9 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 9.231 - 6.668 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.000ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.000ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.895     3.837    hstdm_trainer_4/rxclkdiv4
    SLICE_X5Y1116        FDCE                                         r  hstdm_trainer_4/pause_cnt[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1116        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.933 r  hstdm_trainer_4/pause_cnt[2]/Q
                         net (fo=2, estimated)        0.270     4.203    hstdm_trainer_4/pause_cnt[2]
    SLICE_X4Y1117        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.352 f  hstdm_trainer_4/un1_pause_cnt_16_1/O
                         net (fo=1, estimated)        0.216     4.568    hstdm_trainer_4/un1_pause_cnt_16_1
    SLICE_X5Y1116        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     4.607 f  hstdm_trainer_4/un1_pause_cnt_16/O
                         net (fo=116, estimated)      0.338     4.945    hstdm_trainer_4/pause_cntZ
    SLICE_X6Y1111        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     4.985 r  hstdm_trainer_4/next_data_stable_cnt_1_sqmuxa_i/O
                         net (fo=1, routed)           0.014     4.999    hstdm_trainer_4/data_stable_cntZ
    SLICE_X6Y1111        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.240 r  hstdm_trainer_4/data_stable_cnt_cry[2]/CO[7]
                         net (fo=1, estimated)        0.028     5.268    hstdm_trainer_4/data_stable_cnt_cry[6]
    SLICE_X6Y1112        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.291 r  hstdm_trainer_4/data_stable_cnt_cry[10]/CO[7]
                         net (fo=1, estimated)        0.028     5.319    hstdm_trainer_4/data_stable_cnt_cry[14]
    SLICE_X6Y1113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.342 r  hstdm_trainer_4/data_stable_cnt_cry[18]/CO[7]
                         net (fo=1, estimated)        0.028     5.370    hstdm_trainer_4/data_stable_cnt_cry[22]
    SLICE_X6Y1114        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.393 r  hstdm_trainer_4/data_stable_cnt_cry[26]/CO[7]
                         net (fo=1, estimated)        0.028     5.421    hstdm_trainer_4/data_stable_cnt_cry[30]
    SLICE_X6Y1115        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.444 r  hstdm_trainer_4/data_stable_cnt_cry[34]/CO[7]
                         net (fo=1, estimated)        0.028     5.472    hstdm_trainer_4/data_stable_cnt_cry[38]
    SLICE_X6Y1116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.495 r  hstdm_trainer_4/data_stable_cnt_cry[42]/CO[7]
                         net (fo=1, estimated)        0.028     5.523    hstdm_trainer_4/data_stable_cnt_cry[46]
    SLICE_X6Y1117        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.546 r  hstdm_trainer_4/data_stable_cnt_cry[50]/CO[7]
                         net (fo=1, estimated)        0.028     5.574    hstdm_trainer_4/data_stable_cnt_cry[54]
    SLICE_X6Y1118        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.597 r  hstdm_trainer_4/data_stable_cnt_cry[58]/CO[7]
                         net (fo=1, estimated)        0.028     5.625    hstdm_trainer_4/data_stable_cnt_cry[62]
    SLICE_X6Y1119        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     5.722 r  hstdm_trainer_4/data_stable_cnt_s[64]/O[1]
                         net (fo=1, routed)           0.031     5.753    hstdm_trainer_4/data_stable_cnt_s[64]
    SLICE_X6Y1119        FDCE                                         r  hstdm_trainer_4/data_stable_cnt[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.761     9.231    hstdm_trainer_4/rxclkdiv4
    SLICE_X6Y1119        FDCE                                         r  hstdm_trainer_4/data_stable_cnt[64]/C
                         clock pessimism              1.190    10.421    
                         clock uncertainty           -0.035    10.385    
    SLICE_X6Y1119        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027    10.412    hstdm_trainer_4/data_stable_cnt[64]
  -------------------------------------------------------------------
                         required time                         10.412    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/pause_cnt[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/data_stable_cnt[64]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.823ns (42.954%)  route 1.093ns (57.046%))
  Logic Levels:           12  (CARRY8=9 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 9.231 - 6.668 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.000ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.000ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.895     3.837    hstdm_trainer_4/rxclkdiv4
    SLICE_X5Y1116        FDCE                                         r  hstdm_trainer_4/pause_cnt[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1116        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.933 f  hstdm_trainer_4/pause_cnt[2]/Q
                         net (fo=2, estimated)        0.270     4.203    hstdm_trainer_4/pause_cnt[2]
    SLICE_X4Y1117        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.352 r  hstdm_trainer_4/un1_pause_cnt_16_1/O
                         net (fo=1, estimated)        0.216     4.568    hstdm_trainer_4/un1_pause_cnt_16_1
    SLICE_X5Y1116        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     4.607 r  hstdm_trainer_4/un1_pause_cnt_16/O
                         net (fo=116, estimated)      0.338     4.945    hstdm_trainer_4/pause_cntZ
    SLICE_X6Y1111        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     4.985 f  hstdm_trainer_4/next_data_stable_cnt_1_sqmuxa_i/O
                         net (fo=1, routed)           0.014     4.999    hstdm_trainer_4/data_stable_cntZ
    SLICE_X6Y1111        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.240 r  hstdm_trainer_4/data_stable_cnt_cry[2]/CO[7]
                         net (fo=1, estimated)        0.028     5.268    hstdm_trainer_4/data_stable_cnt_cry[6]
    SLICE_X6Y1112        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.291 r  hstdm_trainer_4/data_stable_cnt_cry[10]/CO[7]
                         net (fo=1, estimated)        0.028     5.319    hstdm_trainer_4/data_stable_cnt_cry[14]
    SLICE_X6Y1113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.342 r  hstdm_trainer_4/data_stable_cnt_cry[18]/CO[7]
                         net (fo=1, estimated)        0.028     5.370    hstdm_trainer_4/data_stable_cnt_cry[22]
    SLICE_X6Y1114        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.393 r  hstdm_trainer_4/data_stable_cnt_cry[26]/CO[7]
                         net (fo=1, estimated)        0.028     5.421    hstdm_trainer_4/data_stable_cnt_cry[30]
    SLICE_X6Y1115        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.444 r  hstdm_trainer_4/data_stable_cnt_cry[34]/CO[7]
                         net (fo=1, estimated)        0.028     5.472    hstdm_trainer_4/data_stable_cnt_cry[38]
    SLICE_X6Y1116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.495 r  hstdm_trainer_4/data_stable_cnt_cry[42]/CO[7]
                         net (fo=1, estimated)        0.028     5.523    hstdm_trainer_4/data_stable_cnt_cry[46]
    SLICE_X6Y1117        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.546 r  hstdm_trainer_4/data_stable_cnt_cry[50]/CO[7]
                         net (fo=1, estimated)        0.028     5.574    hstdm_trainer_4/data_stable_cnt_cry[54]
    SLICE_X6Y1118        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.597 r  hstdm_trainer_4/data_stable_cnt_cry[58]/CO[7]
                         net (fo=1, estimated)        0.028     5.625    hstdm_trainer_4/data_stable_cnt_cry[62]
    SLICE_X6Y1119        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     5.722 r  hstdm_trainer_4/data_stable_cnt_s[64]/O[1]
                         net (fo=1, routed)           0.031     5.753    hstdm_trainer_4/data_stable_cnt_s[64]
    SLICE_X6Y1119        FDCE                                         r  hstdm_trainer_4/data_stable_cnt[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.761     9.231    hstdm_trainer_4/rxclkdiv4
    SLICE_X6Y1119        FDCE                                         r  hstdm_trainer_4/data_stable_cnt[64]/C
                         clock pessimism              1.190    10.421    
                         clock uncertainty           -0.035    10.385    
    SLICE_X6Y1119        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027    10.412    hstdm_trainer_4/data_stable_cnt[64]
  -------------------------------------------------------------------
                         required time                         10.412    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/pause_cnt[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/data_stable_cnt[64]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.823ns (42.954%)  route 1.093ns (57.046%))
  Logic Levels:           12  (CARRY8=9 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 9.231 - 6.668 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.000ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.000ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.895     3.837    hstdm_trainer_4/rxclkdiv4
    SLICE_X5Y1116        FDCE                                         r  hstdm_trainer_4/pause_cnt[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1116        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.933 r  hstdm_trainer_4/pause_cnt[2]/Q
                         net (fo=2, estimated)        0.270     4.203    hstdm_trainer_4/pause_cnt[2]
    SLICE_X4Y1117        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.352 f  hstdm_trainer_4/un1_pause_cnt_16_1/O
                         net (fo=1, estimated)        0.216     4.568    hstdm_trainer_4/un1_pause_cnt_16_1
    SLICE_X5Y1116        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     4.607 f  hstdm_trainer_4/un1_pause_cnt_16/O
                         net (fo=116, estimated)      0.338     4.945    hstdm_trainer_4/pause_cntZ
    SLICE_X6Y1111        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     4.985 r  hstdm_trainer_4/next_data_stable_cnt_1_sqmuxa_i/O
                         net (fo=1, routed)           0.014     4.999    hstdm_trainer_4/data_stable_cntZ
    SLICE_X6Y1111        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.240 f  hstdm_trainer_4/data_stable_cnt_cry[2]/CO[7]
                         net (fo=1, estimated)        0.028     5.268    hstdm_trainer_4/data_stable_cnt_cry[6]
    SLICE_X6Y1112        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.291 f  hstdm_trainer_4/data_stable_cnt_cry[10]/CO[7]
                         net (fo=1, estimated)        0.028     5.319    hstdm_trainer_4/data_stable_cnt_cry[14]
    SLICE_X6Y1113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.342 f  hstdm_trainer_4/data_stable_cnt_cry[18]/CO[7]
                         net (fo=1, estimated)        0.028     5.370    hstdm_trainer_4/data_stable_cnt_cry[22]
    SLICE_X6Y1114        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.393 f  hstdm_trainer_4/data_stable_cnt_cry[26]/CO[7]
                         net (fo=1, estimated)        0.028     5.421    hstdm_trainer_4/data_stable_cnt_cry[30]
    SLICE_X6Y1115        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.444 f  hstdm_trainer_4/data_stable_cnt_cry[34]/CO[7]
                         net (fo=1, estimated)        0.028     5.472    hstdm_trainer_4/data_stable_cnt_cry[38]
    SLICE_X6Y1116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.495 f  hstdm_trainer_4/data_stable_cnt_cry[42]/CO[7]
                         net (fo=1, estimated)        0.028     5.523    hstdm_trainer_4/data_stable_cnt_cry[46]
    SLICE_X6Y1117        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.546 f  hstdm_trainer_4/data_stable_cnt_cry[50]/CO[7]
                         net (fo=1, estimated)        0.028     5.574    hstdm_trainer_4/data_stable_cnt_cry[54]
    SLICE_X6Y1118        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.597 f  hstdm_trainer_4/data_stable_cnt_cry[58]/CO[7]
                         net (fo=1, estimated)        0.028     5.625    hstdm_trainer_4/data_stable_cnt_cry[62]
    SLICE_X6Y1119        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     5.722 r  hstdm_trainer_4/data_stable_cnt_s[64]/O[1]
                         net (fo=1, routed)           0.031     5.753    hstdm_trainer_4/data_stable_cnt_s[64]
    SLICE_X6Y1119        FDCE                                         r  hstdm_trainer_4/data_stable_cnt[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.761     9.231    hstdm_trainer_4/rxclkdiv4
    SLICE_X6Y1119        FDCE                                         r  hstdm_trainer_4/data_stable_cnt[64]/C
                         clock pessimism              1.190    10.421    
                         clock uncertainty           -0.035    10.385    
    SLICE_X6Y1119        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027    10.412    hstdm_trainer_4/data_stable_cnt[64]
  -------------------------------------------------------------------
                         required time                         10.412    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  4.660    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank37_block4_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y964  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5
  To Clock:  hstdm_rxclk_1200_bank38_block5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank38_block5
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_N44 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div2
  To Clock:  hstdm_rxclk_1200_bank38_block5_div2

Setup :            0  Failing Endpoints,  Worst Slack        1.269ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.748ns (42.670%)  route 1.005ns (57.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 5.748 - 3.334 ) 
    Source Clock Delay      (SCD):    3.891ns
    Clock Pessimism Removal (CPR):    1.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.069ns (routing 0.001ns, distribution 1.068ns)
  Clock Net Delay (Destination): 0.717ns (routing 0.001ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.794    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.822 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      1.069     3.891    cpm_rcv_HSTDM_4_FB1_A4_D_2/fifo_rd_clk
    BITSLICE_RX_TX_X0Y1016
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y1016
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[2])
                                                      0.710     4.601 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/Q[2]
                         net (fo=4, estimated)        0.445     5.046    cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.Q_odata[2]
    SLICE_X1Y1172        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     5.084 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, estimated)        0.560     5.644    cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X4Y1165        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 f  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     3.816 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.856    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.856 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.858    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.883 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.886    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.140 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.146    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.529 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.007    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.031 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.717     5.748    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X4Y1165        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[0]/C
                         clock pessimism              1.174     6.921    
                         clock uncertainty           -0.035     6.886    
    SLICE_X4Y1165        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.913    cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.913    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.748ns (42.670%)  route 1.005ns (57.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 5.748 - 3.334 ) 
    Source Clock Delay      (SCD):    3.891ns
    Clock Pessimism Removal (CPR):    1.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.069ns (routing 0.001ns, distribution 1.068ns)
  Clock Net Delay (Destination): 0.717ns (routing 0.001ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.794    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.822 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      1.069     3.891    cpm_rcv_HSTDM_4_FB1_A4_D_2/fifo_rd_clk
    BITSLICE_RX_TX_X0Y1016
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y1016
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[2])
                                                      0.710     4.601 f  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/Q[2]
                         net (fo=4, estimated)        0.445     5.046    cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.Q_odata[2]
    SLICE_X1Y1172        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     5.084 f  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, estimated)        0.560     5.644    cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X4Y1165        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 f  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     3.816 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.856    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.856 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.858    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.883 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.886    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.140 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.146    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.529 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.007    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.031 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.717     5.748    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X4Y1165        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[0]/C
                         clock pessimism              1.174     6.921    
                         clock uncertainty           -0.035     6.886    
    SLICE_X4Y1165        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.913    cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.913    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.748ns (43.590%)  route 0.968ns (56.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 5.752 - 3.334 ) 
    Source Clock Delay      (SCD):    3.891ns
    Clock Pessimism Removal (CPR):    1.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.069ns (routing 0.001ns, distribution 1.068ns)
  Clock Net Delay (Destination): 0.721ns (routing 0.001ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.794    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.822 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      1.069     3.891    cpm_rcv_HSTDM_4_FB1_A4_D_2/fifo_rd_clk
    BITSLICE_RX_TX_X0Y1016
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y1016
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[2])
                                                      0.710     4.601 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/Q[2]
                         net (fo=4, estimated)        0.445     5.046    cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.Q_odata[2]
    SLICE_X1Y1172        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     5.084 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]/O
                         net (fo=2, estimated)        0.523     5.607    cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.XiPhy_Bitslip.dataout_wire_all_current[1]
    SLICE_X4Y1165        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 f  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     3.816 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.856    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.856 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.858    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.883 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.886    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.140 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.146    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.529 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.007    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.031 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.721     5.752    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X4Y1165        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[1]/C
                         clock pessimism              1.174     6.925    
                         clock uncertainty           -0.035     6.890    
    SLICE_X4Y1165        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     6.917    cpm_rcv_HSTDM_4_FB1_A4_D_2/data_to_decoder[1]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  1.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank38_block5_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y1016  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div4
  To Clock:  hstdm_rxclk_1200_bank38_block5_div4

Setup :            0  Failing Endpoints,  Worst Slack        4.317ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/state[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/pause_cnt[15]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.791ns (35.250%)  route 1.453ns (64.750%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 9.235 - 6.668 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.000ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.000ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.909     3.855    hstdm_trainer_5/rxclkdiv4
    SLICE_X9Y1169        FDCE                                         r  hstdm_trainer_5/state[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1169        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.954 r  hstdm_trainer_5/state[2]/Q
                         net (fo=120, estimated)      0.473     4.427    hstdm_trainer_5/state[2]
    SLICE_X6Y1175        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     4.578 f  hstdm_trainer_5/next_pause_cnt_0_sqmuxa/O
                         net (fo=3, estimated)        0.363     4.941    hstdm_trainer_5/next_pause_cnt_0_sqmuxa
    SLICE_X4Y1168        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.202     5.143 f  hstdm_trainer_5/un1_next_pause_cnt_0_sqmuxa/O
                         net (fo=1, estimated)        0.329     5.472    hstdm_trainer_5/un1_next_pause_cnt_0_sqmuxa
    SLICE_X7Y1164        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     5.510 r  hstdm_trainer_5/pause_cnt_s_sf[1]/O
                         net (fo=1, routed)           0.011     5.521    hstdm_trainer_5/pause_cnt_s_sf[1]
    SLICE_X7Y1164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.717 r  hstdm_trainer_5/pause_cnt_cry[2]/CO[7]
                         net (fo=1, estimated)        0.028     5.745    hstdm_trainer_5/pause_cnt_cry[6]
    SLICE_X7Y1165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.768 r  hstdm_trainer_5/pause_cnt_cry[10]/CO[7]
                         net (fo=1, estimated)        0.224     5.992    hstdm_trainer_5/pause_cnt_cry[14]
    SLICE_X6Y1164        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.082     6.074 r  hstdm_trainer_5/pause_cnt_s[15]/O
                         net (fo=1, routed)           0.025     6.099    hstdm_trainer_5/pause_cnt_s[15]
    SLICE_X6Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.761     9.235    hstdm_trainer_5/rxclkdiv4
    SLICE_X6Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[15]/C
                         clock pessimism              1.190    10.425    
                         clock uncertainty           -0.035    10.390    
    SLICE_X6Y1164        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.417    hstdm_trainer_5/pause_cnt[15]
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/state[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/pause_cnt[15]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.791ns (35.250%)  route 1.453ns (64.750%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 9.235 - 6.668 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.000ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.000ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.909     3.855    hstdm_trainer_5/rxclkdiv4
    SLICE_X9Y1169        FDCE                                         r  hstdm_trainer_5/state[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1169        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.954 f  hstdm_trainer_5/state[2]/Q
                         net (fo=120, estimated)      0.473     4.427    hstdm_trainer_5/state[2]
    SLICE_X6Y1175        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     4.578 r  hstdm_trainer_5/next_pause_cnt_0_sqmuxa/O
                         net (fo=3, estimated)        0.363     4.941    hstdm_trainer_5/next_pause_cnt_0_sqmuxa
    SLICE_X4Y1168        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.202     5.143 r  hstdm_trainer_5/un1_next_pause_cnt_0_sqmuxa/O
                         net (fo=1, estimated)        0.329     5.472    hstdm_trainer_5/un1_next_pause_cnt_0_sqmuxa
    SLICE_X7Y1164        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     5.510 f  hstdm_trainer_5/pause_cnt_s_sf[1]/O
                         net (fo=1, routed)           0.011     5.521    hstdm_trainer_5/pause_cnt_s_sf[1]
    SLICE_X7Y1164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.717 r  hstdm_trainer_5/pause_cnt_cry[2]/CO[7]
                         net (fo=1, estimated)        0.028     5.745    hstdm_trainer_5/pause_cnt_cry[6]
    SLICE_X7Y1165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.768 r  hstdm_trainer_5/pause_cnt_cry[10]/CO[7]
                         net (fo=1, estimated)        0.224     5.992    hstdm_trainer_5/pause_cnt_cry[14]
    SLICE_X6Y1164        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.082     6.074 r  hstdm_trainer_5/pause_cnt_s[15]/O
                         net (fo=1, routed)           0.025     6.099    hstdm_trainer_5/pause_cnt_s[15]
    SLICE_X6Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.761     9.235    hstdm_trainer_5/rxclkdiv4
    SLICE_X6Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[15]/C
                         clock pessimism              1.190    10.425    
                         clock uncertainty           -0.035    10.390    
    SLICE_X6Y1164        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.417    hstdm_trainer_5/pause_cnt[15]
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/state[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/pause_cnt[15]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.791ns (35.250%)  route 1.453ns (64.750%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 9.235 - 6.668 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.000ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.000ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.909     3.855    hstdm_trainer_5/rxclkdiv4
    SLICE_X9Y1169        FDCE                                         r  hstdm_trainer_5/state[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1169        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.954 r  hstdm_trainer_5/state[2]/Q
                         net (fo=120, estimated)      0.473     4.427    hstdm_trainer_5/state[2]
    SLICE_X6Y1175        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     4.578 f  hstdm_trainer_5/next_pause_cnt_0_sqmuxa/O
                         net (fo=3, estimated)        0.363     4.941    hstdm_trainer_5/next_pause_cnt_0_sqmuxa
    SLICE_X4Y1168        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.202     5.143 f  hstdm_trainer_5/un1_next_pause_cnt_0_sqmuxa/O
                         net (fo=1, estimated)        0.329     5.472    hstdm_trainer_5/un1_next_pause_cnt_0_sqmuxa
    SLICE_X7Y1164        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     5.510 r  hstdm_trainer_5/pause_cnt_s_sf[1]/O
                         net (fo=1, routed)           0.011     5.521    hstdm_trainer_5/pause_cnt_s_sf[1]
    SLICE_X7Y1164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.717 f  hstdm_trainer_5/pause_cnt_cry[2]/CO[7]
                         net (fo=1, estimated)        0.028     5.745    hstdm_trainer_5/pause_cnt_cry[6]
    SLICE_X7Y1165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.768 f  hstdm_trainer_5/pause_cnt_cry[10]/CO[7]
                         net (fo=1, estimated)        0.224     5.992    hstdm_trainer_5/pause_cnt_cry[14]
    SLICE_X6Y1164        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.082     6.074 r  hstdm_trainer_5/pause_cnt_s[15]/O
                         net (fo=1, routed)           0.025     6.099    hstdm_trainer_5/pause_cnt_s[15]
    SLICE_X6Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.761     9.235    hstdm_trainer_5/rxclkdiv4
    SLICE_X6Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[15]/C
                         clock pessimism              1.190    10.425    
                         clock uncertainty           -0.035    10.390    
    SLICE_X6Y1164        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.417    hstdm_trainer_5/pause_cnt[15]
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  4.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank38_block5_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y1016  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7
  To Clock:  hstdm_rxclk_1200_bank60_block7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank60_block7
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_BN16 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div2
  To Clock:  hstdm_rxclk_1200_bank60_block7_div2

Setup :            0  Failing Endpoints,  Worst Slack        1.446ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.748ns (47.918%)  route 0.813ns (52.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 5.778 - 3.334 ) 
    Source Clock Delay      (SCD):    3.927ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.001ns, distribution 1.067ns)
  Clock Net Delay (Destination): 0.711ns (routing 0.001ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.831    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.859 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      1.068     3.927    cpm_rcv_HSTDM_4_FB1_B2_A_0/fifo_rd_clk
    BITSLICE_RX_TX_X1Y80 RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y80 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[2])
                                                      0.710     4.637 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/Q[2]
                         net (fo=4, estimated)        0.428     5.065    cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.Q_odata[2]
    SLICE_X350Y92        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     5.103 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, estimated)        0.385     5.488    cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X353Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 f  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     3.852 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.892    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.892 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.894    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.919 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.922    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.176 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.182    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.565 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.043    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.067 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.711     5.778    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X353Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[0]/C
                         clock pessimism              1.164     6.943    
                         clock uncertainty           -0.035     6.907    
    SLICE_X353Y91        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     6.934    cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.748ns (47.918%)  route 0.813ns (52.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 5.778 - 3.334 ) 
    Source Clock Delay      (SCD):    3.927ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.001ns, distribution 1.067ns)
  Clock Net Delay (Destination): 0.711ns (routing 0.001ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.831    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.859 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      1.068     3.927    cpm_rcv_HSTDM_4_FB1_B2_A_0/fifo_rd_clk
    BITSLICE_RX_TX_X1Y80 RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y80 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[2])
                                                      0.710     4.637 f  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/Q[2]
                         net (fo=4, estimated)        0.428     5.065    cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.Q_odata[2]
    SLICE_X350Y92        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     5.103 f  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, estimated)        0.385     5.488    cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X353Y91        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 f  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     3.852 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.892    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.892 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.894    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.919 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.922    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.176 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.182    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.565 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.043    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.067 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.711     5.778    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X353Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[0]/C
                         clock pessimism              1.164     6.943    
                         clock uncertainty           -0.035     6.907    
    SLICE_X353Y91        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     6.934    cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.750ns (48.607%)  route 0.793ns (51.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 5.778 - 3.334 ) 
    Source Clock Delay      (SCD):    3.927ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.001ns, distribution 1.067ns)
  Clock Net Delay (Destination): 0.711ns (routing 0.001ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.831    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.859 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      1.068     3.927    cpm_rcv_HSTDM_4_FB1_B2_A_0/fifo_rd_clk
    BITSLICE_RX_TX_X1Y80 RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y80 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[2])
                                                      0.710     4.637 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/Q[2]
                         net (fo=4, estimated)        0.431     5.068    cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.Q_odata[2]
    SLICE_X350Y92        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     5.108 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]/O
                         net (fo=2, estimated)        0.362     5.470    cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.XiPhy_Bitslip.dataout_wire_all_current[3]
    SLICE_X353Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 f  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     3.852 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.892    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.892 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.894    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.919 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.922    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.176 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.182    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.565 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.043    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.067 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.711     5.778    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X353Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]/C
                         clock pessimism              1.164     6.943    
                         clock uncertainty           -0.035     6.907    
    SLICE_X353Y91        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     6.934    cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                  1.464    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank60_block7_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     BUFGCE/I                 n/a            1.499         3.334       1.835      BUFGCE_X1Y24          hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/I
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div4
  To Clock:  hstdm_rxclk_1200_bank60_block7_div4

Setup :            0  Failing Endpoints,  Worst Slack        4.496ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/pause_cnt[13]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/idelay_cnt_out[0]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.612ns (29.883%)  route 1.436ns (70.117%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 9.257 - 6.668 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    1.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.000ns, distribution 0.905ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.000ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.905     3.888    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y87        FDCE                                         r  hstdm_trainer_7/pause_cnt[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y87        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     3.985 f  hstdm_trainer_7/pause_cnt[13]/Q
                         net (fo=2, estimated)        0.256     4.241    hstdm_trainer_7/pause_cnt[13]
    SLICE_X355Y86        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     4.423 r  hstdm_trainer_7/un1_pause_cnt_16_1/O
                         net (fo=1, estimated)        0.153     4.576    hstdm_trainer_7/un1_pause_cnt_16_1
    SLICE_X356Y86        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     4.640 r  hstdm_trainer_7/un1_pause_cnt_16/O
                         net (fo=118, estimated)      0.436     5.076    hstdm_trainer_7/pause_cntZ
    SLICE_X357Y92        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.169     5.245 r  hstdm_trainer_7/next_idelay_cnt_sn_m3/O
                         net (fo=8, estimated)        0.311     5.556    hstdm_trainer_7/next_following_state_3_sqmuxa_1_sn
    SLICE_X357Y96        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     5.656 r  hstdm_trainer_7/next_idelay_cnt[0]/O
                         net (fo=2, estimated)        0.280     5.936    hstdm_trainer_7/next_idelay_cnt[0]
    SLICE_X356Y95        FDCE                                         r  hstdm_trainer_7/idelay_cnt_out[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.747     9.257    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y95        FDCE                                         r  hstdm_trainer_7/idelay_cnt_out[0]/C
                         clock pessimism              1.183    10.441    
                         clock uncertainty           -0.035    10.405    
    SLICE_X356Y95        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.027    10.432    hstdm_trainer_7/idelay_cnt_out[0]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/pause_cnt[13]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/idelay_cnt_out[0]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.612ns (29.883%)  route 1.436ns (70.117%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 9.257 - 6.668 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    1.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.000ns, distribution 0.905ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.000ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.905     3.888    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y87        FDCE                                         r  hstdm_trainer_7/pause_cnt[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y87        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     3.985 r  hstdm_trainer_7/pause_cnt[13]/Q
                         net (fo=2, estimated)        0.256     4.241    hstdm_trainer_7/pause_cnt[13]
    SLICE_X355Y86        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     4.423 f  hstdm_trainer_7/un1_pause_cnt_16_1/O
                         net (fo=1, estimated)        0.153     4.576    hstdm_trainer_7/un1_pause_cnt_16_1
    SLICE_X356Y86        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     4.640 f  hstdm_trainer_7/un1_pause_cnt_16/O
                         net (fo=118, estimated)      0.436     5.076    hstdm_trainer_7/pause_cntZ
    SLICE_X357Y92        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.169     5.245 f  hstdm_trainer_7/next_idelay_cnt_sn_m3/O
                         net (fo=8, estimated)        0.311     5.556    hstdm_trainer_7/next_following_state_3_sqmuxa_1_sn
    SLICE_X357Y96        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     5.656 r  hstdm_trainer_7/next_idelay_cnt[0]/O
                         net (fo=2, estimated)        0.280     5.936    hstdm_trainer_7/next_idelay_cnt[0]
    SLICE_X356Y95        FDCE                                         r  hstdm_trainer_7/idelay_cnt_out[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.747     9.257    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y95        FDCE                                         r  hstdm_trainer_7/idelay_cnt_out[0]/C
                         clock pessimism              1.183    10.441    
                         clock uncertainty           -0.035    10.405    
    SLICE_X356Y95        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.027    10.432    hstdm_trainer_7/idelay_cnt_out[0]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/pause_cnt[13]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/idelay_cnt_out[0]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.612ns (29.883%)  route 1.436ns (70.117%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 9.257 - 6.668 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    1.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.000ns, distribution 0.905ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.000ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.905     3.888    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y87        FDCE                                         r  hstdm_trainer_7/pause_cnt[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y87        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     3.985 f  hstdm_trainer_7/pause_cnt[13]/Q
                         net (fo=2, estimated)        0.256     4.241    hstdm_trainer_7/pause_cnt[13]
    SLICE_X355Y86        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     4.423 r  hstdm_trainer_7/un1_pause_cnt_16_1/O
                         net (fo=1, estimated)        0.153     4.576    hstdm_trainer_7/un1_pause_cnt_16_1
    SLICE_X356Y86        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     4.640 r  hstdm_trainer_7/un1_pause_cnt_16/O
                         net (fo=118, estimated)      0.436     5.076    hstdm_trainer_7/pause_cntZ
    SLICE_X357Y92        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.169     5.245 r  hstdm_trainer_7/next_idelay_cnt_sn_m3/O
                         net (fo=8, estimated)        0.311     5.556    hstdm_trainer_7/next_following_state_3_sqmuxa_1_sn
    SLICE_X357Y96        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     5.656 f  hstdm_trainer_7/next_idelay_cnt[0]/O
                         net (fo=2, estimated)        0.280     5.936    hstdm_trainer_7/next_idelay_cnt[0]
    SLICE_X356Y95        FDCE                                         f  hstdm_trainer_7/idelay_cnt_out[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.747     9.257    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y95        FDCE                                         r  hstdm_trainer_7/idelay_cnt_out[0]/C
                         clock pessimism              1.183    10.441    
                         clock uncertainty           -0.035    10.405    
    SLICE_X356Y95        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.027    10.432    hstdm_trainer_7/idelay_cnt_out[0]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  4.496    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank60_block7_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     FDCE/C           n/a            0.550         6.668       6.118      SLICE_X354Y90         cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.idelay_load_delay.REG.ASYNC.out/C
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1
  To Clock:  hstdm_rxclk_1200_bank69_block1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank69_block1
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_F34 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div2
  To Clock:  hstdm_rxclk_1200_bank69_block1_div2

Setup :            0  Failing Endpoints,  Worst Slack        1.405ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.718ns (45.072%)  route 0.875ns (54.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.600ns = ( 5.934 - 3.334 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.081ns (routing 0.001ns, distribution 1.080ns)
  Clock Net Delay (Destination): 0.715ns (routing 0.001ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     3.029    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.057 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      1.081     4.138    cpm_rcv_HSTDM_4_FB1_AI1_P_18/fifo_rd_clk
    BITSLICE_RX_TX_X1Y554
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y554
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[0])
                                                      0.602     4.740 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/Q[0]
                         net (fo=4, estimated)        0.463     5.203    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.Q_odata[0]
    SLICE_X350Y639       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116     5.319 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]/O
                         net (fo=2, estimated)        0.412     5.731    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.XiPhy_Bitslip.dataout_wire_all_current[3]
    SLICE_X352Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     4.001 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     4.041    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.041 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     4.041    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     4.064 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     4.067    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.309 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.315    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.717 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.195    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.219 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.715     5.934    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X352Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/C
                         clock pessimism              1.210     7.144    
                         clock uncertainty           -0.035     7.109    
    SLICE_X352Y636       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.136    cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]
  -------------------------------------------------------------------
                         required time                          7.136    
                         arrival time                          -5.731    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.718ns (45.072%)  route 0.875ns (54.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.600ns = ( 5.934 - 3.334 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.081ns (routing 0.001ns, distribution 1.080ns)
  Clock Net Delay (Destination): 0.715ns (routing 0.001ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     3.029    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.057 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      1.081     4.138    cpm_rcv_HSTDM_4_FB1_AI1_P_18/fifo_rd_clk
    BITSLICE_RX_TX_X1Y554
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y554
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[0])
                                                      0.602     4.740 f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/Q[0]
                         net (fo=4, estimated)        0.463     5.203    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.Q_odata[0]
    SLICE_X350Y639       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116     5.319 f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]/O
                         net (fo=2, estimated)        0.412     5.731    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.XiPhy_Bitslip.dataout_wire_all_current[3]
    SLICE_X352Y636       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     4.001 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     4.041    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.041 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     4.041    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     4.064 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     4.067    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.309 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.315    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.717 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.195    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.219 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.715     5.934    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X352Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/C
                         clock pessimism              1.210     7.144    
                         clock uncertainty           -0.035     7.109    
    SLICE_X352Y636       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.136    cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]
  -------------------------------------------------------------------
                         required time                          7.136    
                         arrival time                          -5.731    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.722ns (45.352%)  route 0.870ns (54.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.600ns = ( 5.934 - 3.334 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.081ns (routing 0.001ns, distribution 1.080ns)
  Clock Net Delay (Destination): 0.715ns (routing 0.001ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     3.029    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.057 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      1.081     4.138    cpm_rcv_HSTDM_4_FB1_AI1_P_18/fifo_rd_clk
    BITSLICE_RX_TX_X1Y554
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y554
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[1])
                                                      0.622     4.760 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/Q[1]
                         net (fo=4, estimated)        0.458     5.218    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.Q_odata[1]
    SLICE_X350Y639       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.100     5.318 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]/O
                         net (fo=2, estimated)        0.412     5.730    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.XiPhy_Bitslip.dataout_wire_all_current[3]
    SLICE_X352Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     4.001 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     4.041    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.041 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     4.041    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     4.064 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     4.067    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.309 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.315    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.717 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.195    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.219 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.715     5.934    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X352Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/C
                         clock pessimism              1.210     7.144    
                         clock uncertainty           -0.035     7.109    
    SLICE_X352Y636       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.136    cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]
  -------------------------------------------------------------------
                         required time                          7.136    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  1.406    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank69_block1_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     BUFGCE/I                 n/a            1.499         3.334       1.835      BUFGCE_X1Y240          hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/I
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div4
  To Clock:  hstdm_rxclk_1200_bank69_block1_div4

Setup :            0  Failing Endpoints,  Worst Slack        4.682ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/state[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/pause_cnt[15]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.738ns (39.699%)  route 1.121ns (60.301%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 9.410 - 6.668 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    1.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.000ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.000ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.909     4.090    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y645       FDCE                                         r  hstdm_trainer_1/state[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y645       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.187 r  hstdm_trainer_1/state[3]/Q
                         net (fo=109, estimated)      0.347     4.534    hstdm_trainer_1/state[3]
    SLICE_X354Y649       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.202     4.736 f  hstdm_trainer_1/next_state95/O
                         net (fo=19, estimated)       0.318     5.054    hstdm_trainer_1/next_state95
    SLICE_X353Y644       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.117 r  hstdm_trainer_1/m71_e/O
                         net (fo=5, estimated)        0.178     5.295    hstdm_trainer_1/m88_0
    SLICE_X352Y645       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     5.335 r  hstdm_trainer_1/pause_cnt_s_sf[0]/O
                         net (fo=1, routed)           0.010     5.345    hstdm_trainer_1/pause_cnt_s_sf[0]
    SLICE_X352Y645       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.578 r  hstdm_trainer_1/pause_cnt_cry[2]/CO[7]
                         net (fo=1, estimated)        0.028     5.606    hstdm_trainer_1/pause_cnt_cry[6]
    SLICE_X352Y646       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.629 r  hstdm_trainer_1/pause_cnt_cry[10]/CO[7]
                         net (fo=1, estimated)        0.218     5.847    hstdm_trainer_1/pause_cnt_cry[14]
    SLICE_X352Y647       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     5.927 r  hstdm_trainer_1/pause_cnt_s[15]/O
                         net (fo=1, routed)           0.022     5.949    hstdm_trainer_1/pause_cnt_s[15]
    SLICE_X352Y647       FDCE                                         r  hstdm_trainer_1/pause_cnt[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.748     9.410    hstdm_trainer_1/rxclkdiv4
    SLICE_X352Y647       FDCE                                         r  hstdm_trainer_1/pause_cnt[15]/C
                         clock pessimism              1.229    10.640    
                         clock uncertainty           -0.035    10.604    
    SLICE_X352Y647       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.631    hstdm_trainer_1/pause_cnt[15]
  -------------------------------------------------------------------
                         required time                         10.631    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/state[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/pause_cnt[15]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.738ns (39.699%)  route 1.121ns (60.301%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 9.410 - 6.668 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    1.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.000ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.000ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.909     4.090    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y645       FDCE                                         r  hstdm_trainer_1/state[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y645       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.187 f  hstdm_trainer_1/state[3]/Q
                         net (fo=109, estimated)      0.347     4.534    hstdm_trainer_1/state[3]
    SLICE_X354Y649       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.202     4.736 r  hstdm_trainer_1/next_state95/O
                         net (fo=19, estimated)       0.318     5.054    hstdm_trainer_1/next_state95
    SLICE_X353Y644       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.117 f  hstdm_trainer_1/m71_e/O
                         net (fo=5, estimated)        0.178     5.295    hstdm_trainer_1/m88_0
    SLICE_X352Y645       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     5.335 f  hstdm_trainer_1/pause_cnt_s_sf[0]/O
                         net (fo=1, routed)           0.010     5.345    hstdm_trainer_1/pause_cnt_s_sf[0]
    SLICE_X352Y645       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.578 r  hstdm_trainer_1/pause_cnt_cry[2]/CO[7]
                         net (fo=1, estimated)        0.028     5.606    hstdm_trainer_1/pause_cnt_cry[6]
    SLICE_X352Y646       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.629 r  hstdm_trainer_1/pause_cnt_cry[10]/CO[7]
                         net (fo=1, estimated)        0.218     5.847    hstdm_trainer_1/pause_cnt_cry[14]
    SLICE_X352Y647       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     5.927 r  hstdm_trainer_1/pause_cnt_s[15]/O
                         net (fo=1, routed)           0.022     5.949    hstdm_trainer_1/pause_cnt_s[15]
    SLICE_X352Y647       FDCE                                         r  hstdm_trainer_1/pause_cnt[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.748     9.410    hstdm_trainer_1/rxclkdiv4
    SLICE_X352Y647       FDCE                                         r  hstdm_trainer_1/pause_cnt[15]/C
                         clock pessimism              1.229    10.640    
                         clock uncertainty           -0.035    10.604    
    SLICE_X352Y647       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.631    hstdm_trainer_1/pause_cnt[15]
  -------------------------------------------------------------------
                         required time                         10.631    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/state[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/pause_cnt[15]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.738ns (39.699%)  route 1.121ns (60.301%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 9.410 - 6.668 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    1.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.000ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.000ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.909     4.090    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y645       FDCE                                         r  hstdm_trainer_1/state[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y645       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.187 r  hstdm_trainer_1/state[3]/Q
                         net (fo=109, estimated)      0.347     4.534    hstdm_trainer_1/state[3]
    SLICE_X354Y649       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.202     4.736 f  hstdm_trainer_1/next_state95/O
                         net (fo=19, estimated)       0.318     5.054    hstdm_trainer_1/next_state95
    SLICE_X353Y644       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.117 r  hstdm_trainer_1/m71_e/O
                         net (fo=5, estimated)        0.178     5.295    hstdm_trainer_1/m88_0
    SLICE_X352Y645       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     5.335 r  hstdm_trainer_1/pause_cnt_s_sf[0]/O
                         net (fo=1, routed)           0.010     5.345    hstdm_trainer_1/pause_cnt_s_sf[0]
    SLICE_X352Y645       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.578 f  hstdm_trainer_1/pause_cnt_cry[2]/CO[7]
                         net (fo=1, estimated)        0.028     5.606    hstdm_trainer_1/pause_cnt_cry[6]
    SLICE_X352Y646       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.629 f  hstdm_trainer_1/pause_cnt_cry[10]/CO[7]
                         net (fo=1, estimated)        0.218     5.847    hstdm_trainer_1/pause_cnt_cry[14]
    SLICE_X352Y647       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     5.927 r  hstdm_trainer_1/pause_cnt_s[15]/O
                         net (fo=1, routed)           0.022     5.949    hstdm_trainer_1/pause_cnt_s[15]
    SLICE_X352Y647       FDCE                                         r  hstdm_trainer_1/pause_cnt[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.748     9.410    hstdm_trainer_1/rxclkdiv4
    SLICE_X352Y647       FDCE                                         r  hstdm_trainer_1/pause_cnt[15]/C
                         clock pessimism              1.229    10.640    
                         clock uncertainty           -0.035    10.604    
    SLICE_X352Y647       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.631    hstdm_trainer_1/pause_cnt[15]
  -------------------------------------------------------------------
                         required time                         10.631    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  4.682    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank69_block1_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/CLK
Min Period        n/a     FDCE/C           n/a            0.550         6.668       6.118      SLICE_X353Y643         cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.idelay_load_delay.REG.ASYNC.out/C
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2
  To Clock:  hstdm_rxclk_1200_bank71_block2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank71_block2
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_B33 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div2
  To Clock:  hstdm_rxclk_1200_bank71_block2_div2

Setup :            0  Failing Endpoints,  Worst Slack        1.349ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.795ns (46.903%)  route 0.900ns (53.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 5.870 - 3.334 ) 
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.001ns, distribution 1.060ns)
  Clock Net Delay (Destination): 0.741ns (routing 0.001ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.937    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.965 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      1.061     4.026    cpm_rcv_HSTDM_4_FB1_BI3_N_8/fifo_rd_clk
    BITSLICE_RX_TX_X1Y640
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y640
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[0])
                                                      0.679     4.705 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/Q[0]
                         net (fo=4, estimated)        0.406     5.111    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.Q_odata[0]
    SLICE_X350Y738       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     5.227 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]/O
                         net (fo=1, estimated)        0.494     5.721    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.XiPhy_Bitslip.dataout_wire_all_current[2]
    SLICE_X357Y737       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     3.911 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.951    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     3.951    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     3.974 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.977    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.219 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.225    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.627 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.105    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.129 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.741     5.870    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X357Y737       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[2]/C
                         clock pessimism              1.209     7.079    
                         clock uncertainty           -0.035     7.043    
    SLICE_X357Y737       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.070    cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[2]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.795ns (46.903%)  route 0.900ns (53.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 5.870 - 3.334 ) 
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.001ns, distribution 1.060ns)
  Clock Net Delay (Destination): 0.741ns (routing 0.001ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.937    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.965 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      1.061     4.026    cpm_rcv_HSTDM_4_FB1_BI3_N_8/fifo_rd_clk
    BITSLICE_RX_TX_X1Y640
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y640
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[0])
                                                      0.679     4.705 f  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/Q[0]
                         net (fo=4, estimated)        0.406     5.111    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.Q_odata[0]
    SLICE_X350Y738       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     5.227 f  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]/O
                         net (fo=1, estimated)        0.494     5.721    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.XiPhy_Bitslip.dataout_wire_all_current[2]
    SLICE_X357Y737       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     3.911 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.951    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     3.951    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     3.974 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.977    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.219 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.225    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.627 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.105    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.129 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.741     5.870    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X357Y737       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[2]/C
                         clock pessimism              1.209     7.079    
                         clock uncertainty           -0.035     7.043    
    SLICE_X357Y737       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.070    cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[2]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.795ns (47.265%)  route 0.887ns (52.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 5.870 - 3.334 ) 
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.001ns, distribution 1.060ns)
  Clock Net Delay (Destination): 0.741ns (routing 0.001ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.937    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.965 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      1.061     4.026    cpm_rcv_HSTDM_4_FB1_BI3_N_8/fifo_rd_clk
    BITSLICE_RX_TX_X1Y640
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y640
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[0])
                                                      0.679     4.705 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/Q[0]
                         net (fo=4, estimated)        0.409     5.114    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.Q_odata[0]
    SLICE_X350Y738       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116     5.230 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]/O
                         net (fo=1, estimated)        0.478     5.708    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.XiPhy_Bitslip.dataout_wire_all_current[3]
    SLICE_X357Y737       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     3.911 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.951    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     3.951    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     3.974 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.977    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.219 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.225    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.627 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.105    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.129 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.741     5.870    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X357Y737       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[3]/C
                         clock pessimism              1.209     7.079    
                         clock uncertainty           -0.035     7.043    
    SLICE_X357Y737       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     7.070    cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[3]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  1.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank71_block2_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y637  cpm_rcv_HSTDM_4_FB1_BI3_P_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div4
  To Clock:  hstdm_rxclk_1200_bank71_block2_div4

Setup :            0  Failing Endpoints,  Worst Slack        4.568ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/pause_cnt[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/idelay_cnt_out[6]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.582ns (28.670%)  route 1.448ns (71.330%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 9.331 - 6.668 ) 
    Source Clock Delay      (SCD):    4.001ns
    Clock Pessimism Removal (CPR):    1.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.912ns (routing 0.000ns, distribution 0.912ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.000ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.912     4.001    hstdm_trainer_2/rxclkdiv4
    SLICE_X353Y729       FDCE                                         r  hstdm_trainer_2/pause_cnt[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y729       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     4.097 f  hstdm_trainer_2/pause_cnt[2]/Q
                         net (fo=2, estimated)        0.275     4.372    hstdm_trainer_2/pause_cnt[2]
    SLICE_X352Y730       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.521 r  hstdm_trainer_2/un1_pause_cnt_16_1/O
                         net (fo=1, estimated)        0.214     4.735    hstdm_trainer_2/un1_pause_cnt_16_1
    SLICE_X353Y729       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     4.799 r  hstdm_trainer_2/un1_pause_cnt_16/O
                         net (fo=124, estimated)      0.316     5.115    hstdm_trainer_2/pause_cntZ
    SLICE_X354Y730       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.173     5.288 r  hstdm_trainer_2/un1_next_pause_cnt39_12_i_0_0_a3_1/O
                         net (fo=9, estimated)        0.328     5.616    hstdm_trainer_2/next_following_state_3_sqmuxa_1_sn
    SLICE_X352Y733       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     5.716 r  hstdm_trainer_2/next_idelay_cnt[6]/O
                         net (fo=2, estimated)        0.315     6.031    hstdm_trainer_2/next_idelay_cnt[6]
    SLICE_X353Y736       FDCE                                         r  hstdm_trainer_2/idelay_cnt_out[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.759     9.331    hstdm_trainer_2/rxclkdiv4
    SLICE_X353Y736       FDCE                                         r  hstdm_trainer_2/idelay_cnt_out[6]/C
                         clock pessimism              1.277    10.607    
                         clock uncertainty           -0.035    10.572    
    SLICE_X353Y736       FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    10.599    hstdm_trainer_2/idelay_cnt_out[6]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/pause_cnt[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/idelay_cnt_out[6]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.582ns (28.670%)  route 1.448ns (71.330%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 9.331 - 6.668 ) 
    Source Clock Delay      (SCD):    4.001ns
    Clock Pessimism Removal (CPR):    1.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.912ns (routing 0.000ns, distribution 0.912ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.000ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.912     4.001    hstdm_trainer_2/rxclkdiv4
    SLICE_X353Y729       FDCE                                         r  hstdm_trainer_2/pause_cnt[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y729       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     4.097 r  hstdm_trainer_2/pause_cnt[2]/Q
                         net (fo=2, estimated)        0.275     4.372    hstdm_trainer_2/pause_cnt[2]
    SLICE_X352Y730       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.521 f  hstdm_trainer_2/un1_pause_cnt_16_1/O
                         net (fo=1, estimated)        0.214     4.735    hstdm_trainer_2/un1_pause_cnt_16_1
    SLICE_X353Y729       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     4.799 f  hstdm_trainer_2/un1_pause_cnt_16/O
                         net (fo=124, estimated)      0.316     5.115    hstdm_trainer_2/pause_cntZ
    SLICE_X354Y730       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.173     5.288 f  hstdm_trainer_2/un1_next_pause_cnt39_12_i_0_0_a3_1/O
                         net (fo=9, estimated)        0.328     5.616    hstdm_trainer_2/next_following_state_3_sqmuxa_1_sn
    SLICE_X352Y733       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     5.716 r  hstdm_trainer_2/next_idelay_cnt[6]/O
                         net (fo=2, estimated)        0.315     6.031    hstdm_trainer_2/next_idelay_cnt[6]
    SLICE_X353Y736       FDCE                                         r  hstdm_trainer_2/idelay_cnt_out[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.759     9.331    hstdm_trainer_2/rxclkdiv4
    SLICE_X353Y736       FDCE                                         r  hstdm_trainer_2/idelay_cnt_out[6]/C
                         clock pessimism              1.277    10.607    
                         clock uncertainty           -0.035    10.572    
    SLICE_X353Y736       FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    10.599    hstdm_trainer_2/idelay_cnt_out[6]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/pause_cnt[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/idelay_cnt_out[6]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.582ns (28.670%)  route 1.448ns (71.330%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 9.331 - 6.668 ) 
    Source Clock Delay      (SCD):    4.001ns
    Clock Pessimism Removal (CPR):    1.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.912ns (routing 0.000ns, distribution 0.912ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.000ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.912     4.001    hstdm_trainer_2/rxclkdiv4
    SLICE_X353Y729       FDCE                                         r  hstdm_trainer_2/pause_cnt[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y729       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     4.097 f  hstdm_trainer_2/pause_cnt[2]/Q
                         net (fo=2, estimated)        0.275     4.372    hstdm_trainer_2/pause_cnt[2]
    SLICE_X352Y730       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.521 r  hstdm_trainer_2/un1_pause_cnt_16_1/O
                         net (fo=1, estimated)        0.214     4.735    hstdm_trainer_2/un1_pause_cnt_16_1
    SLICE_X353Y729       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     4.799 r  hstdm_trainer_2/un1_pause_cnt_16/O
                         net (fo=124, estimated)      0.316     5.115    hstdm_trainer_2/pause_cntZ
    SLICE_X354Y730       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.173     5.288 r  hstdm_trainer_2/un1_next_pause_cnt39_12_i_0_0_a3_1/O
                         net (fo=9, estimated)        0.328     5.616    hstdm_trainer_2/next_following_state_3_sqmuxa_1_sn
    SLICE_X352Y733       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     5.716 f  hstdm_trainer_2/next_idelay_cnt[6]/O
                         net (fo=2, estimated)        0.315     6.031    hstdm_trainer_2/next_idelay_cnt[6]
    SLICE_X353Y736       FDCE                                         f  hstdm_trainer_2/idelay_cnt_out[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.759     9.331    hstdm_trainer_2/rxclkdiv4
    SLICE_X353Y736       FDCE                                         r  hstdm_trainer_2/idelay_cnt_out[6]/C
                         clock pessimism              1.277    10.607    
                         clock uncertainty           -0.035    10.572    
    SLICE_X353Y736       FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    10.599    hstdm_trainer_2/idelay_cnt_out[6]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  4.568    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank71_block2_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y637  cpm_rcv_HSTDM_4_FB1_BI3_P_7/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/ref_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I          n/a            1.499         10.000      8.501      BUFG_GT_X0Y199  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         10.000      8.501      BUFGCE_X1Y161  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_bufg_clkfb/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       96.463ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       49.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.463ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.426ns (13.071%)  route 2.833ns (86.929%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 98.938 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.078ns (routing 1.121ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.779ns (routing 1.021ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.078    -0.675    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X413Y542       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X413Y542       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.579 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[15]/Q
                         net (fo=3, estimated)        0.198    -0.381    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr[9]
    SLICE_X413Y544       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    -0.203 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/reg_gt0_drpaddr[9]_i_3/O
                         net (fo=2, estimated)        0.100    -0.103    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/reg_gt0_drpaddr[9]_i_3_n_0
    SLICE_X412Y544       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    -0.065 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[31]_i_3/O
                         net (fo=27, estimated)       0.817     0.752    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[31]_i_3_n_0
    SLICE_X428Y537       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     0.790 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_4/O
                         net (fo=1, estimated)        0.788     1.578    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_4_n_0
    SLICE_X411Y552       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     1.616 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_1/O
                         net (fo=2, estimated)        0.848     2.464    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[15]
    SLICE_X421Y533       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     2.502 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout[15]_i_1__0/O
                         net (fo=1, routed)           0.082     2.584    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_mux[15]
    SLICE_X421Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    96.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    97.135    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.159 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.779    98.938    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X421Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]/C
                         clock pessimism              0.188    99.126    
                         clock uncertainty           -0.106    99.020    
    SLICE_X421Y533       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    99.047    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         99.048    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                 96.463    

Slack (MET) :             96.463ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.426ns (13.071%)  route 2.833ns (86.929%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 98.938 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.078ns (routing 1.121ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.779ns (routing 1.021ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.078    -0.675    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X413Y542       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X413Y542       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.579 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[15]/Q
                         net (fo=3, estimated)        0.198    -0.381    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr[9]
    SLICE_X413Y544       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    -0.203 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/reg_gt0_drpaddr[9]_i_3/O
                         net (fo=2, estimated)        0.100    -0.103    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/reg_gt0_drpaddr[9]_i_3_n_0
    SLICE_X412Y544       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    -0.065 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[31]_i_3/O
                         net (fo=27, estimated)       0.817     0.752    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[31]_i_3_n_0
    SLICE_X428Y537       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     0.790 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_4/O
                         net (fo=1, estimated)        0.788     1.578    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_4_n_0
    SLICE_X411Y552       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     1.616 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_1/O
                         net (fo=2, estimated)        0.848     2.464    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[15]
    SLICE_X421Y533       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     2.502 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout[15]_i_1__0/O
                         net (fo=1, routed)           0.082     2.584    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_mux[15]
    SLICE_X421Y533       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    96.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    97.135    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.159 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.779    98.938    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X421Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]/C
                         clock pessimism              0.188    99.126    
                         clock uncertainty           -0.106    99.020    
    SLICE_X421Y533       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    99.047    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         99.048    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                 96.463    

Slack (MET) :             96.515ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.395ns (12.298%)  route 2.817ns (87.702%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 98.938 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.073ns (routing 1.121ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.779ns (routing 1.021ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.073    -0.680    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X413Y544       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X413Y544       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096    -0.584 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[9]/Q
                         net (fo=4, estimated)        0.182    -0.402    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr[3]
    SLICE_X413Y544       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147    -0.255 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/reg_gt0_drpaddr[9]_i_3/O
                         net (fo=2, estimated)        0.100    -0.155    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/reg_gt0_drpaddr[9]_i_3_n_0
    SLICE_X412Y544       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    -0.117 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[31]_i_3/O
                         net (fo=27, estimated)       0.817     0.700    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[31]_i_3_n_0
    SLICE_X428Y537       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_4/O
                         net (fo=1, estimated)        0.788     1.526    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_4_n_0
    SLICE_X411Y552       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     1.564 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_1/O
                         net (fo=2, estimated)        0.848     2.412    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[15]
    SLICE_X421Y533       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     2.450 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout[15]_i_1__0/O
                         net (fo=1, routed)           0.082     2.532    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_mux[15]
    SLICE_X421Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    96.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    97.135    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.159 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.779    98.938    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X421Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]/C
                         clock pessimism              0.188    99.126    
                         clock uncertainty           -0.106    99.020    
    SLICE_X421Y533       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    99.047    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         99.048    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                 96.515    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y106  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        2.537ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 pipelineReg_hstdm_training_monitor_7_infopipe_empty_out/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.096ns (1.372%)  route 6.903ns (98.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.681ns = ( 10.681 - 10.000 ) 
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.394ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.681ns
    Common Clock Delay      (CCD):   -1.944ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.646ns (routing 0.997ns, distribution 2.649ns)
  Clock Net Delay (Destination): 3.533ns (routing 0.908ns, distribution 2.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.646     0.877    umr2_clk
    SLR Crossing[1->0]   
    SLICE_X328Y188       FDRE                                         r  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out/C
  -------------------------------------------------------------------    -------------------
    SLICE_X328Y188       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.973 r  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out/Q
                         net (fo=1, estimated)        6.903     7.876    pipe_hstdm_training_monitor_7_infopipe_empty_out
    SLR Crossing[0->2]   
    SLICE_X199Y733       FDRE                                         r  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     6.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     7.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.148 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.533    10.681    umr2_clk
    SLR Crossing[1->2]   
    SLICE_X199Y733       FDRE                                         r  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0/C
                         clock pessimism              0.172    10.853    
                         inter-SLR compensation      -0.394    10.460    
                         clock uncertainty           -0.074    10.386    
    SLICE_X199Y733       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    10.413    pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0
  -------------------------------------------------------------------
                         required time                         10.413    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 pipelineReg_hstdm_training_monitor_7_infopipe_empty_out/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.096ns (1.372%)  route 6.903ns (98.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.681ns = ( 10.681 - 10.000 ) 
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.394ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.681ns
    Common Clock Delay      (CCD):   -1.944ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.646ns (routing 0.997ns, distribution 2.649ns)
  Clock Net Delay (Destination): 3.533ns (routing 0.908ns, distribution 2.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.646     0.877    umr2_clk
    SLR Crossing[1->0]   
    SLICE_X328Y188       FDRE                                         r  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out/C
  -------------------------------------------------------------------    -------------------
    SLICE_X328Y188       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.973 f  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out/Q
                         net (fo=1, estimated)        6.903     7.876    pipe_hstdm_training_monitor_7_infopipe_empty_out
    SLR Crossing[0->2]   
    SLICE_X199Y733       FDRE                                         f  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     6.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     7.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.148 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.533    10.681    umr2_clk
    SLR Crossing[1->2]   
    SLICE_X199Y733       FDRE                                         r  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0/C
                         clock pessimism              0.172    10.853    
                         inter-SLR compensation      -0.394    10.460    
                         clock uncertainty           -0.074    10.386    
    SLICE_X199Y733       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    10.413    pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0
  -------------------------------------------------------------------
                         required time                         10.413    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 hstdm_training_monitor_5/infopipe_rcv_inst.infopipe_empty_out/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipelineReg_hstdm_training_monitor_5_infopipe_empty_out/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.096ns (1.977%)  route 4.760ns (98.023%))
  Logic Levels:           0  
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.916ns = ( 10.916 - 10.000 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.272ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.916ns
    Common Clock Delay      (CCD):   -0.896ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      5.283ns (routing 0.997ns, distribution 4.286ns)
  Clock Net Delay (Destination): 3.768ns (routing 0.908ns, distribution 2.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     5.283     2.514    hstdm_training_monitor_5/infopipe_clk
    SLR Crossing[1->3]   
    SLICE_X13Y1174       FDRE                                         r  hstdm_training_monitor_5/infopipe_rcv_inst.infopipe_empty_out/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1174       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.610 r  hstdm_training_monitor_5/infopipe_rcv_inst.infopipe_empty_out/Q
                         net (fo=1, estimated)        4.760     7.370    hstdm_training_monitor_5_infopipe_empty_out
    SLR Crossing[3->2]   
    SLICE_X148Y842       FDRE                                         r  pipelineReg_hstdm_training_monitor_5_infopipe_empty_out/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     6.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     7.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.148 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.768    10.916    umr2_clk
    SLR Crossing[1->2]   
    SLICE_X148Y842       FDRE                                         r  pipelineReg_hstdm_training_monitor_5_infopipe_empty_out/C
                         clock pessimism              0.279    11.195    
                         inter-SLR compensation      -0.272    10.924    
                         clock uncertainty           -0.074    10.850    
    SLICE_X148Y842       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    10.877    pipelineReg_hstdm_training_monitor_5_infopipe_empty_out
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  3.507    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y5   sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X0Y36            hstdm_clkgen_1200_bank37/hstdm_plle3/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X0Y38            hstdm_clkgen_1200_bank38/hstdm_plle3/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y36            hstdm_clkgen_1200_bank37/hstdm_plle3/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y36            hstdm_clkgen_1200_bank37/hstdm_plle3/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank36_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank36_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank36_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X0Y34                hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank37_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank37_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank37_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank37/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X0Y36                hstdm_clkgen_1200_bank37/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank38_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank38_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank38_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank38/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X0Y38                hstdm_clkgen_1200_bank38/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank60_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank60_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y10  hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
Waveform(ns):       { 1.667 3.333 }
Period(ns):         3.333
Sources:            { hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y102  cpm_snd_HSTDM_4_FB1_B2_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y93   cpm_snd_HSTDM_4_FB1_B2_A_2/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y102  cpm_snd_HSTDM_4_FB1_B2_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y102  cpm_snd_HSTDM_4_FB1_B2_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank69_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank69_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank69_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X1Y20               hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank71_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank71_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank71_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y99  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X1Y24               hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y99  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y99  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local
  To Clock:  hstdm_txclkdiv2_local

Setup :            0  Failing Endpoints,  Worst Slack        1.817ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local rise@3.333ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.217ns (16.427%)  route 1.104ns (83.573%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 4.005 - 3.333 ) 
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.000ns, distribution 0.893ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.000ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.893     0.938    cpm_snd_HSTDM_4_FB1_B2_B_2/txclkdiv2
    SLICE_X365Y83        FDCE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X365Y83        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.036 f  cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.171     1.207    cpm_snd_HSTDM_4_FB1_B2_B_2/txctrl_sync[1]
    SLICE_X365Y84        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     1.287 r  cpm_snd_HSTDM_4_FB1_B2_B_2/un3_data_in_mux[2]/O
                         net (fo=1, estimated)        0.241     1.528    cpm_snd_HSTDM_4_FB1_B2_B_2/data_in_mux[2]
    SLICE_X365Y84        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.567 r  cpm_snd_HSTDM_4_FB1_B2_B_2/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, estimated)        0.692     2.259    cpm_snd_HSTDM_4_FB1_B2_B_2/data_to_serdes[2]
    SLICE_X349Y94        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     5.416    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     0.229 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.458    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.482 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     2.945     3.427    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     3.037 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     3.288    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.312 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.693     4.005    cpm_snd_HSTDM_4_FB1_B2_B_2/txclkdiv2
    SLICE_X349Y94        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]/C
                         clock pessimism              0.102     4.108    
                         clock uncertainty           -0.059     4.049    
    SLICE_X349Y94        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.076    cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]
  -------------------------------------------------------------------
                         required time                          4.076    
                         arrival time                          -2.259    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local rise@3.333ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.217ns (16.427%)  route 1.104ns (83.573%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 4.005 - 3.333 ) 
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.000ns, distribution 0.893ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.000ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.893     0.938    cpm_snd_HSTDM_4_FB1_B2_B_2/txclkdiv2
    SLICE_X365Y83        FDCE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X365Y83        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.036 r  cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.171     1.207    cpm_snd_HSTDM_4_FB1_B2_B_2/txctrl_sync[1]
    SLICE_X365Y84        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     1.287 f  cpm_snd_HSTDM_4_FB1_B2_B_2/un3_data_in_mux[2]/O
                         net (fo=1, estimated)        0.241     1.528    cpm_snd_HSTDM_4_FB1_B2_B_2/data_in_mux[2]
    SLICE_X365Y84        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.567 f  cpm_snd_HSTDM_4_FB1_B2_B_2/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, estimated)        0.692     2.259    cpm_snd_HSTDM_4_FB1_B2_B_2/data_to_serdes[2]
    SLICE_X349Y94        FDRE                                         f  cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     5.416    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     0.229 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.458    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.482 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     2.945     3.427    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     3.037 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     3.288    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.312 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.693     4.005    cpm_snd_HSTDM_4_FB1_B2_B_2/txclkdiv2
    SLICE_X349Y94        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]/C
                         clock pessimism              0.102     4.108    
                         clock uncertainty           -0.059     4.049    
    SLICE_X349Y94        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.076    cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]
  -------------------------------------------------------------------
                         required time                          4.076    
                         arrival time                          -2.259    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local rise@3.333ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.201ns (16.806%)  route 0.995ns (83.194%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 4.005 - 3.333 ) 
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.000ns, distribution 0.893ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.000ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.893     0.938    cpm_snd_HSTDM_4_FB1_B2_B_2/txclkdiv2
    SLICE_X365Y83        FDCE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X365Y83        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.036 r  cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.171     1.207    cpm_snd_HSTDM_4_FB1_B2_B_2/txctrl_sync[1]
    SLICE_X365Y84        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     1.270 r  cpm_snd_HSTDM_4_FB1_B2_B_2/un3_data_in_mux[0]/O
                         net (fo=1, estimated)        0.105     1.375    cpm_snd_HSTDM_4_FB1_B2_B_2/data_in_mux[0]
    SLICE_X365Y84        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.415 r  cpm_snd_HSTDM_4_FB1_B2_B_2/training_bit_gen_inst.data_to_serdes[0]/O
                         net (fo=1, estimated)        0.719     2.134    cpm_snd_HSTDM_4_FB1_B2_B_2/data_to_serdes[0]
    SLICE_X349Y94        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     5.416    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     0.229 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.458    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.482 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     2.945     3.427    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     3.037 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     3.288    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.312 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.693     4.005    cpm_snd_HSTDM_4_FB1_B2_B_2/txclkdiv2
    SLICE_X349Y94        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[0]/C
                         clock pessimism              0.102     4.108    
                         clock uncertainty           -0.059     4.049    
    SLICE_X349Y94        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.076    cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[0]
  -------------------------------------------------------------------
                         required time                          4.076    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  1.942    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv2_local
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         3.333       1.834      BUFGCE_X1Y38    hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT1  n/a            1.499         3.333       1.834      PLL_X1Y2        hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.550         3.333       2.783      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R1/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R1/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_160
  To Clock:  haps_infra_clk_160

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I            n/a            1.499         6.250       4.751      BUFGCE_X1Y160  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.250       5.000      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_200
  To Clock:  haps_infra_clk_200

Setup :            0  Failing Endpoints,  Worst Slack        3.691ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.426ns (35.323%)  route 0.780ns (64.677%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.073ns = ( 3.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 1.112ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.771ns (routing 1.010ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.267    -2.788    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.760 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      2.040    -0.720    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X427Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y533       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096    -0.624 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[3]/Q
                         net (fo=5, estimated)        0.193    -0.431    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[3]
    SLICE_X427Y534       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147    -0.284 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2/O
                         net (fo=6, estimated)        0.256    -0.028    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2_n_0
    SLICE_X429Y535       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     0.013 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2/O
                         net (fo=5, estimated)        0.305     0.318    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2_n_0
    SLICE_X427Y534       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     0.460 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[11]_i_1/O
                         net (fo=1, routed)           0.026     0.486    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt0[11]
    SLICE_X427Y534       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     7.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.187     1.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.237     2.132    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.156 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      1.771     3.927    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X427Y534       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[11]/C
                         clock pessimism              0.290     4.217    
                         clock uncertainty           -0.067     4.151    
    SLICE_X427Y534       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     4.178    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.426ns (35.323%)  route 0.780ns (64.677%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.073ns = ( 3.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 1.112ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.771ns (routing 1.010ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.267    -2.788    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.760 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      2.040    -0.720    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X427Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y533       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096    -0.624 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[3]/Q
                         net (fo=5, estimated)        0.193    -0.431    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[3]
    SLICE_X427Y534       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147    -0.284 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2/O
                         net (fo=6, estimated)        0.256    -0.028    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2_n_0
    SLICE_X429Y535       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     0.013 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2/O
                         net (fo=5, estimated)        0.305     0.318    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2_n_0
    SLICE_X427Y534       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     0.460 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[11]_i_1/O
                         net (fo=1, routed)           0.026     0.486    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt0[11]
    SLICE_X427Y534       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     7.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.187     1.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.237     2.132    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.156 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      1.771     3.927    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X427Y534       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[11]/C
                         clock pessimism              0.290     4.217    
                         clock uncertainty           -0.067     4.151    
    SLICE_X427Y534       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     4.178    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.426ns (35.323%)  route 0.780ns (64.677%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.073ns = ( 3.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 1.112ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.771ns (routing 1.010ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.267    -2.788    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.760 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      2.040    -0.720    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X427Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y533       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096    -0.624 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[3]/Q
                         net (fo=5, estimated)        0.193    -0.431    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[3]
    SLICE_X427Y534       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147    -0.284 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2/O
                         net (fo=6, estimated)        0.256    -0.028    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2_n_0
    SLICE_X429Y535       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     0.013 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2/O
                         net (fo=5, estimated)        0.305     0.318    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2_n_0
    SLICE_X427Y534       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     0.460 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[11]_i_1/O
                         net (fo=1, routed)           0.026     0.486    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt0[11]
    SLICE_X427Y534       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     7.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.187     1.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.237     2.132    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.156 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      1.771     3.927    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X427Y534       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[11]/C
                         clock pessimism              0.290     4.217    
                         clock uncertainty           -0.067     4.151    
    SLICE_X427Y534       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     4.178    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  3.691    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         5.000       3.501      BUFGCE_X1Y154   sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3  n/a            1.250         5.000       3.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y563  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y563  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :            0  Failing Endpoints,  Worst Slack       18.235ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.235ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/rx_reset_pb_reg/S
                            (rising edge-triggered cell FDSE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.096ns (5.875%)  route 1.538ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 19.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.871ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.793ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.784    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.756 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.984    -0.772    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/CLK
    SLICE_X378Y486       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X378Y486       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.676 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/Q
                         net (fo=9, estimated)        1.538     0.862    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r
    SLICE_X428Y549       FDSE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/rx_reset_pb_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    16.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    17.133    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.157 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.929    19.086    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/CLK
    SLICE_X428Y549       FDSE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/rx_reset_pb_reg/C
                         clock pessimism              0.165    19.251    
                         clock uncertainty           -0.082    19.170    
    SLICE_X428Y549       FDSE (Setup_AFF_SLICEM_C_S)
                                                     -0.072    19.098    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/rx_reset_pb_reg
  -------------------------------------------------------------------
                         required time                         19.098    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                 18.235    

Slack (MET) :             18.235ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/rx_reset_pb_reg/S
                            (rising edge-triggered cell FDSE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.096ns (5.875%)  route 1.538ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 19.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.871ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.793ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.784    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.756 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.984    -0.772    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/CLK
    SLICE_X378Y486       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X378Y486       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.676 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/Q
                         net (fo=9, estimated)        1.538     0.862    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r
    SLICE_X428Y549       FDSE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/rx_reset_pb_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    16.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    17.133    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.157 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.929    19.086    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/CLK
    SLICE_X428Y549       FDSE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/rx_reset_pb_reg/C
                         clock pessimism              0.165    19.251    
                         clock uncertainty           -0.082    19.170    
    SLICE_X428Y549       FDSE (Setup_AFF_SLICEM_C_S)
                                                     -0.072    19.098    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/rx_reset_pb_reg
  -------------------------------------------------------------------
                         required time                         19.098    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                 18.235    

Slack (MET) :             18.235ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/tx_reset_pb_reg/S
                            (rising edge-triggered cell FDSE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.096ns (5.875%)  route 1.538ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 19.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.871ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.793ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.784    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.756 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.984    -0.772    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/CLK
    SLICE_X378Y486       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X378Y486       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.676 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/Q
                         net (fo=9, estimated)        1.538     0.862    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r
    SLICE_X428Y549       FDSE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/tx_reset_pb_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    16.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    17.133    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.157 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.929    19.086    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/CLK
    SLICE_X428Y549       FDSE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/tx_reset_pb_reg/C
                         clock pessimism              0.165    19.251    
                         clock uncertainty           -0.082    19.170    
    SLICE_X428Y549       FDSE (Setup_AFF2_SLICEM_C_S)
                                                     -0.072    19.098    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/tx_reset_pb_reg
  -------------------------------------------------------------------
                         required time                         19.098    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                 18.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_50_2_sync
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :            0  Failing Endpoints,  Worst Slack        3.740ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_in_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hstdm_memory/memory_core.memory_inst_memory_inst_0_0/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.377ns (10.075%)  route 3.365ns (89.925%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.078ns = ( 6.922 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 0.778ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.709ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.925    -0.839    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/haps_infra_clk2
    SLICE_X383Y486       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X383Y486       FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.743 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_in_ready_reg/Q
                         net (fo=33, estimated)       0.405    -0.338    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_in_ready_reg_0
    SLICE_X382Y496       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064    -0.274 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_out_data[255]_i_4/O
                         net (fo=12, estimated)       0.361     0.087    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/umr3_arbiter_in_ready[2]_50
    SLICE_X382Y506       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     0.125 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/capim2_rd_out_1_INST_0_i_6/O
                         net (fo=8, estimated)        0.351     0.476    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_hsm_capi32/HSM_capi_din_ready
    SLICE_X386Y501       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     0.514 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_hsm_capi32/capim2_rd_out_1_INST_0_i_2/O
                         net (fo=19, estimated)       0.721     1.235    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_hsm_mux/capim3_din_ready_out_0_0
    SLICE_X393Y467       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     1.274 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_hsm_mux/capim2_rd_out_2_INST_0_i_1/O
                         net (fo=2, estimated)        0.308     1.582    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/genblk1[2].umr3capi_to_umr2capi_bridge_u/hsm_capi32\\.din_ready79_in
    SLICE_X395Y459       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     1.621 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/genblk1[2].umr3capi_to_umr2capi_bridge_u/capim2_rd_out_2_INST_0/O
                         net (fo=3, estimated)        0.535     2.156    hstdm_memory/system_capim_rd_in
    SLICE_X395Y418       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     2.219 r  hstdm_memory/memory_core.mem_rd_en/O
                         net (fo=1, estimated)        0.684     2.903    hstdm_memory/memory_core.mem_rd_en
    RAMB18_X7Y164        RAMB18E2                                     r  hstdm_memory/memory_core.memory_inst_memory_inst_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187     4.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.233     5.128    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.152 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.770     6.922    hstdm_memory/umr_clk
    RAMB18_X7Y164        RAMB18E2                                     r  hstdm_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
                         clock pessimism              0.153     7.075    
                         clock uncertainty           -0.071     7.004    
    RAMB18_X7Y164        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.361     6.643    hstdm_memory/memory_core.memory_inst_memory_inst_0_0
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_in_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hstdm_memory/memory_core.memory_inst_memory_inst_0_0/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.377ns (10.075%)  route 3.365ns (89.925%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.078ns = ( 6.922 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 0.778ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.709ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.925    -0.839    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/haps_infra_clk2
    SLICE_X383Y486       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X383Y486       FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.743 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_in_ready_reg/Q
                         net (fo=33, estimated)       0.405    -0.338    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_in_ready_reg_0
    SLICE_X382Y496       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064    -0.274 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_out_data[255]_i_4/O
                         net (fo=12, estimated)       0.361     0.087    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/umr3_arbiter_in_ready[2]_50
    SLICE_X382Y506       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     0.125 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/capim2_rd_out_1_INST_0_i_6/O
                         net (fo=8, estimated)        0.351     0.476    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_hsm_capi32/HSM_capi_din_ready
    SLICE_X386Y501       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     0.514 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_hsm_capi32/capim2_rd_out_1_INST_0_i_2/O
                         net (fo=19, estimated)       0.721     1.235    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_hsm_mux/capim3_din_ready_out_0_0
    SLICE_X393Y467       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     1.274 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_hsm_mux/capim2_rd_out_2_INST_0_i_1/O
                         net (fo=2, estimated)        0.308     1.582    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/genblk1[2].umr3capi_to_umr2capi_bridge_u/hsm_capi32\\.din_ready79_in
    SLICE_X395Y459       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     1.621 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/genblk1[2].umr3capi_to_umr2capi_bridge_u/capim2_rd_out_2_INST_0/O
                         net (fo=3, estimated)        0.535     2.156    hstdm_memory/system_capim_rd_in
    SLICE_X395Y418       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     2.219 f  hstdm_memory/memory_core.mem_rd_en/O
                         net (fo=1, estimated)        0.684     2.903    hstdm_memory/memory_core.mem_rd_en
    RAMB18_X7Y164        RAMB18E2                                     f  hstdm_memory/memory_core.memory_inst_memory_inst_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187     4.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.233     5.128    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.152 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.770     6.922    hstdm_memory/umr_clk
    RAMB18_X7Y164        RAMB18E2                                     r  hstdm_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
                         clock pessimism              0.153     7.075    
                         clock uncertainty           -0.071     7.004    
    RAMB18_X7Y164        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.361     6.643    hstdm_memory/memory_core.memory_inst_memory_inst_0_0
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.789ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[2].I_umr3_pipeline_stage/umr3_in_data_d1_reg[218]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.835ns (20.990%)  route 3.143ns (79.010%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.211ns = ( 6.789 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.778ns, distribution 1.124ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.709ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.902    -0.862    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/haps_infra_clk2
    SLICE_X390Y531       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X390Y531       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098    -0.764 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/Q
                         net (fo=141, estimated)      0.456    -0.308    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/p_1_in6_in
    SLICE_X371Y529       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    -0.246 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[63]_i_1/O
                         net (fo=327, estimated)      0.469     0.223    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[63]_i_1_n_0
    SLICE_X390Y530       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     0.262 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[44]_i_1/O
                         net (fo=3, estimated)        0.275     0.537    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_us_buf_header[44]
    SLICE_X386Y529       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     0.715 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_7/O
                         net (fo=2, estimated)        0.270     0.985    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_7_n_0
    SLICE_X383Y528       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     1.100 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0/O
                         net (fo=7, estimated)        0.323     1.423    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0_n_0
    SLICE_X376Y528       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     1.463 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[2]_i_8/O
                         net (fo=2, estimated)        0.112     1.575    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[2]_i_8_n_0
    SLICE_X375Y528       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     1.723 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_2/O
                         net (fo=18, estimated)       0.315     2.038    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_ready_reg_0
    SLICE_X378Y527       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     2.154 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[3]_i_3__2/O
                         net (fo=6, estimated)        0.192     2.346    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[2].I_umr3_pipeline_stage/I_umr3_router/genblk1[2].I_umr3_pipeline_stage/
    SLICE_X378Y526       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     2.385 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[2].I_umr3_pipeline_stage/umr3_in_eof_d1_i_1__2/O
                         net (fo=260, estimated)      0.731     3.116    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[2].I_umr3_pipeline_stage/umr3_in_eof_d1_i_1__2_n_0
    SLICE_X397Y516       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[2].I_umr3_pipeline_stage/umr3_in_data_d1_reg[218]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187     4.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.233     5.128    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.152 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.637     6.789    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[2].I_umr3_pipeline_stage/haps_infra_clk2
    SLICE_X397Y516       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[2].I_umr3_pipeline_stage/umr3_in_data_d1_reg[218]/C
                         clock pessimism              0.229     7.018    
                         clock uncertainty           -0.071     6.947    
    SLICE_X397Y516       FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042     6.905    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[2].I_umr3_pipeline_stage/umr3_in_data_d1_reg[218]
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  3.789    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_umr3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y182   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y182   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y164   hstdm_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      194.765ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.765ns  (required time - arrival time)
  Source:                 MEMREADMEM
                            (input port)
  Destination:            stall_aptn_s
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            208.300ns  (MaxDelay Path 208.300ns)
  Data Path Delay:        13.535ns  (logic 1.644ns (12.148%)  route 11.891ns (87.852%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 208.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B49                                               0.000     0.000 r  MEMREADMEM (IN)
                         net (fo=0)                   0.000     0.000    MEMREADMEM_ibuf/I
    B49                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.559     0.559 r  MEMREADMEM_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.559    MEMREADMEM_ibuf/OUT
    B49                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.559 r  MEMREADMEM_ibuf/IBUFCTRL_INST/O
                         net (fo=3, estimated)        1.656     2.215    dut_inst/hazard1/MEMREADMEM
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     2.328 r  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, estimated)       10.235    12.563    stall_aptn_s_c
    SLR Crossing[3->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    13.535 r  stall_aptn_s_obuf/O
                         net (fo=0)                   0.000    13.535    stall_aptn_s
    BK44                                                              r  stall_aptn_s (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  208.300   208.300    
                         output delay                -0.000   208.300    
  -------------------------------------------------------------------
                         required time                        208.300    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                194.765    

Slack (MET) :             194.765ns  (required time - arrival time)
  Source:                 MEMREADMEM
                            (input port)
  Destination:            stall_aptn_s
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            208.300ns  (MaxDelay Path 208.300ns)
  Data Path Delay:        13.535ns  (logic 1.644ns (12.148%)  route 11.891ns (87.852%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 208.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B49                                               0.000     0.000 r  MEMREADMEM (IN)
                         net (fo=0)                   0.000     0.000    MEMREADMEM_ibuf/I
    B49                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.559     0.559 r  MEMREADMEM_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.559    MEMREADMEM_ibuf/OUT
    B49                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.559 r  MEMREADMEM_ibuf/IBUFCTRL_INST/O
                         net (fo=3, estimated)        1.656     2.215    dut_inst/hazard1/MEMREADMEM
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     2.328 r  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, estimated)       10.235    12.563    stall_aptn_s_c
    SLR Crossing[3->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    13.535 r  stall_aptn_s_obuf/O
                         net (fo=0)                   0.000    13.535    stall_aptn_s
    BK44                                                              r  stall_aptn_s (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  208.300   208.300    
                         output delay                -0.000   208.300    
  -------------------------------------------------------------------
                         required time                        208.300    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                194.765    

Slack (MET) :             194.765ns  (required time - arrival time)
  Source:                 MEMREADMEM
                            (input port)
  Destination:            stall_aptn_s
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            208.300ns  (MaxDelay Path 208.300ns)
  Data Path Delay:        13.535ns  (logic 1.644ns (12.148%)  route 11.891ns (87.852%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 208.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B49                                               0.000     0.000 f  MEMREADMEM (IN)
                         net (fo=0)                   0.000     0.000    MEMREADMEM_ibuf/I
    B49                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.559     0.559 f  MEMREADMEM_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.559    MEMREADMEM_ibuf/OUT
    B49                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.559 f  MEMREADMEM_ibuf/IBUFCTRL_INST/O
                         net (fo=3, estimated)        1.656     2.215    dut_inst/hazard1/MEMREADMEM
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     2.328 f  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, estimated)       10.235    12.563    stall_aptn_s_c
    SLR Crossing[3->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    13.535 f  stall_aptn_s_obuf/O
                         net (fo=0)                   0.000    13.535    stall_aptn_s
    BK44                                                              f  stall_aptn_s (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  208.300   208.300    
                         output delay                -0.000   208.300    
  -------------------------------------------------------------------
                         required time                        208.300    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                194.765    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      481.386ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             481.386ns  (required time - arrival time)
  Source:                 dut_inst/idex1/writeregister_out[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            stall_aptn_s
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            500.000ns  (System_FB1_uB rise@1000.000ns - clk rise@500.000ns)
  Data Path Delay:        12.741ns  (logic 1.339ns (10.510%)  route 11.402ns (89.490%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.848ns = ( 505.848 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.647ns (routing 1.607ns, distribution 3.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789   500.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050   500.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.334   501.173    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   501.201 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      4.647   505.848    dut_inst/idex1/clk
    SLR Crossing[2->3]   
    SLICE_X1Y1064        FDCE                                         r  dut_inst/idex1/writeregister_out[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1064        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098   505.946 r  dut_inst/idex1/writeregister_out[1]/Q
                         net (fo=3, estimated)        0.230   506.176    dut_inst/hazard1/WREX[1]
    SLICE_X1Y1064        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100   506.276 f  dut_inst/hazard1/un1_wr_ex_1_NE_1/O
                         net (fo=1, estimated)        0.114   506.390    dut_inst/hazard1/un1_wr_ex_1_NE_1
    SLICE_X1Y1062        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041   506.431 f  dut_inst/hazard1/un1_wr_ex_1_NE_2/O
                         net (fo=1, estimated)        0.687   507.118    dut_inst/hazard1/un1_wr_ex_1_NE_2
    SLICE_X1Y1013        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066   507.184 r  dut_inst/hazard1/un1_memread_ex/O
                         net (fo=9, estimated)        0.136   507.320    dut_inst/hazard1/un1_memread_ex_1z
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062   507.382 r  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, estimated)       10.235   517.617    stall_aptn_s_c
    SLR Crossing[3->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972   518.589 r  stall_aptn_s_obuf/O
                         net (fo=0)                   0.000   518.589    stall_aptn_s
    BK44                                                              r  stall_aptn_s (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uB rise edge)
                                                   1000.000  1000.000 r  
                         ideal clock network latency
                                                      0.000  1000.000    
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.025   999.975    
                         output delay                -0.000   999.975    
  -------------------------------------------------------------------
                         required time                        999.975    
                         arrival time                        -518.589    
  -------------------------------------------------------------------
                         slack                                481.386    

Slack (MET) :             481.386ns  (required time - arrival time)
  Source:                 dut_inst/idex1/writeregister_out[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            stall_aptn_s
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            500.000ns  (System_FB1_uB rise@1000.000ns - clk rise@500.000ns)
  Data Path Delay:        12.741ns  (logic 1.339ns (10.510%)  route 11.402ns (89.490%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.848ns = ( 505.848 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.647ns (routing 1.607ns, distribution 3.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789   500.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050   500.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.334   501.173    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   501.201 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      4.647   505.848    dut_inst/idex1/clk
    SLR Crossing[2->3]   
    SLICE_X1Y1064        FDCE                                         r  dut_inst/idex1/writeregister_out[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1064        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098   505.946 f  dut_inst/idex1/writeregister_out[1]/Q
                         net (fo=3, estimated)        0.230   506.176    dut_inst/hazard1/WREX[1]
    SLICE_X1Y1064        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100   506.276 f  dut_inst/hazard1/un1_wr_ex_1_NE_1/O
                         net (fo=1, estimated)        0.114   506.390    dut_inst/hazard1/un1_wr_ex_1_NE_1
    SLICE_X1Y1062        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041   506.431 f  dut_inst/hazard1/un1_wr_ex_1_NE_2/O
                         net (fo=1, estimated)        0.687   507.118    dut_inst/hazard1/un1_wr_ex_1_NE_2
    SLICE_X1Y1013        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066   507.184 r  dut_inst/hazard1/un1_memread_ex/O
                         net (fo=9, estimated)        0.136   507.320    dut_inst/hazard1/un1_memread_ex_1z
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062   507.382 r  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, estimated)       10.235   517.617    stall_aptn_s_c
    SLR Crossing[3->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972   518.589 r  stall_aptn_s_obuf/O
                         net (fo=0)                   0.000   518.589    stall_aptn_s
    BK44                                                              r  stall_aptn_s (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uB rise edge)
                                                   1000.000  1000.000 r  
                         ideal clock network latency
                                                      0.000  1000.000    
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.025   999.975    
                         output delay                -0.000   999.975    
  -------------------------------------------------------------------
                         required time                        999.975    
                         arrival time                        -518.589    
  -------------------------------------------------------------------
                         slack                                481.386    

Slack (MET) :             481.386ns  (required time - arrival time)
  Source:                 dut_inst/idex1/writeregister_out[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            stall_aptn_s
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            500.000ns  (System_FB1_uB rise@1000.000ns - clk rise@500.000ns)
  Data Path Delay:        12.741ns  (logic 1.339ns (10.510%)  route 11.402ns (89.490%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.848ns = ( 505.848 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.647ns (routing 1.607ns, distribution 3.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789   500.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050   500.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.334   501.173    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   501.201 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      4.647   505.848    dut_inst/idex1/clk
    SLR Crossing[2->3]   
    SLICE_X1Y1064        FDCE                                         r  dut_inst/idex1/writeregister_out[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1064        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098   505.946 r  dut_inst/idex1/writeregister_out[1]/Q
                         net (fo=3, estimated)        0.230   506.176    dut_inst/hazard1/WREX[1]
    SLICE_X1Y1064        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100   506.276 r  dut_inst/hazard1/un1_wr_ex_1_NE_1/O
                         net (fo=1, estimated)        0.114   506.390    dut_inst/hazard1/un1_wr_ex_1_NE_1
    SLICE_X1Y1062        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041   506.431 r  dut_inst/hazard1/un1_wr_ex_1_NE_2/O
                         net (fo=1, estimated)        0.687   507.118    dut_inst/hazard1/un1_wr_ex_1_NE_2
    SLICE_X1Y1013        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066   507.184 f  dut_inst/hazard1/un1_memread_ex/O
                         net (fo=9, estimated)        0.136   507.320    dut_inst/hazard1/un1_memread_ex_1z
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062   507.382 f  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, estimated)       10.235   517.617    stall_aptn_s_c
    SLR Crossing[3->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972   518.589 f  stall_aptn_s_obuf/O
                         net (fo=0)                   0.000   518.589    stall_aptn_s
    BK44                                                              f  stall_aptn_s (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uB rise edge)
                                                   1000.000  1000.000 r  
                         ideal clock network latency
                                                      0.000  1000.000    
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.025   999.975    
                         output delay                -0.000   999.975    
  -------------------------------------------------------------------
                         required time                        999.975    
                         arrival time                        -518.589    
  -------------------------------------------------------------------
                         slack                                481.386    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div2
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      307.516ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             307.516ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            319.700ns  (MaxDelay Path 319.700ns)
  Data Path Delay:        12.184ns  (logic 1.283ns (10.531%)  route 10.901ns (89.469%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 319.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1052                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1052        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        0.486     0.582    dut_inst/adder2/PCID[60]
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.211     0.793 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    11.208    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    12.184 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    12.184    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  319.700   319.700    
                         output delay                -0.000   319.700    
  -------------------------------------------------------------------
                         required time                        319.700    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                307.516    

Slack (MET) :             307.516ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            319.700ns  (MaxDelay Path 319.700ns)
  Data Path Delay:        12.184ns  (logic 1.283ns (10.531%)  route 10.901ns (89.469%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 319.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1052                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1052        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        0.486     0.582    dut_inst/adder2/PCID[60]
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.211     0.793 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    11.208    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    12.184 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    12.184    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  319.700   319.700    
                         output delay                -0.000   319.700    
  -------------------------------------------------------------------
                         required time                        319.700    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                307.516    

Slack (MET) :             307.516ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            319.700ns  (MaxDelay Path 319.700ns)
  Data Path Delay:        12.184ns  (logic 1.283ns (10.531%)  route 10.901ns (89.469%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 319.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1052                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1052        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        0.486     0.582    dut_inst/adder2/PCID[60]
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.211     0.793 f  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    11.208    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    12.184 f  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    12.184    ADDOUTID_aptn_s[63]
    BN44                                                              f  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  319.700   319.700    
                         output delay                -0.000   319.700    
  -------------------------------------------------------------------
                         required time                        319.700    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                307.516    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div2
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      312.275ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             312.275ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            325.200ns  (MaxDelay Path 325.200ns)
  Data Path Delay:        12.925ns  (logic 1.419ns (10.980%)  route 11.506ns (89.020%))
  Logic Levels:           4  (CARRY8=3 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 325.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1112                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1112        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        1.035     1.131    dut_inst/adder2/PCID[44]
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     1.326 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     1.354    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.377 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     1.405    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     1.534 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    11.949    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    12.925 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    12.925    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  325.200   325.200    
                         output delay                -0.000   325.200    
  -------------------------------------------------------------------
                         required time                        325.200    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                312.275    

Slack (MET) :             312.275ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            325.200ns  (MaxDelay Path 325.200ns)
  Data Path Delay:        12.925ns  (logic 1.419ns (10.980%)  route 11.506ns (89.020%))
  Logic Levels:           4  (CARRY8=3 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 325.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1112                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1112        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        1.035     1.131    dut_inst/adder2/PCID[44]
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     1.326 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     1.354    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.377 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     1.405    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     1.534 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    11.949    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    12.925 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    12.925    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  325.200   325.200    
                         output delay                -0.000   325.200    
  -------------------------------------------------------------------
                         required time                        325.200    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                312.275    

Slack (MET) :             312.275ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            325.200ns  (MaxDelay Path 325.200ns)
  Data Path Delay:        12.925ns  (logic 1.419ns (10.980%)  route 11.506ns (89.020%))
  Logic Levels:           4  (CARRY8=3 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 325.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1112                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1112        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        1.035     1.131    dut_inst/adder2/PCID[44]
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     1.326 f  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     1.354    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.377 f  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     1.405    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     1.534 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    11.949    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    12.925 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    12.925    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  325.200   325.200    
                         output delay                -0.000   325.200    
  -------------------------------------------------------------------
                         required time                        325.200    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                312.275    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div2
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      313.426ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             313.426ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            327.000ns  (MaxDelay Path 327.000ns)
  Data Path Delay:        13.574ns  (logic 1.466ns (10.801%)  route 12.108ns (89.199%))
  Logic Levels:           6  (CARRY8=5 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 327.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1172                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[2]/C
    SLICE_X1Y1172        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[2]/Q
                         net (fo=1, estimated)        1.581     1.676    dut_inst/adder2/PCID[30]
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.873 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, estimated)        0.028     1.901    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.924 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, estimated)        0.028     1.952    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.975 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     2.003    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.026 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     2.054    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     2.183 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    12.598    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    13.574 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    13.574    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  327.000   327.000    
                         output delay                -0.000   327.000    
  -------------------------------------------------------------------
                         required time                        327.000    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                313.426    

Slack (MET) :             313.426ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            327.000ns  (MaxDelay Path 327.000ns)
  Data Path Delay:        13.574ns  (logic 1.466ns (10.801%)  route 12.108ns (89.199%))
  Logic Levels:           6  (CARRY8=5 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 327.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1172                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[2]/C
    SLICE_X1Y1172        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 f  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[2]/Q
                         net (fo=1, estimated)        1.581     1.676    dut_inst/adder2/PCID[30]
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.873 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, estimated)        0.028     1.901    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.924 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, estimated)        0.028     1.952    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.975 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     2.003    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.026 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     2.054    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     2.183 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    12.598    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    13.574 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    13.574    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  327.000   327.000    
                         output delay                -0.000   327.000    
  -------------------------------------------------------------------
                         required time                        327.000    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                313.426    

Slack (MET) :             313.426ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            327.000ns  (MaxDelay Path 327.000ns)
  Data Path Delay:        13.574ns  (logic 1.466ns (10.801%)  route 12.108ns (89.199%))
  Logic Levels:           6  (CARRY8=5 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 327.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1172                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[2]/C
    SLICE_X1Y1172        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[2]/Q
                         net (fo=1, estimated)        1.581     1.676    dut_inst/adder2/PCID[30]
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.873 f  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, estimated)        0.028     1.901    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.924 f  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, estimated)        0.028     1.952    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.975 f  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     2.003    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.026 f  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     2.054    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     2.183 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    12.598    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    13.574 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    13.574    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  327.000   327.000    
                         output delay                -0.000   327.000    
  -------------------------------------------------------------------
                         required time                        327.000    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                313.426    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div2
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      196.057ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.057ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            equal
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            211.400ns  (MaxDelay Path 211.400ns)
  Data Path Delay:        15.343ns  (logic 1.566ns (10.207%)  route 13.777ns (89.793%))
  Logic Levels:           7  (CARRY8=3 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 211.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y92                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
    SLICE_X350Y92        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/Q
                         net (fo=64, estimated)       6.346     6.441    dut_inst/mux3_1_1/forwardA[1]
    SLR Crossing[0->1]   
    SLICE_X167Y519       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     6.541 r  dut_inst/mux3_1_1/out[14]/O
                         net (fo=1, estimated)        0.104     6.645    dut_inst/cp1/comparatorin1[14]
    SLICE_X167Y519       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.685 f  dut_inst/cp1/out_0_I_156/O
                         net (fo=1, estimated)        0.492     7.177    dut_inst/cp1/out_0_N_12
    SLICE_X159Y510       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     7.216 r  dut_inst/cp1/out_0_I_162/O
                         net (fo=1, routed)           0.008     7.224    dut_inst/cp1/out_0_I_162
    SLICE_X159Y510       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     7.419 r  dut_inst/cp1/out_0_I_35/CO[7]
                         net (fo=1, estimated)        0.028     7.447    dut_inst/cp1/out_0_data_tmp[7]
    SLICE_X159Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.470 r  dut_inst/cp1/out_0_I_75/CO[7]
                         net (fo=1, estimated)        0.028     7.498    dut_inst/cp1/out_0_data_tmp[15]
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     7.595 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, estimated)        6.771    14.366    equal_c
    SLR Crossing[1->0]   
    BM44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.977    15.343 r  equal_obuf/O
                         net (fo=0)                   0.000    15.343    equal
    BM44                                                              r  equal (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  211.400   211.400    
                         output delay                -0.000   211.400    
  -------------------------------------------------------------------
                         required time                        211.400    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                196.057    

Slack (MET) :             196.057ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            equal
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            211.400ns  (MaxDelay Path 211.400ns)
  Data Path Delay:        15.343ns  (logic 1.566ns (10.207%)  route 13.777ns (89.793%))
  Logic Levels:           7  (CARRY8=3 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 211.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y92                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
    SLICE_X350Y92        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/Q
                         net (fo=64, estimated)       6.346     6.441    dut_inst/mux3_1_1/forwardA[1]
    SLR Crossing[0->1]   
    SLICE_X167Y519       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     6.541 f  dut_inst/mux3_1_1/out[14]/O
                         net (fo=1, estimated)        0.104     6.645    dut_inst/cp1/comparatorin1[14]
    SLICE_X167Y519       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.685 f  dut_inst/cp1/out_0_I_156/O
                         net (fo=1, estimated)        0.492     7.177    dut_inst/cp1/out_0_N_12
    SLICE_X159Y510       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     7.216 r  dut_inst/cp1/out_0_I_162/O
                         net (fo=1, routed)           0.008     7.224    dut_inst/cp1/out_0_I_162
    SLICE_X159Y510       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     7.419 r  dut_inst/cp1/out_0_I_35/CO[7]
                         net (fo=1, estimated)        0.028     7.447    dut_inst/cp1/out_0_data_tmp[7]
    SLICE_X159Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.470 r  dut_inst/cp1/out_0_I_75/CO[7]
                         net (fo=1, estimated)        0.028     7.498    dut_inst/cp1/out_0_data_tmp[15]
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     7.595 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, estimated)        6.771    14.366    equal_c
    SLR Crossing[1->0]   
    BM44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.977    15.343 r  equal_obuf/O
                         net (fo=0)                   0.000    15.343    equal
    BM44                                                              r  equal (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  211.400   211.400    
                         output delay                -0.000   211.400    
  -------------------------------------------------------------------
                         required time                        211.400    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                196.057    

Slack (MET) :             196.057ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            equal
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            211.400ns  (MaxDelay Path 211.400ns)
  Data Path Delay:        15.343ns  (logic 1.566ns (10.207%)  route 13.777ns (89.793%))
  Logic Levels:           7  (CARRY8=3 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 211.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y92                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
    SLICE_X350Y92        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/Q
                         net (fo=64, estimated)       6.346     6.441    dut_inst/mux3_1_1/forwardA[1]
    SLR Crossing[0->1]   
    SLICE_X167Y519       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     6.541 r  dut_inst/mux3_1_1/out[14]/O
                         net (fo=1, estimated)        0.104     6.645    dut_inst/cp1/comparatorin1[14]
    SLICE_X167Y519       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.685 r  dut_inst/cp1/out_0_I_156/O
                         net (fo=1, estimated)        0.492     7.177    dut_inst/cp1/out_0_N_12
    SLICE_X159Y510       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     7.216 f  dut_inst/cp1/out_0_I_162/O
                         net (fo=1, routed)           0.008     7.224    dut_inst/cp1/out_0_I_162
    SLICE_X159Y510       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     7.419 r  dut_inst/cp1/out_0_I_35/CO[7]
                         net (fo=1, estimated)        0.028     7.447    dut_inst/cp1/out_0_data_tmp[7]
    SLICE_X159Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.470 r  dut_inst/cp1/out_0_I_75/CO[7]
                         net (fo=1, estimated)        0.028     7.498    dut_inst/cp1/out_0_data_tmp[15]
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     7.595 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, estimated)        6.771    14.366    equal_c
    SLR Crossing[1->0]   
    BM44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.977    15.343 r  equal_obuf/O
                         net (fo=0)                   0.000    15.343    equal
    BM44                                                              r  equal (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  211.400   211.400    
                         output delay                -0.000   211.400    
  -------------------------------------------------------------------
                         required time                        211.400    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                196.057    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div2
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      309.603ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             309.603ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            329.600ns  (MaxDelay Path 329.600ns)
  Data Path Delay:        19.997ns  (logic 1.575ns (7.877%)  route 18.422ns (92.123%))
  Logic Levels:           9  (CARRY8=7 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 329.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y639                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/C
    SLICE_X350Y639       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/Q
                         net (fo=2, estimated)        7.612     7.708    dut_inst/adder2/PCID[12]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     7.772 r  dut_inst/adder2/out_0_axb_12/O
                         net (fo=1, estimated)        0.227     7.999    dut_inst/adder2/out_0_axb_12
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     8.194 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, estimated)        0.028     8.222    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.245 r  dut_inst/adder2/out_0_cry_20/CO[7]
                         net (fo=1, estimated)        0.028     8.273    dut_inst/adder2/out_0_cry_24
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.296 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, estimated)        0.028     8.324    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.347 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, estimated)        0.028     8.375    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.398 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     8.426    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.449 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     8.477    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     8.606 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    19.021    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    19.997 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    19.997    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  329.600   329.600    
                         output delay                -0.000   329.600    
  -------------------------------------------------------------------
                         required time                        329.600    
                         arrival time                         -19.997    
  -------------------------------------------------------------------
                         slack                                309.603    

Slack (MET) :             309.603ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            329.600ns  (MaxDelay Path 329.600ns)
  Data Path Delay:        19.997ns  (logic 1.575ns (7.877%)  route 18.422ns (92.123%))
  Logic Levels:           9  (CARRY8=7 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 329.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y639                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/C
    SLICE_X350Y639       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/Q
                         net (fo=2, estimated)        7.612     7.708    dut_inst/adder2/PCID[12]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     7.772 r  dut_inst/adder2/out_0_axb_12/O
                         net (fo=1, estimated)        0.227     7.999    dut_inst/adder2/out_0_axb_12
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     8.194 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, estimated)        0.028     8.222    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.245 r  dut_inst/adder2/out_0_cry_20/CO[7]
                         net (fo=1, estimated)        0.028     8.273    dut_inst/adder2/out_0_cry_24
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.296 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, estimated)        0.028     8.324    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.347 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, estimated)        0.028     8.375    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.398 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     8.426    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.449 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     8.477    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     8.606 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    19.021    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    19.997 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    19.997    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  329.600   329.600    
                         output delay                -0.000   329.600    
  -------------------------------------------------------------------
                         required time                        329.600    
                         arrival time                         -19.997    
  -------------------------------------------------------------------
                         slack                                309.603    

Slack (MET) :             309.603ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            329.600ns  (MaxDelay Path 329.600ns)
  Data Path Delay:        19.997ns  (logic 1.575ns (7.877%)  route 18.422ns (92.123%))
  Logic Levels:           9  (CARRY8=7 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 329.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y639                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/C
    SLICE_X350Y639       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/Q
                         net (fo=2, estimated)        7.612     7.708    dut_inst/adder2/PCID[12]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     7.772 f  dut_inst/adder2/out_0_axb_12/O
                         net (fo=1, estimated)        0.227     7.999    dut_inst/adder2/out_0_axb_12
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     8.194 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, estimated)        0.028     8.222    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.245 r  dut_inst/adder2/out_0_cry_20/CO[7]
                         net (fo=1, estimated)        0.028     8.273    dut_inst/adder2/out_0_cry_24
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.296 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, estimated)        0.028     8.324    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.347 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, estimated)        0.028     8.375    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.398 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     8.426    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.449 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     8.477    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     8.606 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    19.021    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    19.997 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    19.997    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  329.600   329.600    
                         output delay                -0.000   329.600    
  -------------------------------------------------------------------
                         required time                        329.600    
                         arrival time                         -19.997    
  -------------------------------------------------------------------
                         slack                                309.603    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div2
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      296.122ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             296.122ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            315.300ns  (MaxDelay Path 315.300ns)
  Data Path Delay:        19.178ns  (logic 1.633ns (8.516%)  route 17.545ns (91.484%))
  Logic Levels:           10  (CARRY8=8 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 315.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y736                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[2]/C
    SLICE_X350Y736       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[2]/Q
                         net (fo=2, estimated)        6.759     6.854    dut_inst/adder2/PCID[2]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     6.916 r  dut_inst/adder2/out_0_axb_2/O
                         net (fo=1, estimated)        0.175     7.091    dut_inst/adder2/out_0_axb_2
    SLICE_X2Y1016        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.324 r  dut_inst/adder2/out_0_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     7.352    dut_inst/adder2/out_0_cry_8
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.375 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, estimated)        0.028     7.403    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.426 r  dut_inst/adder2/out_0_cry_20/CO[7]
                         net (fo=1, estimated)        0.028     7.454    dut_inst/adder2/out_0_cry_24
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.477 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, estimated)        0.028     7.505    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.528 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, estimated)        0.028     7.556    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.579 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     7.607    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.630 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     7.658    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.787 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    18.202    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    19.178 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    19.178    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  315.300   315.300    
                         output delay                -0.000   315.300    
  -------------------------------------------------------------------
                         required time                        315.300    
                         arrival time                         -19.178    
  -------------------------------------------------------------------
                         slack                                296.122    

Slack (MET) :             296.122ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            315.300ns  (MaxDelay Path 315.300ns)
  Data Path Delay:        19.178ns  (logic 1.633ns (8.516%)  route 17.545ns (91.484%))
  Logic Levels:           10  (CARRY8=8 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 315.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y736                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[2]/C
    SLICE_X350Y736       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 f  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[2]/Q
                         net (fo=2, estimated)        6.759     6.854    dut_inst/adder2/PCID[2]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     6.916 r  dut_inst/adder2/out_0_axb_2/O
                         net (fo=1, estimated)        0.175     7.091    dut_inst/adder2/out_0_axb_2
    SLICE_X2Y1016        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.324 r  dut_inst/adder2/out_0_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     7.352    dut_inst/adder2/out_0_cry_8
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.375 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, estimated)        0.028     7.403    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.426 r  dut_inst/adder2/out_0_cry_20/CO[7]
                         net (fo=1, estimated)        0.028     7.454    dut_inst/adder2/out_0_cry_24
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.477 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, estimated)        0.028     7.505    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.528 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, estimated)        0.028     7.556    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.579 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     7.607    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.630 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     7.658    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.787 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    18.202    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    19.178 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    19.178    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  315.300   315.300    
                         output delay                -0.000   315.300    
  -------------------------------------------------------------------
                         required time                        315.300    
                         arrival time                         -19.178    
  -------------------------------------------------------------------
                         slack                                296.122    

Slack (MET) :             296.122ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            315.300ns  (MaxDelay Path 315.300ns)
  Data Path Delay:        19.178ns  (logic 1.633ns (8.516%)  route 17.545ns (91.484%))
  Logic Levels:           10  (CARRY8=8 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 315.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y736                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[2]/C
    SLICE_X350Y736       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[2]/Q
                         net (fo=2, estimated)        6.759     6.854    dut_inst/adder2/PCID[2]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     6.916 f  dut_inst/adder2/out_0_axb_2/O
                         net (fo=1, estimated)        0.175     7.091    dut_inst/adder2/out_0_axb_2
    SLICE_X2Y1016        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.324 r  dut_inst/adder2/out_0_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     7.352    dut_inst/adder2/out_0_cry_8
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.375 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, estimated)        0.028     7.403    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.426 r  dut_inst/adder2/out_0_cry_20/CO[7]
                         net (fo=1, estimated)        0.028     7.454    dut_inst/adder2/out_0_cry_24
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.477 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, estimated)        0.028     7.505    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.528 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, estimated)        0.028     7.556    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.579 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     7.607    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.630 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     7.658    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.787 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, estimated)       10.415    18.202    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    19.178 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    19.178    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  315.300   315.300    
                         output delay                -0.000   315.300    
  -------------------------------------------------------------------
                         required time                        315.300    
                         arrival time                         -19.178    
  -------------------------------------------------------------------
                         slack                                296.122    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      135.712ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             135.712ns  (required time - arrival time)
  Source:                 REGWRITEWB_0
                            (input port)
  Destination:            dut_inst/registers1/Registers_1_I_43/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.100ns  (MaxDelay Path 142.100ns)
  Data Path Delay:        6.196ns  (logic 0.831ns (13.419%)  route 5.365ns (86.581%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Timing Exception:       MaxDelay Path -high_priority 142.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M38                                               0.000     0.000 r  REGWRITEWB_0 (IN)
                         net (fo=0)                   0.000     0.000    REGWRITEWB_0_ibuf/I
    M38                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.793     0.793 r  REGWRITEWB_0_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.793    REGWRITEWB_0_ibuf/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.793 r  REGWRITEWB_0_ibuf/IBUFCTRL_INST/O
                         net (fo=6, estimated)        4.808     5.601    dut_inst/registers1/REGWRITEWB
    SLR Crossing[2->1]   
    SLICE_X159Y522       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     5.639 r  dut_inst/registers1/un1_RegWriteEnable/O
                         net (fo=162, estimated)      0.557     6.196    dut_inst/registers1/Registers_1_I_43/WE
    SLICE_X156Y511       RAMD32                                       r  dut_inst/registers1/Registers_1_I_43/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         max delay                  142.100   142.100    
    SLICE_X156Y511       RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.192   141.908    dut_inst/registers1/Registers_1_I_43/RAMA
  -------------------------------------------------------------------
                         required time                        141.908    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                135.712    

Slack (MET) :             135.712ns  (required time - arrival time)
  Source:                 REGWRITEWB_0
                            (input port)
  Destination:            dut_inst/registers1/Registers_1_I_43/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.100ns  (MaxDelay Path 142.100ns)
  Data Path Delay:        6.196ns  (logic 0.831ns (13.419%)  route 5.365ns (86.581%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Timing Exception:       MaxDelay Path -high_priority 142.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M38                                               0.000     0.000 r  REGWRITEWB_0 (IN)
                         net (fo=0)                   0.000     0.000    REGWRITEWB_0_ibuf/I
    M38                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.793     0.793 r  REGWRITEWB_0_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.793    REGWRITEWB_0_ibuf/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.793 r  REGWRITEWB_0_ibuf/IBUFCTRL_INST/O
                         net (fo=6, estimated)        4.808     5.601    dut_inst/registers1/REGWRITEWB
    SLR Crossing[2->1]   
    SLICE_X159Y522       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     5.639 r  dut_inst/registers1/un1_RegWriteEnable/O
                         net (fo=162, estimated)      0.557     6.196    dut_inst/registers1/Registers_1_I_43/WE
    SLICE_X156Y511       RAMD32                                       r  dut_inst/registers1/Registers_1_I_43/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         max delay                  142.100   142.100    
    SLICE_X156Y511       RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.192   141.908    dut_inst/registers1/Registers_1_I_43/RAMA
  -------------------------------------------------------------------
                         required time                        141.908    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                135.712    

Slack (MET) :             135.712ns  (required time - arrival time)
  Source:                 REGWRITEWB_0
                            (input port)
  Destination:            dut_inst/registers1/Registers_1_I_43/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.100ns  (MaxDelay Path 142.100ns)
  Data Path Delay:        6.196ns  (logic 0.831ns (13.419%)  route 5.365ns (86.581%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Timing Exception:       MaxDelay Path -high_priority 142.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M38                                               0.000     0.000 f  REGWRITEWB_0 (IN)
                         net (fo=0)                   0.000     0.000    REGWRITEWB_0_ibuf/I
    M38                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.793     0.793 f  REGWRITEWB_0_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.793    REGWRITEWB_0_ibuf/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.793 f  REGWRITEWB_0_ibuf/IBUFCTRL_INST/O
                         net (fo=6, estimated)        4.808     5.601    dut_inst/registers1/REGWRITEWB
    SLR Crossing[2->1]   
    SLICE_X159Y522       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     5.639 f  dut_inst/registers1/un1_RegWriteEnable/O
                         net (fo=162, estimated)      0.557     6.196    dut_inst/registers1/Registers_1_I_43/WE
    SLICE_X156Y511       RAMD32                                       f  dut_inst/registers1/Registers_1_I_43/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         max delay                  142.100   142.100    
    SLICE_X156Y511       RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.192   141.908    dut_inst/registers1/Registers_1_I_43/RAMA
  -------------------------------------------------------------------
                         required time                        141.908    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                135.712    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div2
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      231.838ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             231.838ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            dut_inst/idex1/func3_out[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            237.700ns  (MaxDelay Path 237.700ns)
  Data Path Delay:        5.889ns  (logic 0.096ns (1.630%)  route 5.793ns (98.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path -high_priority 237.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y739                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.data_out.data_out[0]/C
    SLICE_X356Y739       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        5.793     5.889    dut_inst/idex1/INSTRUCID[12]
    SLR Crossing[2->0]   
    SLICE_X356Y190       FDCE                                         r  dut_inst/idex1/func3_out[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  237.700   237.700    
    SLICE_X356Y190       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027   237.727    dut_inst/idex1/func3_out[0]
  -------------------------------------------------------------------
                         required time                        237.727    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                231.838    

Slack (MET) :             231.838ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            dut_inst/idex1/func3_out[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            237.700ns  (MaxDelay Path 237.700ns)
  Data Path Delay:        5.889ns  (logic 0.096ns (1.630%)  route 5.793ns (98.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path -high_priority 237.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y739                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.data_out.data_out[0]/C
    SLICE_X356Y739       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 f  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        5.793     5.889    dut_inst/idex1/INSTRUCID[12]
    SLR Crossing[2->0]   
    SLICE_X356Y190       FDCE                                         f  dut_inst/idex1/func3_out[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  237.700   237.700    
    SLICE_X356Y190       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027   237.727    dut_inst/idex1/func3_out[0]
  -------------------------------------------------------------------
                         required time                        237.727    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                231.838    

Slack (MET) :             231.838ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            dut_inst/idex1/func3_out[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            237.700ns  (MaxDelay Path 237.700ns)
  Data Path Delay:        5.889ns  (logic 0.095ns (1.613%)  route 5.794ns (98.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path -high_priority 237.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y737                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.data_out.data_out[1]/C
    SLICE_X350Y737       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.data_out.data_out[1]/Q
                         net (fo=1, estimated)        5.794     5.889    dut_inst/idex1/INSTRUCID[14]
    SLR Crossing[2->0]   
    SLICE_X356Y190       FDCE                                         r  dut_inst/idex1/func3_out[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  237.700   237.700    
    SLICE_X356Y190       FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.027   237.727    dut_inst/idex1/func3_out[2]
  -------------------------------------------------------------------
                         required time                        237.727    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                231.838    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div4
  To Clock:  hstdm_rxclk_1200_bank36_block3_div2

Setup :            0  Failing Endpoints,  Worst Slack        2.413ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.291ns (58.907%)  route 0.203ns (41.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 5.713 - 3.334 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.000ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.714ns (routing 0.001ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.890     3.804    hstdm_trainer_3/rxclkdiv4
    SLICE_X5Y1053        FDCE                                         r  hstdm_trainer_3/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1053        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.900 r  hstdm_trainer_3/bitslip_pulse[1]/Q
                         net (fo=2, estimated)        0.181     4.081    cpm_rcv_HSTDM_4_FB1_A2_C_0/bitslip_pulse_in
    SLICE_X4Y1053        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.195     4.276 r  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.022     4.298    cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X4Y1053        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.826    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.114    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     4.975    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.999 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.714     5.713    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv2
    SLICE_X4Y1053        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.006     6.719    
                         clock uncertainty           -0.035     6.684    
    SLICE_X4Y1053        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.711    cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.291ns (58.907%)  route 0.203ns (41.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 5.713 - 3.334 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.000ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.714ns (routing 0.001ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.890     3.804    hstdm_trainer_3/rxclkdiv4
    SLICE_X5Y1053        FDCE                                         r  hstdm_trainer_3/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1053        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.900 f  hstdm_trainer_3/bitslip_pulse[1]/Q
                         net (fo=2, estimated)        0.181     4.081    cpm_rcv_HSTDM_4_FB1_A2_C_0/bitslip_pulse_in
    SLICE_X4Y1053        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.195     4.276 f  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.022     4.298    cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X4Y1053        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.826    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.114    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     4.975    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.999 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.714     5.713    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv2
    SLICE_X4Y1053        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.006     6.719    
                         clock uncertainty           -0.035     6.684    
    SLICE_X4Y1053        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.711    cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/bitslip_pulse[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.161ns (41.282%)  route 0.229ns (58.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 5.709 - 3.334 ) 
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.000ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.710ns (routing 0.001ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.909     3.823    hstdm_trainer_3/rxclkdiv4
    SLICE_X6Y1053        FDCE                                         r  hstdm_trainer_3/bitslip_pulse[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1053        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.921 r  hstdm_trainer_3/bitslip_pulse[0]/Q
                         net (fo=2, estimated)        0.171     4.092    cpm_rcv_HSTDM_4_FB1_A2_C_1/bitslip_pulse_in
    SLICE_X4Y1053        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     4.155 r  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.058     4.213    cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X4Y1053        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.826    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.114    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     4.975    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.999 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.710     5.709    cpm_rcv_HSTDM_4_FB1_A2_C_1/rxclkdiv2
    SLICE_X4Y1053        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.006     6.715    
                         clock uncertainty           -0.035     6.680    
    SLICE_X4Y1053        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.707    cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.707    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  2.494    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div2
  To Clock:  hstdm_rxclk_1200_bank36_block3_div4

Setup :            0  Failing Endpoints,  Worst Slack        2.714ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns)
  Data Path Delay:        0.498ns  (logic 0.096ns (19.277%)  route 0.402ns (80.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 9.210 - 6.668 ) 
    Source Clock Delay      (SCD):    3.662ns = ( 6.996 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.001ns, distribution 0.871ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.000ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     3.869 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.919    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.919 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.922    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     3.972 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     3.978    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.700 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.713    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.503 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.096    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.124 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.872     6.996    cpm_rcv_HSTDM_4_FB1_A2_C_1/rxclkdiv2
    SLICE_X5Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1045        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     7.092 r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/Q
                         net (fo=2, estimated)        0.402     7.494    cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]
    SLICE_X8Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.768     9.210    cpm_rcv_HSTDM_4_FB1_A2_C_1/rxclkdiv4
    SLICE_X8Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/C
                         clock pessimism              1.006    10.216    
                         clock uncertainty           -0.035    10.181    
    SLICE_X8Y1043        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    10.208    cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns)
  Data Path Delay:        0.498ns  (logic 0.096ns (19.277%)  route 0.402ns (80.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 9.210 - 6.668 ) 
    Source Clock Delay      (SCD):    3.662ns = ( 6.996 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.001ns, distribution 0.871ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.000ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     3.869 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.919    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.919 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.922    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     3.972 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     3.978    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.700 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.713    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.503 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.096    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.124 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.872     6.996    cpm_rcv_HSTDM_4_FB1_A2_C_1/rxclkdiv2
    SLICE_X5Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1045        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     7.092 f  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/Q
                         net (fo=2, estimated)        0.402     7.494    cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]
    SLICE_X8Y1043        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.768     9.210    cpm_rcv_HSTDM_4_FB1_A2_C_1/rxclkdiv4
    SLICE_X8Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/C
                         clock pessimism              1.006    10.216    
                         clock uncertainty           -0.035    10.181    
    SLICE_X8Y1043        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    10.208    cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.rdatap[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns)
  Data Path Delay:        0.487ns  (logic 0.096ns (19.713%)  route 0.391ns (80.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 9.212 - 6.668 ) 
    Source Clock Delay      (SCD):    3.662ns = ( 6.996 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.001ns, distribution 0.871ns)
  Clock Net Delay (Destination): 0.770ns (routing 0.000ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     3.869 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.919    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.919 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.922    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     3.972 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     3.978    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.700 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.713    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.503 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.096    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.124 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, estimated)      0.872     6.996    cpm_rcv_HSTDM_4_FB1_A2_C_1/rxclkdiv2
    SLICE_X5Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.rdatap[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1045        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     7.092 r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.rdatap[2]/Q
                         net (fo=2, estimated)        0.391     7.483    cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.rdatap[2]
    SLICE_X8Y1042        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.770     9.212    cpm_rcv_HSTDM_4_FB1_A2_C_1/rxclkdiv4
    SLICE_X8Y1042        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/C
                         clock pessimism              1.006    10.218    
                         clock uncertainty           -0.035    10.183    
    SLICE_X8Y1042        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027    10.210    cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]
  -------------------------------------------------------------------
                         required time                         10.210    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  2.727    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div4
  To Clock:  hstdm_rxclk_1200_bank37_block4_div2

Setup :            0  Failing Endpoints,  Worst Slack        2.323ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.098ns (17.284%)  route 0.469ns (82.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 5.740 - 3.334 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.000ns, distribution 0.906ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.001ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.906     3.848    hstdm_trainer_4/rxclkdiv4
    SLICE_X4Y1126        FDRE                                         r  hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1126        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.946 r  hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, estimated)        0.469     4.415    cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_in
    SLICE_X5Y1112        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 f  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     3.812 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.852    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.852 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.854    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.879 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.882    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.136 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.142    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.525 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.003    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.027 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.713     5.740    cpm_rcv_HSTDM_4_FB1_A3_D_2/rxclkdiv2
    SLICE_X5Y1112        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_local/C
                         clock pessimism              1.006     6.746    
                         clock uncertainty           -0.035     6.711    
    SLICE_X5Y1112        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     6.738    cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.738    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.098ns (17.284%)  route 0.469ns (82.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 5.740 - 3.334 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.000ns, distribution 0.906ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.001ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.906     3.848    hstdm_trainer_4/rxclkdiv4
    SLICE_X4Y1126        FDRE                                         r  hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1126        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.946 f  hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, estimated)        0.469     4.415    cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_in
    SLICE_X5Y1112        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 f  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     3.812 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.852    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.852 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.854    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.879 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.882    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.136 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.142    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.525 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.003    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.027 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.713     5.740    cpm_rcv_HSTDM_4_FB1_A3_D_2/rxclkdiv2
    SLICE_X5Y1112        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_local/C
                         clock pessimism              1.006     6.746    
                         clock uncertainty           -0.035     6.711    
    SLICE_X5Y1112        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     6.738    cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.738    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.098ns (19.141%)  route 0.414ns (80.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 5.736 - 3.334 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.000ns, distribution 0.906ns)
  Clock Net Delay (Destination): 0.709ns (routing 0.001ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.906     3.848    hstdm_trainer_4/rxclkdiv4
    SLICE_X4Y1126        FDRE                                         r  hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1126        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.946 r  hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, estimated)        0.414     4.360    cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_in
    SLICE_X4Y1112        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 f  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     3.812 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.852    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.852 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.854    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.879 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.882    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.136 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.142    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.525 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.003    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.027 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.709     5.736    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X4Y1112        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_local/C
                         clock pessimism              1.006     6.742    
                         clock uncertainty           -0.035     6.707    
    SLICE_X4Y1112        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.734    cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.734    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                  2.374    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div2
  To Clock:  hstdm_rxclk_1200_bank37_block4_div4

Setup :            0  Failing Endpoints,  Worst Slack        2.659ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns)
  Data Path Delay:        0.552ns  (logic 0.096ns (17.391%)  route 0.456ns (82.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 9.231 - 6.668 ) 
    Source Clock Delay      (SCD):    3.684ns = ( 7.018 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.866ns (routing 0.001ns, distribution 0.865ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.000ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 r  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     3.897 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.947    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.947 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.950    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.000 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.006    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.728 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.741    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.531 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.124    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.152 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.866     7.018    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X3Y1107        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     7.114 r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/Q
                         net (fo=2, estimated)        0.456     7.570    cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]
    SLICE_X6Y1104        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.761     9.231    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv4
    SLICE_X6Y1104        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/C
                         clock pessimism              1.006    10.237    
                         clock uncertainty           -0.035    10.202    
    SLICE_X6Y1104        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    10.229    cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]
  -------------------------------------------------------------------
                         required time                         10.229    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns)
  Data Path Delay:        0.552ns  (logic 0.096ns (17.391%)  route 0.456ns (82.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 9.231 - 6.668 ) 
    Source Clock Delay      (SCD):    3.684ns = ( 7.018 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.866ns (routing 0.001ns, distribution 0.865ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.000ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 r  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     3.897 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.947    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.947 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.950    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.000 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.006    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.728 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.741    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.531 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.124    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.152 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.866     7.018    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X3Y1107        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     7.114 f  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/Q
                         net (fo=2, estimated)        0.456     7.570    cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[0]
    SLICE_X6Y1104        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.761     9.231    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv4
    SLICE_X6Y1104        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/C
                         clock pessimism              1.006    10.237    
                         clock uncertainty           -0.035    10.202    
    SLICE_X6Y1104        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    10.229    cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]
  -------------------------------------------------------------------
                         required time                         10.229    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns)
  Data Path Delay:        0.474ns  (logic 0.096ns (20.253%)  route 0.378ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 9.231 - 6.668 ) 
    Source Clock Delay      (SCD):    3.679ns = ( 7.013 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.861ns (routing 0.001ns, distribution 0.860ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.000ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 r  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     3.897 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.947    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.947 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.950    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.000 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.006    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.728 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.741    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.531 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.124    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.152 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, estimated)      0.861     7.013    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X3Y1107        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1107        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     7.109 r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/Q
                         net (fo=1, estimated)        0.378     7.487    cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]
    SLICE_X6Y1104        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.761     9.231    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv4
    SLICE_X6Y1104        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/C
                         clock pessimism              1.006    10.237    
                         clock uncertainty           -0.035    10.202    
    SLICE_X6Y1104        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027    10.229    cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]
  -------------------------------------------------------------------
                         required time                         10.229    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  2.742    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div4
  To Clock:  hstdm_rxclk_1200_bank38_block5_div2

Setup :            0  Failing Endpoints,  Worst Slack        2.416ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.291ns (58.907%)  route 0.203ns (41.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 5.748 - 3.334 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.000ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.717ns (routing 0.001ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.890     3.836    hstdm_trainer_5/rxclkdiv4
    SLICE_X4Y1173        FDCE                                         r  hstdm_trainer_5/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1173        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.932 r  hstdm_trainer_5/bitslip_pulse[1]/Q
                         net (fo=2, estimated)        0.181     4.113    cpm_rcv_HSTDM_4_FB1_A4_C_0/bitslip_pulse_in
    SLICE_X4Y1175        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.195     4.308 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.022     4.330    cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X4Y1175        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 f  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     3.816 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.856    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.856 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.858    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.883 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.886    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.140 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.146    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.529 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.007    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.031 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.717     5.748    cpm_rcv_HSTDM_4_FB1_A4_C_0/rxclkdiv2
    SLICE_X4Y1175        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.006     6.754    
                         clock uncertainty           -0.035     6.719    
    SLICE_X4Y1175        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.746    cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.746    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.291ns (58.907%)  route 0.203ns (41.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 5.748 - 3.334 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.000ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.717ns (routing 0.001ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.890     3.836    hstdm_trainer_5/rxclkdiv4
    SLICE_X4Y1173        FDCE                                         r  hstdm_trainer_5/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1173        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.932 f  hstdm_trainer_5/bitslip_pulse[1]/Q
                         net (fo=2, estimated)        0.181     4.113    cpm_rcv_HSTDM_4_FB1_A4_C_0/bitslip_pulse_in
    SLICE_X4Y1175        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.195     4.308 f  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.022     4.330    cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X4Y1175        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 f  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     3.816 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.856    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.856 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.858    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.883 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.886    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.140 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.146    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.529 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.007    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.031 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.717     5.748    cpm_rcv_HSTDM_4_FB1_A4_C_0/rxclkdiv2
    SLICE_X4Y1175        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.006     6.754    
                         clock uncertainty           -0.035     6.719    
    SLICE_X4Y1175        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.746    cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.746    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/bitslip_pulse[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.159ns (33.194%)  route 0.320ns (66.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 5.734 - 3.334 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.891ns (routing 0.000ns, distribution 0.891ns)
  Clock Net Delay (Destination): 0.703ns (routing 0.001ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.891     3.837    hstdm_trainer_5/rxclkdiv4
    SLICE_X5Y1169        FDCE                                         r  hstdm_trainer_5/bitslip_pulse[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1169        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.933 r  hstdm_trainer_5/bitslip_pulse[2]/Q
                         net (fo=2, estimated)        0.262     4.195    cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_pulse_in
    SLICE_X3Y1170        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     4.258 r  cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.058     4.316    cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X3Y1170        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 f  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     3.816 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.856    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.856 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.858    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.883 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.886    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.140 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.146    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.529 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.007    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.031 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.703     5.734    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv2
    SLICE_X3Y1170        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.006     6.740    
                         clock uncertainty           -0.035     6.705    
    SLICE_X3Y1170        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.732    cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.732    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  2.416    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div2
  To Clock:  hstdm_rxclk_1200_bank38_block5_div4

Setup :            0  Failing Endpoints,  Worst Slack        2.735ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns)
  Data Path Delay:        0.460ns  (logic 0.097ns (21.087%)  route 0.363ns (78.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 9.221 - 6.668 ) 
    Source Clock Delay      (SCD):    3.690ns = ( 7.024 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.868ns (routing 0.001ns, distribution 0.867ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.000ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 r  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     3.901 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.951    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.954    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.004 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.010    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.732 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.745    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.535 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.128    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.156 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.868     7.024    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X4Y1178        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1178        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     7.121 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/Q
                         net (fo=1, estimated)        0.363     7.484    cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]
    SLICE_X3Y1181        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.747     9.221    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv4
    SLICE_X3Y1181        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/C
                         clock pessimism              1.006    10.227    
                         clock uncertainty           -0.035    10.192    
    SLICE_X3Y1181        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    10.219    cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns)
  Data Path Delay:        0.460ns  (logic 0.097ns (21.087%)  route 0.363ns (78.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 9.221 - 6.668 ) 
    Source Clock Delay      (SCD):    3.690ns = ( 7.024 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.868ns (routing 0.001ns, distribution 0.867ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.000ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 r  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     3.901 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.951    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.954    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.004 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.010    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.732 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.745    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.535 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.128    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.156 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.868     7.024    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X4Y1178        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1178        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     7.121 f  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/Q
                         net (fo=1, estimated)        0.363     7.484    cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]
    SLICE_X3Y1181        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.747     9.221    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv4
    SLICE_X3Y1181        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/C
                         clock pessimism              1.006    10.227    
                         clock uncertainty           -0.035    10.192    
    SLICE_X3Y1181        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    10.219    cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns)
  Data Path Delay:        0.457ns  (logic 0.096ns (21.007%)  route 0.361ns (78.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 9.238 - 6.668 ) 
    Source Clock Delay      (SCD):    3.690ns = ( 7.024 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.868ns (routing 0.001ns, distribution 0.867ns)
  Clock Net Delay (Destination): 0.764ns (routing 0.000ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 r  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     3.901 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.951    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.954    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.004 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.010    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.732 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.745    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.535 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.128    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.156 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, estimated)      0.868     7.024    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X4Y1178        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1178        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     7.120 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/Q
                         net (fo=1, estimated)        0.361     7.481    cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]
    SLICE_X6Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.764     9.238    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv4
    SLICE_X6Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/C
                         clock pessimism              1.006    10.244    
                         clock uncertainty           -0.035    10.209    
    SLICE_X6Y1182        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    10.236    cpm_rcv_HSTDM_4_FB1_A4_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  2.755    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div4
  To Clock:  hstdm_rxclk_1200_bank60_block7_div2

Setup :            0  Failing Endpoints,  Worst Slack        2.446ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/bitslip_reset[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_local/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.097ns (21.225%)  route 0.360ns (78.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns = ( 5.780 - 3.334 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    1.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.000ns, distribution 0.893ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.001ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.893     3.876    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y91        FDCE                                         r  hstdm_trainer_7/bitslip_reset[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y91        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.973 r  hstdm_trainer_7/bitslip_reset[0]/Q
                         net (fo=1, estimated)        0.360     4.333    cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_in
    SLICE_X353Y92        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 f  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     3.852 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.892    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.892 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.894    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.919 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.922    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.176 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.182    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.565 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.043    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.067 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.713     5.780    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y92        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_local/C
                         clock pessimism              1.007     6.787    
                         clock uncertainty           -0.035     6.752    
    SLICE_X353Y92        FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.027     6.779    cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_local
  -------------------------------------------------------------------
                         required time                          6.779    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/bitslip_reset[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_local/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.097ns (21.225%)  route 0.360ns (78.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns = ( 5.780 - 3.334 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    1.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.000ns, distribution 0.893ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.001ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.893     3.876    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y91        FDCE                                         r  hstdm_trainer_7/bitslip_reset[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y91        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.973 f  hstdm_trainer_7/bitslip_reset[0]/Q
                         net (fo=1, estimated)        0.360     4.333    cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_in
    SLICE_X353Y92        FDSE                                         f  cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 f  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     3.852 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.892    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.892 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.894    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.919 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.922    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.176 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.182    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.565 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.043    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.067 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.713     5.780    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y92        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_local/C
                         clock pessimism              1.007     6.787    
                         clock uncertainty           -0.035     6.752    
    SLICE_X353Y92        FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.027     6.779    cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_local
  -------------------------------------------------------------------
                         required time                          6.779    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/bitslip_pulse[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.162ns (36.487%)  route 0.282ns (63.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.440ns = ( 5.774 - 3.334 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    1.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.000ns, distribution 0.893ns)
  Clock Net Delay (Destination): 0.707ns (routing 0.001ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.893     3.876    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y91        FDCE                                         r  hstdm_trainer_7/bitslip_pulse[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y91        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.974 r  hstdm_trainer_7/bitslip_pulse[0]/Q
                         net (fo=2, estimated)        0.224     4.198    cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_pulse_in
    SLICE_X353Y91        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     4.262 r  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.058     4.320    cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X353Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 f  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     3.852 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.892    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.892 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.894    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.919 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.922    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.176 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.182    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.565 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.043    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.067 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.707     5.774    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.007     6.781    
                         clock uncertainty           -0.035     6.746    
    SLICE_X353Y91        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.773    cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  2.453    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div2
  To Clock:  hstdm_rxclk_1200_bank60_block7_div4

Setup :            0  Failing Endpoints,  Worst Slack        2.737ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.rdatap[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns)
  Data Path Delay:        0.473ns  (logic 0.097ns (20.507%)  route 0.376ns (79.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 9.265 - 6.668 ) 
    Source Clock Delay      (SCD):    3.720ns = ( 7.054 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.861ns (routing 0.001ns, distribution 0.860ns)
  Clock Net Delay (Destination): 0.755ns (routing 0.000ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 r  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     3.938 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.988    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.988 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.991    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.041 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.047    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.769 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.782    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.572 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.165    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.193 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.861     7.054    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X354Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.rdatap[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     7.151 r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.rdatap[2]/Q
                         net (fo=2, estimated)        0.376     7.527    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.rdatap[2]
    SLICE_X355Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.755     9.265    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv4
    SLICE_X355Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/C
                         clock pessimism              1.007    10.272    
                         clock uncertainty           -0.035    10.237    
    SLICE_X355Y88        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027    10.264    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.rdatap[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns)
  Data Path Delay:        0.473ns  (logic 0.097ns (20.507%)  route 0.376ns (79.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 9.265 - 6.668 ) 
    Source Clock Delay      (SCD):    3.720ns = ( 7.054 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.861ns (routing 0.001ns, distribution 0.860ns)
  Clock Net Delay (Destination): 0.755ns (routing 0.000ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 r  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     3.938 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.988    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.988 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.991    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.041 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.047    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.769 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.782    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.572 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.165    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.193 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.861     7.054    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X354Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.rdatap[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     7.151 f  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.rdatap[2]/Q
                         net (fo=2, estimated)        0.376     7.527    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.rdatap[2]
    SLICE_X355Y88        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.755     9.265    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv4
    SLICE_X355Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/C
                         clock pessimism              1.007    10.272    
                         clock uncertainty           -0.035    10.237    
    SLICE_X355Y88        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027    10.264    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns)
  Data Path Delay:        0.431ns  (logic 0.096ns (22.274%)  route 0.335ns (77.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 9.265 - 6.668 ) 
    Source Clock Delay      (SCD):    3.715ns = ( 7.049 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.856ns (routing 0.001ns, distribution 0.855ns)
  Clock Net Delay (Destination): 0.755ns (routing 0.000ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 r  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     3.938 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.988    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.988 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.991    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.041 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.047    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.769 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.782    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.572 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.165    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.193 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, estimated)      0.856     7.049    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X354Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y91        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     7.145 r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/Q
                         net (fo=1, estimated)        0.335     7.480    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]
    SLICE_X355Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.755     9.265    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv4
    SLICE_X355Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/C
                         clock pessimism              1.007    10.272    
                         clock uncertainty           -0.035    10.237    
    SLICE_X355Y88        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    10.264    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  2.784    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div4
  To Clock:  hstdm_rxclk_1200_bank69_block1_div2

Setup :            0  Failing Endpoints,  Worst Slack        2.393ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/bitslip_pulse[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.292ns (57.594%)  route 0.215ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 5.942 - 3.334 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.000ns, distribution 0.906ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.001ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.906     4.087    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y642       FDCE                                         r  hstdm_trainer_1/bitslip_pulse[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y642       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.184 r  hstdm_trainer_1/bitslip_pulse[0]/Q
                         net (fo=2, estimated)        0.193     4.377    cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_pulse_in
    SLICE_X353Y640       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.195     4.572 r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.022     4.594    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X353Y640       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     4.001 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     4.041    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.041 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     4.041    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     4.064 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     4.067    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.309 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.315    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.717 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.195    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.219 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.723     5.942    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y640       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.053     6.995    
                         clock uncertainty           -0.035     6.960    
    SLICE_X353Y640       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.987    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -4.594    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/bitslip_pulse[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.292ns (57.594%)  route 0.215ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 5.942 - 3.334 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.000ns, distribution 0.906ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.001ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.906     4.087    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y642       FDCE                                         r  hstdm_trainer_1/bitslip_pulse[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y642       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.184 f  hstdm_trainer_1/bitslip_pulse[0]/Q
                         net (fo=2, estimated)        0.193     4.377    cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_pulse_in
    SLICE_X353Y640       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.195     4.572 f  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.022     4.594    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X353Y640       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     4.001 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     4.041    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.041 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     4.041    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     4.064 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     4.067    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.309 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.315    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.717 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.195    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.219 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.723     5.942    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y640       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.053     6.995    
                         clock uncertainty           -0.035     6.960    
    SLICE_X353Y640       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.987    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -4.594    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.159ns (34.716%)  route 0.299ns (65.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 5.937 - 3.334 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.000ns, distribution 0.906ns)
  Clock Net Delay (Destination): 0.718ns (routing 0.001ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.906     4.087    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y642       FDCE                                         r  hstdm_trainer_1/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y642       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.183 r  hstdm_trainer_1/bitslip_pulse[1]/Q
                         net (fo=2, estimated)        0.240     4.423    cpm_rcv_HSTDM_4_FB1_AI1_P_18/bitslip_pulse_in
    SLICE_X354Y639       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     4.486 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.059     4.545    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X354Y639       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     4.001 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     4.041    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.041 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     4.041    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     4.064 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     4.067    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.309 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.315    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.717 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.195    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.219 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.718     5.937    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X354Y639       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.053     6.990    
                         clock uncertainty           -0.035     6.955    
    SLICE_X354Y639       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.982    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.982    
                         arrival time                          -4.545    
  -------------------------------------------------------------------
                         slack                                  2.437    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div2
  To Clock:  hstdm_rxclk_1200_bank69_block1_div4

Setup :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.rdatap[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns)
  Data Path Delay:        0.345ns  (logic 0.097ns (28.116%)  route 0.248ns (71.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 9.407 - 6.668 ) 
    Source Clock Delay      (SCD):    3.923ns = ( 7.257 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.866ns (routing 0.001ns, distribution 0.865ns)
  Clock Net Delay (Destination): 0.745ns (routing 0.000ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     4.090 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     4.140    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.140 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     4.142    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     4.191 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.197    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     4.924 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.937    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     5.770 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.363    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.391 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.866     7.257    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.rdatap[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y634       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     7.354 r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.rdatap[1]/Q
                         net (fo=2, estimated)        0.248     7.602    cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.rdatap[1]
    SLICE_X353Y635       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.745     9.407    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv4
    SLICE_X353Y635       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/C
                         clock pessimism              1.053    10.460    
                         clock uncertainty           -0.035    10.425    
    SLICE_X353Y635       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.452    cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]
  -------------------------------------------------------------------
                         required time                         10.452    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.rdatap[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns)
  Data Path Delay:        0.345ns  (logic 0.097ns (28.116%)  route 0.248ns (71.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 9.407 - 6.668 ) 
    Source Clock Delay      (SCD):    3.923ns = ( 7.257 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.866ns (routing 0.001ns, distribution 0.865ns)
  Clock Net Delay (Destination): 0.745ns (routing 0.000ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     4.090 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     4.140    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.140 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     4.142    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     4.191 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.197    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     4.924 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.937    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     5.770 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.363    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.391 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.866     7.257    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.rdatap[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y634       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     7.354 f  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.rdatap[1]/Q
                         net (fo=2, estimated)        0.248     7.602    cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.rdatap[1]
    SLICE_X353Y635       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.745     9.407    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv4
    SLICE_X353Y635       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]/C
                         clock pessimism              1.053    10.460    
                         clock uncertainty           -0.035    10.425    
    SLICE_X353Y635       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.452    cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[1]
  -------------------------------------------------------------------
                         required time                         10.452    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            hstdm_trainer_1/channel_rdy_local[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns)
  Data Path Delay:        0.348ns  (logic 0.096ns (27.586%)  route 0.252ns (72.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 9.412 - 6.668 ) 
    Source Clock Delay      (SCD):    3.924ns = ( 7.258 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.867ns (routing 0.001ns, distribution 0.866ns)
  Clock Net Delay (Destination): 0.750ns (routing 0.000ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     4.090 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     4.140    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.140 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     4.142    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     4.191 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.197    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     4.924 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.937    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     5.770 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.363    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.391 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, estimated)      0.867     7.258    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X352Y641       FDCE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y641       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     7.354 r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.set_fifo.rd_en/Q
                         net (fo=2, estimated)        0.252     7.606    hstdm_trainer_1/channel_rdy_in[0]
    SLICE_X352Y644       FDRE                                         r  hstdm_trainer_1/channel_rdy_local[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.750     9.412    hstdm_trainer_1/rxclkdiv4
    SLICE_X352Y644       FDRE                                         r  hstdm_trainer_1/channel_rdy_local[0]/C
                         clock pessimism              1.053    10.465    
                         clock uncertainty           -0.035    10.430    
    SLICE_X352Y644       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.457    hstdm_trainer_1/channel_rdy_local[0]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  2.851    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div4
  To Clock:  hstdm_rxclk_1200_bank71_block2_div2

Setup :            0  Failing Endpoints,  Worst Slack        2.458ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/bitslip_pulse[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.291ns (65.393%)  route 0.154ns (34.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 5.857 - 3.334 ) 
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.000ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.728ns (routing 0.001ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.908     3.997    hstdm_trainer_2/rxclkdiv4
    SLICE_X354Y736       FDCE                                         r  hstdm_trainer_2/bitslip_pulse[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y736       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     4.093 r  hstdm_trainer_2/bitslip_pulse[2]/Q
                         net (fo=2, estimated)        0.132     4.225    cpm_rcv_HSTDM_4_FB1_BI3_N_7/bitslip_pulse_in
    SLICE_X352Y736       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.195     4.420 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.022     4.442    cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X352Y736       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     3.911 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.951    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     3.951    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     3.974 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.977    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.219 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.225    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.627 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.105    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.129 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.728     5.857    cpm_rcv_HSTDM_4_FB1_BI3_N_7/rxclkdiv2
    SLICE_X352Y736       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.052     6.908    
                         clock uncertainty           -0.035     6.873    
    SLICE_X352Y736       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.900    cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/bitslip_pulse[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.291ns (65.393%)  route 0.154ns (34.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 5.857 - 3.334 ) 
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.000ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.728ns (routing 0.001ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.908     3.997    hstdm_trainer_2/rxclkdiv4
    SLICE_X354Y736       FDCE                                         r  hstdm_trainer_2/bitslip_pulse[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y736       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     4.093 f  hstdm_trainer_2/bitslip_pulse[2]/Q
                         net (fo=2, estimated)        0.132     4.225    cpm_rcv_HSTDM_4_FB1_BI3_N_7/bitslip_pulse_in
    SLICE_X352Y736       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.195     4.420 f  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.022     4.442    cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X352Y736       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     3.911 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.951    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     3.951    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     3.974 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.977    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.219 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.225    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.627 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.105    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.129 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.728     5.857    cpm_rcv_HSTDM_4_FB1_BI3_N_7/rxclkdiv2
    SLICE_X352Y736       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.052     6.908    
                         clock uncertainty           -0.035     6.873    
    SLICE_X352Y736       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.900    cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/bitslip_pulse[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.159ns (37.150%)  route 0.269ns (62.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 5.853 - 3.334 ) 
    Source Clock Delay      (SCD):    4.001ns
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.912ns (routing 0.000ns, distribution 0.912ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.001ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.912     4.001    hstdm_trainer_2/rxclkdiv4
    SLICE_X353Y737       FDCE                                         r  hstdm_trainer_2/bitslip_pulse[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y737       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.097 r  hstdm_trainer_2/bitslip_pulse[3]/Q
                         net (fo=2, estimated)        0.211     4.308    cpm_rcv_HSTDM_4_FB1_BI3_P_7/bitslip_pulse_in
    SLICE_X352Y736       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     4.371 r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.058     4.429    cpm_rcv_HSTDM_4_FB1_BI3_P_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X352Y736       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     3.911 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.951    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     3.951    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     3.974 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.977    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.219 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.225    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.627 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     5.105    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.129 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.724     5.853    cpm_rcv_HSTDM_4_FB1_BI3_P_7/rxclkdiv2
    SLICE_X352Y736       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.052     6.904    
                         clock uncertainty           -0.035     6.869    
    SLICE_X352Y736       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.896    cpm_rcv_HSTDM_4_FB1_BI3_P_7/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                  2.467    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div2
  To Clock:  hstdm_rxclk_1200_bank71_block2_div4

Setup :            0  Failing Endpoints,  Worst Slack        2.756ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns)
  Data Path Delay:        0.453ns  (logic 0.096ns (21.192%)  route 0.357ns (78.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 9.343 - 6.668 ) 
    Source Clock Delay      (SCD):    3.843ns = ( 7.177 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.001ns, distribution 0.877ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.000ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     3.998 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     4.048    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.048 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     4.050    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     4.099 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.105    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     4.832 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.845    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     5.678 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.271    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.299 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.878     7.177    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rxclkdiv2
    SLICE_X356Y743       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y743       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     7.273 r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.rdatap[0]/Q
                         net (fo=2, estimated)        0.357     7.630    cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.rdatap[0]
    SLICE_X359Y740       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.771     9.343    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rxclkdiv4
    SLICE_X359Y740       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/C
                         clock pessimism              1.052    10.394    
                         clock uncertainty           -0.035    10.359    
    SLICE_X359Y740       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027    10.386    cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]
  -------------------------------------------------------------------
                         required time                         10.386    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns)
  Data Path Delay:        0.453ns  (logic 0.096ns (21.192%)  route 0.357ns (78.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 9.343 - 6.668 ) 
    Source Clock Delay      (SCD):    3.843ns = ( 7.177 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.001ns, distribution 0.877ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.000ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     3.998 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     4.048    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.048 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     4.050    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     4.099 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.105    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     4.832 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.845    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     5.678 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.271    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.299 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.878     7.177    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rxclkdiv2
    SLICE_X356Y743       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y743       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     7.273 f  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.rdatap[0]/Q
                         net (fo=2, estimated)        0.357     7.630    cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.rdatap[0]
    SLICE_X359Y740       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.771     9.343    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rxclkdiv4
    SLICE_X359Y740       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/C
                         clock pessimism              1.052    10.394    
                         clock uncertainty           -0.035    10.359    
    SLICE_X359Y740       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027    10.386    cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]
  -------------------------------------------------------------------
                         required time                         10.386    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            hstdm_trainer_2/channel_rdy_local[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns)
  Data Path Delay:        0.444ns  (logic 0.096ns (21.622%)  route 0.348ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 9.332 - 6.668 ) 
    Source Clock Delay      (SCD):    3.840ns = ( 7.174 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.875ns (routing 0.001ns, distribution 0.874ns)
  Clock Net Delay (Destination): 0.760ns (routing 0.000ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     3.998 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     4.048    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.048 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     4.050    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     4.099 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     4.105    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     4.832 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.845    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     5.678 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.271    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.299 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, estimated)      0.875     7.174    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rxclkdiv2
    SLICE_X353Y739       FDCE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y739       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     7.270 r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.set_fifo.rd_en/Q
                         net (fo=2, estimated)        0.348     7.618    hstdm_trainer_2/channel_rdy_in[1]
    SLICE_X354Y735       FDRE                                         r  hstdm_trainer_2/channel_rdy_local[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.760     9.332    hstdm_trainer_2/rxclkdiv4
    SLICE_X354Y735       FDRE                                         r  hstdm_trainer_2/channel_rdy_local[1]/C
                         clock pessimism              1.052    10.383    
                         clock uncertainty           -0.035    10.348    
    SLICE_X354Y735       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.375    hstdm_trainer_2/channel_rdy_local[1]
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  2.757    





---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  ref_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.018ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.524ns (84.953%)  route 0.270ns (15.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.354ns (routing 0.997ns, distribution 2.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.354     0.585    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.442     1.027 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, estimated)        0.270     1.297    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.082     2.380 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     2.380    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.524ns (84.953%)  route 0.270ns (15.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.354ns (routing 0.997ns, distribution 2.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.354     0.585    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.442     1.027 f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, estimated)        0.270     1.297    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.082     2.380 f  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     2.380    AFPGA_GLNK_OUT
    BY35                                                              f  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Fast Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.953ns (84.867%)  route 0.170ns (15.133%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        0.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.957ns (routing 0.573ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     1.957    -0.991    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.245    -0.746 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, estimated)        0.170    -0.576    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.708     0.133 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     0.133    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  7.265    





---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.707ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.481ns (70.101%)  route 0.205ns (29.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 8.755 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.666ns (routing 0.512ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.481     3.631 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.631 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.205     3.836    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142    10.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052    10.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    10.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000    11.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341     6.926 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.146     7.072    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.089 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     1.666     8.755    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     8.755    
                         clock uncertainty           -0.172     8.583    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.041     8.542    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.481ns (70.101%)  route 0.205ns (29.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 8.755 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.666ns (routing 0.512ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 f  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.481     3.631 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.631 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.205     3.836    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142    10.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052    10.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    10.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.000    11.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341     6.926 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.146     7.072    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.089 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     1.666     8.755    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     8.755    
                         clock uncertainty           -0.172     8.583    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.041     8.542    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.688ns (67.440%)  route 0.332ns (32.560%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.063ns = ( 10.063 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.915ns (routing 0.908ns, distribution 2.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.688     3.838 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.838    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.838 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.332     4.170    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     6.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     7.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.148 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     2.915    10.063    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000    10.063    
                         clock uncertainty           -0.172     9.891    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.113     9.778    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                  5.609    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV

Setup :            0  Failing Endpoints,  Worst Slack        5.910ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.FF.data_in[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.bitslice_tx_data/D[2]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.097ns (15.850%)  route 0.515ns (84.150%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.706ns = ( 4.040 - 3.333 ) 
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.862ns (routing 0.000ns, distribution 0.862ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.862     0.907    cpm_snd_HSTDM_4_FB1_B2_D_7/txclkdiv2
    SLICE_X349Y65        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.FF.data_in[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y65        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.004 r  cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.FF.data_in[2]/Q
                         net (fo=1, estimated)        0.515     1.519    cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.FF.data_in[2]
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.bitslice_tx_data/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     8.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     3.562 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.791    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.815 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     2.945     6.760    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.004 f  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, estimated)        0.105     7.109    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[25])
                                                      0.264     7.373 f  hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25]
                         net (fo=1, estimated)        0.000     7.373    cpm_snd_HSTDM_4_FB1_B2_D_7/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.414     7.787    
                         clock uncertainty           -0.178     7.609    
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[2])
                                                     -0.180     7.429    cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                          -1.519    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.FF.data_in[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.bitslice_tx_data/D[2]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.097ns (15.850%)  route 0.515ns (84.150%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.706ns = ( 4.040 - 3.333 ) 
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.862ns (routing 0.000ns, distribution 0.862ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.862     0.907    cpm_snd_HSTDM_4_FB1_B2_D_7/txclkdiv2
    SLICE_X349Y65        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.FF.data_in[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y65        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.004 f  cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.FF.data_in[2]/Q
                         net (fo=1, estimated)        0.515     1.519    cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.FF.data_in[2]
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.bitslice_tx_data/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     8.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     3.562 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.791    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.815 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     2.945     6.760    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.004 f  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, estimated)        0.105     7.109    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[25])
                                                      0.264     7.373 f  hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25]
                         net (fo=1, estimated)        0.000     7.373    cpm_snd_HSTDM_4_FB1_B2_D_7/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.414     7.787    
                         clock uncertainty           -0.178     7.609    
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[2])
                                                     -0.180     7.429    cpm_snd_HSTDM_4_FB1_B2_D_7/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                          -1.519    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_5/tx_core.FF.data_in[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_5/tx_core.bitslice_tx_data/D[2]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.097ns (15.850%)  route 0.515ns (84.150%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.707ns = ( 4.041 - 3.333 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.855ns (routing 0.000ns, distribution 0.855ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, estimated)     0.855     0.900    cpm_snd_HSTDM_4_FB1_B2_A_5/txclkdiv2
    SLICE_X349Y110       FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_5/tx_core.FF.data_in[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y110       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.997 r  cpm_snd_HSTDM_4_FB1_B2_A_5/tx_core.FF.data_in[2]/Q
                         net (fo=1, estimated)        0.515     1.512    cpm_snd_HSTDM_4_FB1_B2_A_5/tx_core.FF.data_in[2]
    BITSLICE_RX_TX_X1Y96 RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_B2_A_5/tx_core.bitslice_tx_data/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 r  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715     8.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     3.562 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.791    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.815 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, estimated)     2.945     6.760    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.004 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, estimated)        0.106     7.110    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[25])
                                                      0.264     7.374 f  hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25]
                         net (fo=1, estimated)        0.000     7.374    cpm_snd_HSTDM_4_FB1_B2_A_5/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y96 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_A_5/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.414     7.788    
                         clock uncertainty           -0.178     7.610    
    BITSLICE_RX_TX_X1Y96 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[2])
                                                     -0.180     7.430    cpm_snd_HSTDM_4_FB1_B2_A_5/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                          -1.512    
  -------------------------------------------------------------------
                         slack                                  5.918    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  hstdm_txclkdiv2_local

Setup :            0  Failing Endpoints,  Worst Slack       60.640ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.640ns  (required time - arrival time)
  Source:                 dut_inst/idex1/regrs2_out[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.000ns  (MaxDelay Path 67.000ns)
  Data Path Delay:        6.387ns  (logic 0.274ns (4.290%)  route 6.113ns (95.710%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 67.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y433                                    0.000     0.000 r  dut_inst/idex1/regrs2_out[0]/C
    SLICE_X194Y433       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dut_inst/idex1/regrs2_out[0]/Q
                         net (fo=1, estimated)        5.463     5.562    cpm_snd_HSTDM_4_FB1_B2_D_3/data_in[1]
    SLR Crossing[1->0]   
    SLICE_X353Y70        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     5.698 r  cpm_snd_HSTDM_4_FB1_B2_D_3/un3_data_in_mux[1]/O
                         net (fo=1, estimated)        0.241     5.939    cpm_snd_HSTDM_4_FB1_B2_D_3/data_in_mux[1]
    SLICE_X353Y70        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     5.978 r  cpm_snd_HSTDM_4_FB1_B2_D_3/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, estimated)        0.409     6.387    cpm_snd_HSTDM_4_FB1_B2_D_3/data_to_serdes[1]
    SLICE_X349Y70        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   67.000    67.000    
    SLICE_X349Y70        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    67.027    cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                         67.027    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                 60.640    

Slack (MET) :             60.640ns  (required time - arrival time)
  Source:                 dut_inst/idex1/regrs2_out[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.000ns  (MaxDelay Path 67.000ns)
  Data Path Delay:        6.387ns  (logic 0.274ns (4.290%)  route 6.113ns (95.710%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 67.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y433                                    0.000     0.000 r  dut_inst/idex1/regrs2_out[0]/C
    SLICE_X194Y433       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.099 f  dut_inst/idex1/regrs2_out[0]/Q
                         net (fo=1, estimated)        5.463     5.562    cpm_snd_HSTDM_4_FB1_B2_D_3/data_in[1]
    SLR Crossing[1->0]   
    SLICE_X353Y70        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     5.698 f  cpm_snd_HSTDM_4_FB1_B2_D_3/un3_data_in_mux[1]/O
                         net (fo=1, estimated)        0.241     5.939    cpm_snd_HSTDM_4_FB1_B2_D_3/data_in_mux[1]
    SLICE_X353Y70        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     5.978 f  cpm_snd_HSTDM_4_FB1_B2_D_3/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, estimated)        0.409     6.387    cpm_snd_HSTDM_4_FB1_B2_D_3/data_to_serdes[1]
    SLICE_X349Y70        FDRE                                         f  cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   67.000    67.000    
    SLICE_X349Y70        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    67.027    cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                         67.027    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                 60.640    

Slack (MET) :             60.731ns  (required time - arrival time)
  Source:                 dut_inst/idex1/regrs1_out[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_C_0/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.000ns  (MaxDelay Path 67.000ns)
  Data Path Delay:        6.296ns  (logic 0.273ns (4.336%)  route 6.023ns (95.664%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 67.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y433                                    0.000     0.000 r  dut_inst/idex1/regrs1_out[3]/C
    SLICE_X194Y433       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dut_inst/idex1/regrs1_out[3]/Q
                         net (fo=1, estimated)        5.271     5.370    cpm_snd_HSTDM_4_FB1_B2_C_0/data_in[3]
    SLR Crossing[1->0]   
    SLICE_X357Y86        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     5.506 r  cpm_snd_HSTDM_4_FB1_B2_C_0/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.257     5.763    cpm_snd_HSTDM_4_FB1_B2_C_0/data_in_mux[3]
    SLICE_X357Y86        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     5.801 r  cpm_snd_HSTDM_4_FB1_B2_C_0/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.495     6.296    cpm_snd_HSTDM_4_FB1_B2_C_0/data_to_serdes[3]
    SLICE_X349Y86        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_C_0/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   67.000    67.000    
    SLICE_X349Y86        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    67.027    cpm_snd_HSTDM_4_FB1_B2_C_0/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                         67.027    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                 60.731    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      491.950ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             491.950ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/idex1/readdata1_out[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@500.000ns - clk rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 0.096ns (1.282%)  route 7.395ns (98.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 504.823 - 500.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.345ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.823ns
    Common Clock Delay      (CCD):    2.525ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.012ns (routing 1.607ns, distribution 2.405ns)
  Clock Net Delay (Destination): 3.762ns (routing 1.464ns, distribution 2.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.334     1.173    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.201 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      4.012     5.213    dut_inst/clk
    SLICE_X340Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y655       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     5.309 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=210, estimated)      7.395    12.704    dut_inst/idex1/rst_n_0_i
    SLR Crossing[2->0]   
    SLICE_X230Y61        FDCE                                         f  dut_inst/idex1/readdata1_out[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702   500.702 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040   500.742    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.742 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295   501.037    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   501.061 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      3.762   504.823    dut_inst/idex1/clk
    SLR Crossing[2->0]   
    SLICE_X230Y61        FDCE                                         r  dut_inst/idex1/readdata1_out[24]/C
                         clock pessimism              0.284   505.106    
                         inter-SLR compensation      -0.345   504.762    
                         clock uncertainty           -0.035   504.726    
    SLICE_X230Y61        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072   504.654    dut_inst/idex1/readdata1_out[24]
  -------------------------------------------------------------------
                         required time                        504.654    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                491.950    

Slack (MET) :             491.961ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/idex1/readdata1_out[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@500.000ns - clk rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 0.096ns (1.284%)  route 7.380ns (98.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 504.818 - 500.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.344ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.818ns
    Common Clock Delay      (CCD):    2.525ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.012ns (routing 1.607ns, distribution 2.405ns)
  Clock Net Delay (Destination): 3.757ns (routing 1.464ns, distribution 2.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.334     1.173    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.201 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      4.012     5.213    dut_inst/clk
    SLICE_X340Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y655       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     5.309 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=210, estimated)      7.380    12.689    dut_inst/idex1/rst_n_0_i
    SLR Crossing[2->0]   
    SLICE_X231Y61        FDCE                                         f  dut_inst/idex1/readdata1_out[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702   500.702 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040   500.742    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.742 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295   501.037    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   501.061 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      3.757   504.818    dut_inst/idex1/clk
    SLR Crossing[2->0]   
    SLICE_X231Y61        FDCE                                         r  dut_inst/idex1/readdata1_out[23]/C
                         clock pessimism              0.284   505.101    
                         inter-SLR compensation      -0.344   504.757    
                         clock uncertainty           -0.035   504.722    
    SLICE_X231Y61        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072   504.650    dut_inst/idex1/readdata1_out[23]
  -------------------------------------------------------------------
                         required time                        504.650    
                         arrival time                         -12.689    
  -------------------------------------------------------------------
                         slack                                491.961    

Slack (MET) :             492.005ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/idex1/readdata1_out[43]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@500.000ns - clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 0.096ns (1.291%)  route 7.340ns (98.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 504.823 - 500.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.345ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.823ns
    Common Clock Delay      (CCD):    2.525ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.012ns (routing 1.607ns, distribution 2.405ns)
  Clock Net Delay (Destination): 3.762ns (routing 1.464ns, distribution 2.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.334     1.173    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.201 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      4.012     5.213    dut_inst/clk
    SLICE_X340Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y655       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     5.309 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=210, estimated)      7.340    12.649    dut_inst/idex1/rst_n_0_i
    SLR Crossing[2->0]   
    SLICE_X230Y64        FDCE                                         f  dut_inst/idex1/readdata1_out[43]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702   500.702 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040   500.742    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.742 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295   501.037    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   501.061 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, estimated)      3.762   504.823    dut_inst/idex1/clk
    SLR Crossing[2->0]   
    SLICE_X230Y64        FDCE                                         r  dut_inst/idex1/readdata1_out[43]/C
                         clock pessimism              0.284   505.106    
                         inter-SLR compensation      -0.345   504.762    
                         clock uncertainty           -0.035   504.726    
    SLICE_X230Y64        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072   504.654    dut_inst/idex1/readdata1_out[43]
  -------------------------------------------------------------------
                         required time                        504.654    
                         arrival time                         -12.649    
  -------------------------------------------------------------------
                         slack                                492.005    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       98.859ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.859ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.094ns (11.562%)  route 0.719ns (88.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.105ns = ( 98.895 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 1.121ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.736ns (routing 1.021ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.040    -0.713    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X421Y503       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y503       FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094    -0.619 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, estimated)       0.719     0.100    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X419Y509       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    96.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    97.135    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.159 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.736    98.895    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X419Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.242    99.137    
                         clock uncertainty           -0.106    99.031    
    SLICE_X419Y509       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    98.959    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.959    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                 98.859    

Slack (MET) :             98.859ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.094ns (11.562%)  route 0.719ns (88.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.105ns = ( 98.895 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 1.121ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.736ns (routing 1.021ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.040    -0.713    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X421Y503       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y503       FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094    -0.619 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, estimated)       0.719     0.100    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X419Y509       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    96.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    97.135    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.159 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.736    98.895    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X419Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.242    99.137    
                         clock uncertainty           -0.106    99.031    
    SLICE_X419Y509       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    98.959    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         98.959    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                 98.859    

Slack (MET) :             99.048ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.094ns (14.734%)  route 0.544ns (85.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.090ns = ( 98.910 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 1.121ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.751ns (routing 1.021ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.040    -0.713    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X421Y503       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y503       FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094    -0.619 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, estimated)       0.544    -0.075    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X420Y509       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    96.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    97.135    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.159 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.751    98.910    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X420Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.241    99.152    
                         clock uncertainty           -0.106    99.046    
    SLICE_X420Y509       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    98.974    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         98.974    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                 99.048    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        7.252ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[323]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.093ns (4.130%)  route 2.159ns (95.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.061ns = ( 10.061 - 10.000 ) 
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.352ns (routing 0.997ns, distribution 2.355ns)
  Clock Net Delay (Destination): 2.913ns (routing 0.908ns, distribution 2.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.352     0.583    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y413       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.676 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, estimated)     2.159     2.835    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X397Y553       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[323]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     6.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     7.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.148 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     2.913    10.061    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X397Y553       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[323]/C
                         clock pessimism              0.172    10.233    
                         clock uncertainty           -0.074    10.160    
    SLICE_X397Y553       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    10.088    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[323]
  -------------------------------------------------------------------
                         required time                         10.088    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[387]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.093ns (4.130%)  route 2.159ns (95.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.061ns = ( 10.061 - 10.000 ) 
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.352ns (routing 0.997ns, distribution 2.355ns)
  Clock Net Delay (Destination): 2.913ns (routing 0.908ns, distribution 2.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.352     0.583    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y413       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.676 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, estimated)     2.159     2.835    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X397Y553       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[387]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     6.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     7.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.148 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     2.913    10.061    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X397Y553       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[387]/C
                         clock pessimism              0.172    10.233    
                         clock uncertainty           -0.074    10.160    
    SLICE_X397Y553       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    10.088    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[387]
  -------------------------------------------------------------------
                         required time                         10.088    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[397]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.093ns (4.130%)  route 2.159ns (95.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.061ns = ( 10.061 - 10.000 ) 
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.352ns (routing 0.997ns, distribution 2.355ns)
  Clock Net Delay (Destination): 2.913ns (routing 0.908ns, distribution 2.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     3.352     0.583    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y413       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.676 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, estimated)     2.159     2.835    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X397Y553       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[397]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     6.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     7.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.148 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, estimated)     2.913    10.061    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X397Y553       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[397]/C
                         clock pessimism              0.172    10.233    
                         clock uncertainty           -0.074    10.160    
    SLICE_X397Y553       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    10.088    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/rx_data_o_reg[397]
  -------------------------------------------------------------------
                         required time                         10.088    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                  7.252    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :            0  Failing Endpoints,  Worst Slack       19.135ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.135ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_datain_reg[2]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.096ns (16.299%)  route 0.493ns (83.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.008ns = ( 18.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.871ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.793ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.784    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.756 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      2.118    -0.638    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLICE_X346Y442       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X346Y442       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.542 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, estimated)      0.493    -0.049    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/AR[0]
    SLICE_X347Y447       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_datain_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    16.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    17.133    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.157 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.835    18.992    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/CLK
    SLICE_X347Y447       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_datain_reg[2]/C
                         clock pessimism              0.247    19.240    
                         clock uncertainty           -0.082    19.158    
    SLICE_X347Y447       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    19.086    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_datain_reg[2]
  -------------------------------------------------------------------
                         required time                         19.086    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                 19.135    

Slack (MET) :             19.135ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_datain_reg[3]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.096ns (16.299%)  route 0.493ns (83.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.008ns = ( 18.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.871ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.793ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.784    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.756 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      2.118    -0.638    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLICE_X346Y442       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X346Y442       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.542 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, estimated)      0.493    -0.049    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/AR[0]
    SLICE_X347Y447       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_datain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    16.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    17.133    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.157 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.835    18.992    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/CLK
    SLICE_X347Y447       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_datain_reg[3]/C
                         clock pessimism              0.247    19.240    
                         clock uncertainty           -0.082    19.158    
    SLICE_X347Y447       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    19.086    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_datain_reg[3]
  -------------------------------------------------------------------
                         required time                         19.086    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                 19.135    

Slack (MET) :             19.135ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_datain_reg[4]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.096ns (16.299%)  route 0.493ns (83.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.008ns = ( 18.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.871ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.793ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.784    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.756 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      2.118    -0.638    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLICE_X346Y442       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X346Y442       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.542 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, estimated)      0.493    -0.049    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/AR[0]
    SLICE_X347Y447       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_datain_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    16.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    17.133    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.157 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.835    18.992    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/CLK
    SLICE_X347Y447       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_datain_reg[4]/C
                         clock pessimism              0.247    19.240    
                         clock uncertainty           -0.082    19.158    
    SLICE_X347Y447       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    19.086    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_datain_reg[4]
  -------------------------------------------------------------------
                         required time                         19.086    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                 19.135    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :            0  Failing Endpoints,  Worst Slack        5.074ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_us2bus_us/umr3_us_start_d_reg/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.121ns (4.587%)  route 2.517ns (95.413%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 6.909 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.778ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.709ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.971    -0.793    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X350Y403       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y403       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    -0.700 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, estimated)        1.001     0.301    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y173        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11217, estimated)    1.516     1.846    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_us2bus_us/umr3_sib_reset_o
    SLICE_X402Y540       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_us2bus_us/umr3_us_start_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187     4.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.233     5.128    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.152 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.757     6.909    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_us2bus_us/haps_infra_clk2
    SLICE_X402Y540       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_us2bus_us/umr3_us_start_d_reg/C
                         clock pessimism              0.153     7.062    
                         clock uncertainty           -0.071     6.991    
    SLICE_X402Y540       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     6.919    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_us2bus_us/umr3_us_start_d_reg
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_us2bus_us/umr3_us_start_det_reg/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.121ns (4.587%)  route 2.517ns (95.413%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 6.909 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.778ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.709ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.971    -0.793    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X350Y403       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y403       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    -0.700 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, estimated)        1.001     0.301    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y173        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11217, estimated)    1.516     1.846    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_us2bus_us/umr3_sib_reset_o
    SLICE_X402Y540       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_us2bus_us/umr3_us_start_det_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187     4.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.233     5.128    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.152 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.757     6.909    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_us2bus_us/haps_infra_clk2
    SLICE_X402Y540       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_us2bus_us/umr3_us_start_det_reg/C
                         clock pessimism              0.153     7.062    
                         clock uncertainty           -0.071     6.991    
    SLICE_X402Y540       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     6.919    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_us2bus_us/umr3_us_start_det_reg
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[11]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.121ns (4.571%)  route 2.526ns (95.429%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.082ns = ( 6.918 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.778ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.709ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.971    -0.793    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X350Y403       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y403       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    -0.700 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, estimated)        1.001     0.301    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y173        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11217, estimated)    1.525     1.855    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/umr3_sib_reset_o
    SLICE_X408Y541       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187     4.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.233     5.128    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.152 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.766     6.918    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/haps_infra_clk2
    SLICE_X408Y541       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[11]/C
                         clock pessimism              0.153     7.071    
                         clock uncertainty           -0.071     7.000    
    SLICE_X408Y541       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     6.928    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  5.074    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank36_block3_div4
  To Clock:  hstdm_rxclk_1200_bank36_block3_div4

Setup :            0  Failing Endpoints,  Worst Slack        5.501ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/data_loaded[0]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.137ns (14.271%)  route 0.823ns (85.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 9.204 - 6.668 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.911ns (routing 0.000ns, distribution 0.911ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.000ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.911     3.825    hstdm_trainer_3/rxclkdiv4
    SLICE_X11Y1055       FDCE                                         r  hstdm_trainer_3/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1055       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.924 r  hstdm_trainer_3/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.189     4.113    hstdm_trainer_3/train_latched
    SLICE_X11Y1055       LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.151 f  hstdm_trainer_3/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.634     4.785    hstdm_trainer_3/train_latched_i
    SLICE_X9Y1044        FDCE                                         f  hstdm_trainer_3/data_loaded[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.762     9.204    hstdm_trainer_3/rxclkdiv4
    SLICE_X9Y1044        FDCE                                         r  hstdm_trainer_3/data_loaded[0]/C
                         clock pessimism              1.190    10.394    
                         clock uncertainty           -0.035    10.359    
    SLICE_X9Y1044        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    10.287    hstdm_trainer_3/data_loaded[0]
  -------------------------------------------------------------------
                         required time                         10.287    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/data_loaded[2]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.137ns (14.271%)  route 0.823ns (85.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 9.204 - 6.668 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.911ns (routing 0.000ns, distribution 0.911ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.000ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.911     3.825    hstdm_trainer_3/rxclkdiv4
    SLICE_X11Y1055       FDCE                                         r  hstdm_trainer_3/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1055       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.924 r  hstdm_trainer_3/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.189     4.113    hstdm_trainer_3/train_latched
    SLICE_X11Y1055       LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.151 f  hstdm_trainer_3/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.634     4.785    hstdm_trainer_3/train_latched_i
    SLICE_X9Y1044        FDCE                                         f  hstdm_trainer_3/data_loaded[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.762     9.204    hstdm_trainer_3/rxclkdiv4
    SLICE_X9Y1044        FDCE                                         r  hstdm_trainer_3/data_loaded[2]/C
                         clock pessimism              1.190    10.394    
                         clock uncertainty           -0.035    10.359    
    SLICE_X9Y1044        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    10.287    hstdm_trainer_3/data_loaded[2]
  -------------------------------------------------------------------
                         required time                         10.287    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/data_loaded[4]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.137ns (14.271%)  route 0.823ns (85.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 9.204 - 6.668 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.911ns (routing 0.000ns, distribution 0.911ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.000ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.911     3.825    hstdm_trainer_3/rxclkdiv4
    SLICE_X11Y1055       FDCE                                         r  hstdm_trainer_3/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1055       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.924 r  hstdm_trainer_3/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.189     4.113    hstdm_trainer_3/train_latched
    SLICE_X11Y1055       LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.151 f  hstdm_trainer_3/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.634     4.785    hstdm_trainer_3/train_latched_i
    SLICE_X9Y1044        FDCE                                         f  hstdm_trainer_3/data_loaded[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, estimated)      0.762     9.204    hstdm_trainer_3/rxclkdiv4
    SLICE_X9Y1044        FDCE                                         r  hstdm_trainer_3/data_loaded[4]/C
                         clock pessimism              1.190    10.394    
                         clock uncertainty           -0.035    10.359    
    SLICE_X9Y1044        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    10.287    hstdm_trainer_3/data_loaded[4]
  -------------------------------------------------------------------
                         required time                         10.287    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                  5.501    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank37_block4_div4
  To Clock:  hstdm_rxclk_1200_bank37_block4_div4

Setup :            0  Failing Endpoints,  Worst Slack        5.478ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/idelay_current_eye_first[3]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.139ns (14.213%)  route 0.839ns (85.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 9.229 - 6.668 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.000ns, distribution 0.913ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.000ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.913     3.855    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1126        FDCE                                         r  hstdm_trainer_4/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1126        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.954 r  hstdm_trainer_4/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.190     4.144    hstdm_trainer_4/train_latched
    SLICE_X7Y1126        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.184 f  hstdm_trainer_4/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.649     4.833    hstdm_trainer_4/train_latched_i
    SLICE_X8Y1113        FDCE                                         f  hstdm_trainer_4/idelay_current_eye_first[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.759     9.229    hstdm_trainer_4/rxclkdiv4
    SLICE_X8Y1113        FDCE                                         r  hstdm_trainer_4/idelay_current_eye_first[3]/C
                         clock pessimism              1.190    10.419    
                         clock uncertainty           -0.035    10.383    
    SLICE_X8Y1113        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    10.311    hstdm_trainer_4/idelay_current_eye_first[3]
  -------------------------------------------------------------------
                         required time                         10.311    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/PAUSE_CNT_FIRST[5]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.139ns (14.242%)  route 0.837ns (85.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 9.229 - 6.668 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.000ns, distribution 0.913ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.000ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.913     3.855    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1126        FDCE                                         r  hstdm_trainer_4/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1126        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.954 r  hstdm_trainer_4/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.190     4.144    hstdm_trainer_4/train_latched
    SLICE_X7Y1126        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.184 f  hstdm_trainer_4/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.647     4.831    hstdm_trainer_4/train_latched_i
    SLICE_X8Y1113        FDCE                                         f  hstdm_trainer_4/PAUSE_CNT_FIRST[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.759     9.229    hstdm_trainer_4/rxclkdiv4
    SLICE_X8Y1113        FDCE                                         r  hstdm_trainer_4/PAUSE_CNT_FIRST[5]/C
                         clock pessimism              1.190    10.419    
                         clock uncertainty           -0.035    10.383    
    SLICE_X8Y1113        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072    10.311    hstdm_trainer_4/PAUSE_CNT_FIRST[5]
  -------------------------------------------------------------------
                         required time                         10.311    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/PAUSE_CNT_FIRST[8]/PRE
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.139ns (14.242%)  route 0.837ns (85.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 9.229 - 6.668 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.000ns, distribution 0.913ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.000ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.913     3.855    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1126        FDCE                                         r  hstdm_trainer_4/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1126        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.954 r  hstdm_trainer_4/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.190     4.144    hstdm_trainer_4/train_latched
    SLICE_X7Y1126        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.184 f  hstdm_trainer_4/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.647     4.831    hstdm_trainer_4/train_latched_i
    SLICE_X8Y1113        FDPE                                         f  hstdm_trainer_4/PAUSE_CNT_FIRST[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, estimated)      0.759     9.229    hstdm_trainer_4/rxclkdiv4
    SLICE_X8Y1113        FDPE                                         r  hstdm_trainer_4/PAUSE_CNT_FIRST[8]/C
                         clock pessimism              1.190    10.419    
                         clock uncertainty           -0.035    10.383    
    SLICE_X8Y1113        FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.072    10.311    hstdm_trainer_4/PAUSE_CNT_FIRST[8]
  -------------------------------------------------------------------
                         required time                         10.311    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                  5.480    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank38_block5_div4
  To Clock:  hstdm_rxclk_1200_bank38_block5_div4

Setup :            0  Failing Endpoints,  Worst Slack        5.358ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/data_stable_cnt[55]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.139ns (12.752%)  route 0.951ns (87.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 9.227 - 6.668 ) 
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.915ns (routing 0.000ns, distribution 0.915ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.000ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.915     3.861    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1165       FDCE                                         r  hstdm_trainer_5/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1165       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.960 r  hstdm_trainer_5/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.255     4.215    hstdm_trainer_5/train_latched
    SLICE_X5Y1164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.255 f  hstdm_trainer_5/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.696     4.951    hstdm_trainer_5/train_latched_i
    SLICE_X6Y1173        FDCE                                         f  hstdm_trainer_5/data_stable_cnt[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.753     9.227    hstdm_trainer_5/rxclkdiv4
    SLICE_X6Y1173        FDCE                                         r  hstdm_trainer_5/data_stable_cnt[55]/C
                         clock pessimism              1.190    10.417    
                         clock uncertainty           -0.035    10.382    
    SLICE_X6Y1173        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    10.310    hstdm_trainer_5/data_stable_cnt[55]
  -------------------------------------------------------------------
                         required time                         10.310    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/data_stable_cnt[56]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.139ns (12.752%)  route 0.951ns (87.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 9.227 - 6.668 ) 
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.915ns (routing 0.000ns, distribution 0.915ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.000ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.915     3.861    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1165       FDCE                                         r  hstdm_trainer_5/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1165       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.960 r  hstdm_trainer_5/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.255     4.215    hstdm_trainer_5/train_latched
    SLICE_X5Y1164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.255 f  hstdm_trainer_5/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.696     4.951    hstdm_trainer_5/train_latched_i
    SLICE_X6Y1173        FDCE                                         f  hstdm_trainer_5/data_stable_cnt[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.753     9.227    hstdm_trainer_5/rxclkdiv4
    SLICE_X6Y1173        FDCE                                         r  hstdm_trainer_5/data_stable_cnt[56]/C
                         clock pessimism              1.190    10.417    
                         clock uncertainty           -0.035    10.382    
    SLICE_X6Y1173        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    10.310    hstdm_trainer_5/data_stable_cnt[56]
  -------------------------------------------------------------------
                         required time                         10.310    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/data_stable_cnt[57]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.139ns (12.752%)  route 0.951ns (87.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 9.227 - 6.668 ) 
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.915ns (routing 0.000ns, distribution 0.915ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.000ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.915     3.861    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1165       FDCE                                         r  hstdm_trainer_5/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1165       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.960 r  hstdm_trainer_5/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.255     4.215    hstdm_trainer_5/train_latched
    SLICE_X5Y1164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.255 f  hstdm_trainer_5/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.696     4.951    hstdm_trainer_5/train_latched_i
    SLICE_X6Y1173        FDCE                                         f  hstdm_trainer_5/data_stable_cnt[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, estimated)      0.753     9.227    hstdm_trainer_5/rxclkdiv4
    SLICE_X6Y1173        FDCE                                         r  hstdm_trainer_5/data_stable_cnt[57]/C
                         clock pessimism              1.190    10.417    
                         clock uncertainty           -0.035    10.382    
    SLICE_X6Y1173        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    10.310    hstdm_trainer_5/data_stable_cnt[57]
  -------------------------------------------------------------------
                         required time                         10.310    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  5.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank60_block7_div4
  To Clock:  hstdm_rxclk_1200_bank60_block7_div4

Setup :            0  Failing Endpoints,  Worst Slack        5.437ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/pause_cnt[15]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.138ns (13.759%)  route 0.865ns (86.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 9.267 - 6.668 ) 
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    1.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.000ns, distribution 0.920ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.000ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.920     3.903    hstdm_trainer_7/rxclkdiv4
    SLICE_X364Y88        FDCE                                         r  hstdm_trainer_7/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X364Y88        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.002 r  hstdm_trainer_7/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.254     4.256    hstdm_trainer_7/train_latched
    SLICE_X361Y90        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.295 f  hstdm_trainer_7/ar_train_latched.train_latched_i.O/O
                         net (fo=244, estimated)      0.611     4.906    hstdm_trainer_7/train_latched_i
    SLICE_X355Y87        FDCE                                         f  hstdm_trainer_7/pause_cnt[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.757     9.267    hstdm_trainer_7/rxclkdiv4
    SLICE_X355Y87        FDCE                                         r  hstdm_trainer_7/pause_cnt[15]/C
                         clock pessimism              1.183    10.451    
                         clock uncertainty           -0.035    10.415    
    SLICE_X355Y87        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    10.343    hstdm_trainer_7/pause_cnt[15]
  -------------------------------------------------------------------
                         required time                         10.343    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/pause_cnt[10]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.138ns (13.996%)  route 0.848ns (86.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 9.258 - 6.668 ) 
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    1.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.000ns, distribution 0.920ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.000ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.920     3.903    hstdm_trainer_7/rxclkdiv4
    SLICE_X364Y88        FDCE                                         r  hstdm_trainer_7/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X364Y88        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.002 r  hstdm_trainer_7/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.254     4.256    hstdm_trainer_7/train_latched
    SLICE_X361Y90        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.295 f  hstdm_trainer_7/ar_train_latched.train_latched_i.O/O
                         net (fo=244, estimated)      0.594     4.889    hstdm_trainer_7/train_latched_i
    SLICE_X356Y87        FDCE                                         f  hstdm_trainer_7/pause_cnt[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.748     9.258    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y87        FDCE                                         r  hstdm_trainer_7/pause_cnt[10]/C
                         clock pessimism              1.183    10.442    
                         clock uncertainty           -0.035    10.406    
    SLICE_X356Y87        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    10.334    hstdm_trainer_7/pause_cnt[10]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/pause_cnt[7]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.138ns (13.996%)  route 0.848ns (86.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 9.258 - 6.668 ) 
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    1.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.000ns, distribution 0.920ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.000ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.920     3.903    hstdm_trainer_7/rxclkdiv4
    SLICE_X364Y88        FDCE                                         r  hstdm_trainer_7/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X364Y88        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.002 r  hstdm_trainer_7/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.254     4.256    hstdm_trainer_7/train_latched
    SLICE_X361Y90        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.295 f  hstdm_trainer_7/ar_train_latched.train_latched_i.O/O
                         net (fo=244, estimated)      0.594     4.889    hstdm_trainer_7/train_latched_i
    SLICE_X356Y87        FDCE                                         f  hstdm_trainer_7/pause_cnt[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, estimated)      0.748     9.258    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y87        FDCE                                         r  hstdm_trainer_7/pause_cnt[7]/C
                         clock pessimism              1.183    10.442    
                         clock uncertainty           -0.035    10.406    
    SLICE_X356Y87        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    10.334    hstdm_trainer_7/pause_cnt[7]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  5.445    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank69_block1_div4
  To Clock:  hstdm_rxclk_1200_bank69_block1_div4

Setup :            0  Failing Endpoints,  Worst Slack        5.354ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/idelay_target[5]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.139ns (12.847%)  route 0.943ns (87.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.411 - 6.668 ) 
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    1.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.916ns (routing 0.000ns, distribution 0.916ns)
  Clock Net Delay (Destination): 0.749ns (routing 0.000ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.916     4.097    hstdm_trainer_1/rxclkdiv4
    SLICE_X356Y653       FDCE                                         r  hstdm_trainer_1/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y653       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.196 r  hstdm_trainer_1/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.357     4.553    hstdm_trainer_1/train_latched
    SLICE_X358Y642       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.593 f  hstdm_trainer_1/ar_train_latched.train_latched_i.O/O
                         net (fo=244, estimated)      0.586     5.179    hstdm_trainer_1/train_latched_i
    SLICE_X352Y649       FDCE                                         f  hstdm_trainer_1/idelay_target[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.749     9.411    hstdm_trainer_1/rxclkdiv4
    SLICE_X352Y649       FDCE                                         r  hstdm_trainer_1/idelay_target[5]/C
                         clock pessimism              1.229    10.641    
                         clock uncertainty           -0.035    10.605    
    SLICE_X352Y649       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    10.533    hstdm_trainer_1/idelay_target[5]
  -------------------------------------------------------------------
                         required time                         10.533    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/idelay_target[6]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.139ns (12.847%)  route 0.943ns (87.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.411 - 6.668 ) 
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    1.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.916ns (routing 0.000ns, distribution 0.916ns)
  Clock Net Delay (Destination): 0.749ns (routing 0.000ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.916     4.097    hstdm_trainer_1/rxclkdiv4
    SLICE_X356Y653       FDCE                                         r  hstdm_trainer_1/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y653       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.196 r  hstdm_trainer_1/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.357     4.553    hstdm_trainer_1/train_latched
    SLICE_X358Y642       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.593 f  hstdm_trainer_1/ar_train_latched.train_latched_i.O/O
                         net (fo=244, estimated)      0.586     5.179    hstdm_trainer_1/train_latched_i
    SLICE_X352Y649       FDCE                                         f  hstdm_trainer_1/idelay_target[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.749     9.411    hstdm_trainer_1/rxclkdiv4
    SLICE_X352Y649       FDCE                                         r  hstdm_trainer_1/idelay_target[6]/C
                         clock pessimism              1.229    10.641    
                         clock uncertainty           -0.035    10.605    
    SLICE_X352Y649       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    10.533    hstdm_trainer_1/idelay_target[6]
  -------------------------------------------------------------------
                         required time                         10.533    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/idelay_cnt[2]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.139ns (13.200%)  route 0.914ns (86.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 9.412 - 6.668 ) 
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    1.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.916ns (routing 0.000ns, distribution 0.916ns)
  Clock Net Delay (Destination): 0.750ns (routing 0.000ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.916     4.097    hstdm_trainer_1/rxclkdiv4
    SLICE_X356Y653       FDCE                                         r  hstdm_trainer_1/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y653       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.196 r  hstdm_trainer_1/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.357     4.553    hstdm_trainer_1/train_latched
    SLICE_X358Y642       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.593 f  hstdm_trainer_1/ar_train_latched.train_latched_i.O/O
                         net (fo=244, estimated)      0.557     5.150    hstdm_trainer_1/train_latched_i
    SLICE_X352Y650       FDCE                                         f  hstdm_trainer_1/idelay_cnt[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, estimated)      0.750     9.412    hstdm_trainer_1/rxclkdiv4
    SLICE_X352Y650       FDCE                                         r  hstdm_trainer_1/idelay_cnt[2]/C
                         clock pessimism              1.229    10.642    
                         clock uncertainty           -0.035    10.606    
    SLICE_X352Y650       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    10.534    hstdm_trainer_1/idelay_cnt[2]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.384    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank71_block2_div4
  To Clock:  hstdm_rxclk_1200_bank71_block2_div4

Setup :            0  Failing Endpoints,  Worst Slack        5.490ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/tdata[24]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.140ns (14.538%)  route 0.823ns (85.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 9.348 - 6.668 ) 
    Source Clock Delay      (SCD):    4.015ns
    Clock Pessimism Removal (CPR):    1.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.926ns (routing 0.000ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.000ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.926     4.015    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y728       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.114 r  hstdm_trainer_2/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.253     4.367    hstdm_trainer_2/train_latched
    SLICE_X357Y733       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     4.408 f  hstdm_trainer_2/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.570     4.978    hstdm_trainer_2/train_latched_i
    SLICE_X355Y726       FDCE                                         f  hstdm_trainer_2/tdata[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.776     9.348    hstdm_trainer_2/rxclkdiv4
    SLICE_X355Y726       FDCE                                         r  hstdm_trainer_2/tdata[24]/C
                         clock pessimism              1.228    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X355Y726       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    10.469    hstdm_trainer_2/tdata[24]
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/eye_size_minimum[1]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.140ns (14.799%)  route 0.806ns (85.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 9.332 - 6.668 ) 
    Source Clock Delay      (SCD):    4.015ns
    Clock Pessimism Removal (CPR):    1.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.926ns (routing 0.000ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.760ns (routing 0.000ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.926     4.015    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y728       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.114 r  hstdm_trainer_2/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.253     4.367    hstdm_trainer_2/train_latched
    SLICE_X357Y733       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     4.408 f  hstdm_trainer_2/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.553     4.961    hstdm_trainer_2/train_latched_i
    SLICE_X354Y728       FDCE                                         f  hstdm_trainer_2/eye_size_minimum[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.760     9.332    hstdm_trainer_2/rxclkdiv4
    SLICE_X354Y728       FDCE                                         r  hstdm_trainer_2/eye_size_minimum[1]/C
                         clock pessimism              1.228    10.560    
                         clock uncertainty           -0.035    10.525    
    SLICE_X354Y728       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    10.453    hstdm_trainer_2/eye_size_minimum[1]
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/idelay_current_eye_first[1]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.140ns (14.799%)  route 0.806ns (85.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 9.332 - 6.668 ) 
    Source Clock Delay      (SCD):    4.015ns
    Clock Pessimism Removal (CPR):    1.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.926ns (routing 0.000ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.760ns (routing 0.000ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.926     4.015    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y728       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.114 r  hstdm_trainer_2/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.253     4.367    hstdm_trainer_2/train_latched
    SLICE_X357Y733       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     4.408 f  hstdm_trainer_2/ar_train_latched.train_latched_i.O/O
                         net (fo=255, estimated)      0.553     4.961    hstdm_trainer_2/train_latched_i
    SLICE_X353Y728       FDCE                                         f  hstdm_trainer_2/idelay_current_eye_first[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, estimated)      0.760     9.332    hstdm_trainer_2/rxclkdiv4
    SLICE_X353Y728       FDCE                                         r  hstdm_trainer_2/idelay_current_eye_first[1]/C
                         clock pessimism              1.228    10.560    
                         clock uncertainty           -0.035    10.525    
    SLICE_X353Y728       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    10.453    hstdm_trainer_2/idelay_current_eye_first[1]
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  5.491    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        4.697ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.093ns (23.724%)  route 0.299ns (76.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 6.580 - 5.333 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.291ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.264ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.251     1.480    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X431Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y548       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.573 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, estimated)        0.299     1.872    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X430Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.042     6.580    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X430Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism              0.107     6.688    
                         clock uncertainty           -0.046     6.641    
    SLICE_X430Y548       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     6.569    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.569    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.093ns (23.724%)  route 0.299ns (76.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 6.580 - 5.333 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.291ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.264ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.251     1.480    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X431Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y548       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.573 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, estimated)        0.299     1.872    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X430Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.042     6.580    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X430Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism              0.107     6.688    
                         clock uncertainty           -0.046     6.641    
    SLICE_X430Y548       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     6.569    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.569    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.093ns (23.724%)  route 0.299ns (76.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 6.580 - 5.333 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.291ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.264ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.251     1.480    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X431Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y548       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.573 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, estimated)        0.299     1.872    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X430Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.042     6.580    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X430Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/C
                         clock pessimism              0.107     6.688    
                         clock uncertainty           -0.046     6.641    
    SLICE_X430Y548       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     6.569    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.569    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  4.697    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        3.167ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[233]/PRE
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.160ns (8.188%)  route 1.794ns (91.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 6.719 - 5.333 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.370ns (routing 0.283ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.256ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.370     1.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X424Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y533       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.695 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, estimated)       0.570     2.265    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X422Y560       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     2.329 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, estimated)      1.224     3.553    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X409Y517       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[233]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.182     6.719    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X409Y517       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[233]/C
                         clock pessimism              0.119     6.839    
                         clock uncertainty           -0.046     6.792    
    SLICE_X409Y517       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.072     6.720    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[233]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[234]/CLR
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.160ns (8.188%)  route 1.794ns (91.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 6.719 - 5.333 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.370ns (routing 0.283ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.256ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.370     1.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X424Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y533       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.695 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, estimated)       0.570     2.265    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X422Y560       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     2.329 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, estimated)      1.224     3.553    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X409Y517       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[234]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.182     6.719    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X409Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[234]/C
                         clock pessimism              0.119     6.839    
                         clock uncertainty           -0.046     6.792    
    SLICE_X409Y517       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     6.720    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[234]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[235]/PRE
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.160ns (8.188%)  route 1.794ns (91.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 6.719 - 5.333 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.370ns (routing 0.283ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.256ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.370     1.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X424Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y533       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.695 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, estimated)       0.570     2.265    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X422Y560       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     2.329 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, estimated)      1.224     3.553    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X409Y517       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[235]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.182     6.719    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X409Y517       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[235]/C
                         clock pessimism              0.119     6.839    
                         clock uncertainty           -0.046     6.792    
    SLICE_X409Y517       FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.072     6.720    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[235]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  3.167    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       96.647ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.647ns  (required time - arrival time)
  Source:                 dut_inst/idex1/memread_out/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            MEMREADEX
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            99.200ns  (MaxDelay Path 99.200ns)
  Data Path Delay:        2.553ns  (logic 1.042ns (40.803%)  route 1.511ns (59.197%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 99.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1010                                     0.000     0.000 r  dut_inst/idex1/memread_out/C
    SLICE_X1Y1010        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dut_inst/idex1/memread_out/Q
                         net (fo=2, estimated)        1.511     1.607    MEMREADEX_c
    D56                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.946     2.553 r  MEMREADEX_obuf/O
                         net (fo=0)                   0.000     2.553    MEMREADEX
    D56                                                               r  MEMREADEX (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   99.200    99.200    
                         output delay                -0.000    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                 96.647    

Slack (MET) :             96.647ns  (required time - arrival time)
  Source:                 dut_inst/idex1/memread_out/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            MEMREADEX
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            99.200ns  (MaxDelay Path 99.200ns)
  Data Path Delay:        2.553ns  (logic 1.042ns (40.803%)  route 1.511ns (59.197%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 99.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1010                                     0.000     0.000 r  dut_inst/idex1/memread_out/C
    SLICE_X1Y1010        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  dut_inst/idex1/memread_out/Q
                         net (fo=2, estimated)        1.511     1.607    MEMREADEX_c
    D56                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.946     2.553 f  MEMREADEX_obuf/O
                         net (fo=0)                   0.000     2.553    MEMREADEX
    D56                                                               f  MEMREADEX (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   99.200    99.200    
                         output delay                -0.000    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                 96.647    

Slack (MET) :             97.628ns  (required time - arrival time)
  Source:                 dut_inst/idex1/memread_out/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            MEMREADEX
  Path Group:             **default**
  Path Type:              Max at Fast Process Corner
  Requirement:            99.200ns  (MaxDelay Path 99.200ns)
  Data Path Delay:        1.572ns  (logic 0.697ns (44.321%)  route 0.875ns (55.679%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 99.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1010                                     0.000     0.000 r  dut_inst/idex1/memread_out/C
    SLICE_X1Y1010        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     0.051 r  dut_inst/idex1/memread_out/Q
                         net (fo=2, estimated)        0.875     0.926    MEMREADEX_c
    D56                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.646     1.572 r  MEMREADEX_obuf/O
                         net (fo=0)                   0.000     1.572    MEMREADEX
    D56                                                               r  MEMREADEX (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   99.200    99.200    
                         output delay                -0.000    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                          -1.572    
  -------------------------------------------------------------------
                         slack                                 97.628    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  hstdm_rxclk_1200_bank36_block3_div2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      242.559ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             242.559ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[60]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            246.000ns  (MaxDelay Path 246.000ns)
  Data Path Delay:        3.441ns  (logic 1.294ns (37.599%)  route 2.147ns (62.401%))
  Logic Levels:           3  (CARRY8=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 246.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1053                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1053        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        0.533     0.629    dut_inst/adder2/PCID[56]
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     0.777 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     0.805    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     0.909 r  dut_inst/adder2/out_1_cry_12/O[3]
                         net (fo=2, estimated)        1.586     2.495    ADDOUTID_63_0_c[60]
    C56                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     3.441 r  ADDOUTID_63_0_obuf[60]/O
                         net (fo=0)                   0.000     3.441    ADDOUTID_63_0[60]
    C56                                                               r  ADDOUTID_63_0[60] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  246.000   246.000    
                         output delay                -0.000   246.000    
  -------------------------------------------------------------------
                         required time                        246.000    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                242.559    

Slack (MET) :             242.559ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[60]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            246.000ns  (MaxDelay Path 246.000ns)
  Data Path Delay:        3.441ns  (logic 1.294ns (37.599%)  route 2.147ns (62.401%))
  Logic Levels:           3  (CARRY8=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 246.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1053                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1053        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        0.533     0.629    dut_inst/adder2/PCID[56]
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     0.777 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     0.805    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     0.909 r  dut_inst/adder2/out_1_cry_12/O[3]
                         net (fo=2, estimated)        1.586     2.495    ADDOUTID_63_0_c[60]
    C56                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     3.441 r  ADDOUTID_63_0_obuf[60]/O
                         net (fo=0)                   0.000     3.441    ADDOUTID_63_0[60]
    C56                                                               r  ADDOUTID_63_0[60] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  246.000   246.000    
                         output delay                -0.000   246.000    
  -------------------------------------------------------------------
                         required time                        246.000    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                242.559    

Slack (MET) :             242.559ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[60]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            246.000ns  (MaxDelay Path 246.000ns)
  Data Path Delay:        3.441ns  (logic 1.294ns (37.599%)  route 2.147ns (62.401%))
  Logic Levels:           3  (CARRY8=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 246.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1053                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1053        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        0.533     0.629    dut_inst/adder2/PCID[56]
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     0.777 f  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     0.805    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     0.909 r  dut_inst/adder2/out_1_cry_12/O[3]
                         net (fo=2, estimated)        1.586     2.495    ADDOUTID_63_0_c[60]
    C56                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     3.441 r  ADDOUTID_63_0_obuf[60]/O
                         net (fo=0)                   0.000     3.441    ADDOUTID_63_0[60]
    C56                                                               r  ADDOUTID_63_0[60] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  246.000   246.000    
                         output delay                -0.000   246.000    
  -------------------------------------------------------------------
                         required time                        246.000    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                242.559    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  hstdm_rxclk_1200_bank37_block4_div2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      246.359ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             246.359ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[60]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            250.400ns  (MaxDelay Path 250.400ns)
  Data Path Delay:        4.041ns  (logic 1.364ns (33.748%)  route 2.677ns (66.252%))
  Logic Levels:           4  (CARRY8=3 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 250.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1112                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1112        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        1.035     1.131    dut_inst/adder2/PCID[44]
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     1.326 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     1.354    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.377 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     1.405    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     1.509 r  dut_inst/adder2/out_1_cry_12/O[3]
                         net (fo=2, estimated)        1.586     3.095    ADDOUTID_63_0_c[60]
    C56                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     4.041 r  ADDOUTID_63_0_obuf[60]/O
                         net (fo=0)                   0.000     4.041    ADDOUTID_63_0[60]
    C56                                                               r  ADDOUTID_63_0[60] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  250.400   250.400    
                         output delay                -0.000   250.400    
  -------------------------------------------------------------------
                         required time                        250.400    
                         arrival time                          -4.041    
  -------------------------------------------------------------------
                         slack                                246.359    

Slack (MET) :             246.359ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[60]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            250.400ns  (MaxDelay Path 250.400ns)
  Data Path Delay:        4.041ns  (logic 1.364ns (33.748%)  route 2.677ns (66.252%))
  Logic Levels:           4  (CARRY8=3 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 250.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1112                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1112        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        1.035     1.131    dut_inst/adder2/PCID[44]
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     1.326 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     1.354    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.377 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     1.405    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     1.509 r  dut_inst/adder2/out_1_cry_12/O[3]
                         net (fo=2, estimated)        1.586     3.095    ADDOUTID_63_0_c[60]
    C56                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     4.041 r  ADDOUTID_63_0_obuf[60]/O
                         net (fo=0)                   0.000     4.041    ADDOUTID_63_0[60]
    C56                                                               r  ADDOUTID_63_0[60] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  250.400   250.400    
                         output delay                -0.000   250.400    
  -------------------------------------------------------------------
                         required time                        250.400    
                         arrival time                          -4.041    
  -------------------------------------------------------------------
                         slack                                246.359    

Slack (MET) :             246.359ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[60]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            250.400ns  (MaxDelay Path 250.400ns)
  Data Path Delay:        4.041ns  (logic 1.364ns (33.748%)  route 2.677ns (66.252%))
  Logic Levels:           4  (CARRY8=3 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 250.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1112                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1112        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        1.035     1.131    dut_inst/adder2/PCID[44]
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     1.326 f  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, estimated)        0.028     1.354    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.377 f  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, estimated)        0.028     1.405    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     1.509 r  dut_inst/adder2/out_1_cry_12/O[3]
                         net (fo=2, estimated)        1.586     3.095    ADDOUTID_63_0_c[60]
    C56                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     4.041 r  ADDOUTID_63_0_obuf[60]/O
                         net (fo=0)                   0.000     4.041    ADDOUTID_63_0[60]
    C56                                                               r  ADDOUTID_63_0[60] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  250.400   250.400    
                         output delay                -0.000   250.400    
  -------------------------------------------------------------------
                         required time                        250.400    
                         arrival time                          -4.041    
  -------------------------------------------------------------------
                         slack                                246.359    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  hstdm_rxclk_1200_bank38_block5_div2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      244.748ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             244.748ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[23]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            256.200ns  (MaxDelay Path 256.200ns)
  Data Path Delay:        11.452ns  (logic 1.441ns (12.585%)  route 10.011ns (87.415%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 256.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1174                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1174        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        1.566     1.662    dut_inst/adder2/PCID[20]
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.211     1.873 r  dut_inst/adder2/out_0_cry_20/O[6]
                         net (fo=2, estimated)        8.445    10.318    ADDOUTID_63_0_c[23]
    SLR Crossing[3->2]   
    E37                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.134    11.452 r  ADDOUTID_63_0_obuf[23]/O
                         net (fo=0)                   0.000    11.452    ADDOUTID_63_0[23]
    E37                                                               r  ADDOUTID_63_0[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  256.200   256.200    
                         output delay                -0.000   256.200    
  -------------------------------------------------------------------
                         required time                        256.200    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                244.748    

Slack (MET) :             244.748ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[23]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            256.200ns  (MaxDelay Path 256.200ns)
  Data Path Delay:        11.452ns  (logic 1.441ns (12.585%)  route 10.011ns (87.415%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 256.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1174                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1174        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        1.566     1.662    dut_inst/adder2/PCID[20]
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.211     1.873 r  dut_inst/adder2/out_0_cry_20/O[6]
                         net (fo=2, estimated)        8.445    10.318    ADDOUTID_63_0_c[23]
    SLR Crossing[3->2]   
    E37                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.134    11.452 r  ADDOUTID_63_0_obuf[23]/O
                         net (fo=0)                   0.000    11.452    ADDOUTID_63_0[23]
    E37                                                               r  ADDOUTID_63_0[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  256.200   256.200    
                         output delay                -0.000   256.200    
  -------------------------------------------------------------------
                         required time                        256.200    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                244.748    

Slack (MET) :             244.748ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[23]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            256.200ns  (MaxDelay Path 256.200ns)
  Data Path Delay:        11.452ns  (logic 1.441ns (12.585%)  route 10.011ns (87.415%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 256.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1174                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1174        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/Q
                         net (fo=1, estimated)        1.566     1.662    dut_inst/adder2/PCID[20]
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.211     1.873 f  dut_inst/adder2/out_0_cry_20/O[6]
                         net (fo=2, estimated)        8.445    10.318    ADDOUTID_63_0_c[23]
    SLR Crossing[3->2]   
    E37                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.134    11.452 f  ADDOUTID_63_0_obuf[23]/O
                         net (fo=0)                   0.000    11.452    ADDOUTID_63_0[23]
    E37                                                               f  ADDOUTID_63_0[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  256.200   256.200    
                         output delay                -0.000   256.200    
  -------------------------------------------------------------------
                         required time                        256.200    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                244.748    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  hstdm_rxclk_1200_bank60_block7_div2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      130.791ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             130.791ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            PCSRCID
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            147.900ns  (MaxDelay Path 147.900ns)
  Data Path Delay:        17.109ns  (logic 1.558ns (9.104%)  route 15.551ns (90.896%))
  Logic Levels:           8  (CARRY8=3 LUT5=2 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 147.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y92                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
    SLICE_X350Y92        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/Q
                         net (fo=64, estimated)       6.346     6.441    dut_inst/mux3_1_1/forwardA[1]
    SLR Crossing[0->1]   
    SLICE_X167Y519       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     6.541 r  dut_inst/mux3_1_1/out[14]/O
                         net (fo=1, estimated)        0.104     6.645    dut_inst/cp1/comparatorin1[14]
    SLICE_X167Y519       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.685 f  dut_inst/cp1/out_0_I_156/O
                         net (fo=1, estimated)        0.492     7.177    dut_inst/cp1/out_0_N_12
    SLICE_X159Y510       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     7.216 r  dut_inst/cp1/out_0_I_162/O
                         net (fo=1, routed)           0.008     7.224    dut_inst/cp1/out_0_I_162
    SLICE_X159Y510       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     7.419 r  dut_inst/cp1/out_0_I_35/CO[7]
                         net (fo=1, estimated)        0.028     7.447    dut_inst/cp1/out_0_data_tmp[7]
    SLICE_X159Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.470 r  dut_inst/cp1/out_0_I_75/CO[7]
                         net (fo=1, estimated)        0.028     7.498    dut_inst/cp1/out_0_data_tmp[15]
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     7.595 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, estimated)        6.819    14.414    dut_inst/immgen1/equal
    SLR Crossing[1->3]   
    SLICE_X1Y1013        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039    14.453 r  dut_inst/immgen1/PCSRCID/O
                         net (fo=1, estimated)        1.726    16.179    PCSRCID_c
    G48                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.930    17.109 r  PCSRCID_obuf/O
                         net (fo=0)                   0.000    17.109    PCSRCID
    G48                                                               r  PCSRCID (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  147.900   147.900    
                         output delay                -0.000   147.900    
  -------------------------------------------------------------------
                         required time                        147.900    
                         arrival time                         -17.109    
  -------------------------------------------------------------------
                         slack                                130.791    

Slack (MET) :             130.791ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            PCSRCID
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            147.900ns  (MaxDelay Path 147.900ns)
  Data Path Delay:        17.109ns  (logic 1.558ns (9.104%)  route 15.551ns (90.896%))
  Logic Levels:           8  (CARRY8=3 LUT5=2 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 147.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y92                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
    SLICE_X350Y92        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/Q
                         net (fo=64, estimated)       6.346     6.441    dut_inst/mux3_1_1/forwardA[1]
    SLR Crossing[0->1]   
    SLICE_X167Y519       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     6.541 f  dut_inst/mux3_1_1/out[14]/O
                         net (fo=1, estimated)        0.104     6.645    dut_inst/cp1/comparatorin1[14]
    SLICE_X167Y519       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.685 f  dut_inst/cp1/out_0_I_156/O
                         net (fo=1, estimated)        0.492     7.177    dut_inst/cp1/out_0_N_12
    SLICE_X159Y510       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     7.216 r  dut_inst/cp1/out_0_I_162/O
                         net (fo=1, routed)           0.008     7.224    dut_inst/cp1/out_0_I_162
    SLICE_X159Y510       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     7.419 r  dut_inst/cp1/out_0_I_35/CO[7]
                         net (fo=1, estimated)        0.028     7.447    dut_inst/cp1/out_0_data_tmp[7]
    SLICE_X159Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.470 r  dut_inst/cp1/out_0_I_75/CO[7]
                         net (fo=1, estimated)        0.028     7.498    dut_inst/cp1/out_0_data_tmp[15]
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     7.595 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, estimated)        6.819    14.414    dut_inst/immgen1/equal
    SLR Crossing[1->3]   
    SLICE_X1Y1013        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039    14.453 r  dut_inst/immgen1/PCSRCID/O
                         net (fo=1, estimated)        1.726    16.179    PCSRCID_c
    G48                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.930    17.109 r  PCSRCID_obuf/O
                         net (fo=0)                   0.000    17.109    PCSRCID
    G48                                                               r  PCSRCID (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  147.900   147.900    
                         output delay                -0.000   147.900    
  -------------------------------------------------------------------
                         required time                        147.900    
                         arrival time                         -17.109    
  -------------------------------------------------------------------
                         slack                                130.791    

Slack (MET) :             130.791ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            PCSRCID
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            147.900ns  (MaxDelay Path 147.900ns)
  Data Path Delay:        17.109ns  (logic 1.558ns (9.104%)  route 15.551ns (90.896%))
  Logic Levels:           8  (CARRY8=3 LUT5=2 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 147.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y92                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
    SLICE_X350Y92        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/Q
                         net (fo=64, estimated)       6.346     6.441    dut_inst/mux3_1_1/forwardA[1]
    SLR Crossing[0->1]   
    SLICE_X167Y519       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     6.541 r  dut_inst/mux3_1_1/out[14]/O
                         net (fo=1, estimated)        0.104     6.645    dut_inst/cp1/comparatorin1[14]
    SLICE_X167Y519       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.685 r  dut_inst/cp1/out_0_I_156/O
                         net (fo=1, estimated)        0.492     7.177    dut_inst/cp1/out_0_N_12
    SLICE_X159Y510       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     7.216 f  dut_inst/cp1/out_0_I_162/O
                         net (fo=1, routed)           0.008     7.224    dut_inst/cp1/out_0_I_162
    SLICE_X159Y510       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     7.419 r  dut_inst/cp1/out_0_I_35/CO[7]
                         net (fo=1, estimated)        0.028     7.447    dut_inst/cp1/out_0_data_tmp[7]
    SLICE_X159Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.470 r  dut_inst/cp1/out_0_I_75/CO[7]
                         net (fo=1, estimated)        0.028     7.498    dut_inst/cp1/out_0_data_tmp[15]
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     7.595 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, estimated)        6.819    14.414    dut_inst/immgen1/equal
    SLR Crossing[1->3]   
    SLICE_X1Y1013        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039    14.453 r  dut_inst/immgen1/PCSRCID/O
                         net (fo=1, estimated)        1.726    16.179    PCSRCID_c
    G48                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.930    17.109 r  PCSRCID_obuf/O
                         net (fo=0)                   0.000    17.109    PCSRCID
    G48                                                               r  PCSRCID (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  147.900   147.900    
                         output delay                -0.000   147.900    
  -------------------------------------------------------------------
                         required time                        147.900    
                         arrival time                         -17.109    
  -------------------------------------------------------------------
                         slack                                130.791    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  hstdm_rxclk_1200_bank69_block1_div2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      239.275ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             239.275ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[17]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            257.400ns  (MaxDelay Path 257.400ns)
  Data Path Delay:        18.125ns  (logic 1.594ns (8.792%)  route 16.531ns (91.208%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 257.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y639                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/C
    SLICE_X350Y639       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/Q
                         net (fo=2, estimated)        7.612     7.708    dut_inst/adder2/PCID[12]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     7.772 r  dut_inst/adder2/out_0_axb_12/O
                         net (fo=1, estimated)        0.227     7.999    dut_inst/adder2/out_0_axb_12
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     8.194 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, estimated)        0.028     8.222    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     8.294 r  dut_inst/adder2/out_0_cry_20/O[0]
                         net (fo=2, estimated)        8.664    16.958    ADDOUTID_63_0_c[17]
    SLR Crossing[3->2]   
    B37                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.167    18.125 r  ADDOUTID_63_0_obuf[17]/O
                         net (fo=0)                   0.000    18.125    ADDOUTID_63_0[17]
    B37                                                               r  ADDOUTID_63_0[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  257.400   257.400    
                         output delay                -0.000   257.400    
  -------------------------------------------------------------------
                         required time                        257.400    
                         arrival time                         -18.125    
  -------------------------------------------------------------------
                         slack                                239.275    

Slack (MET) :             239.275ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[17]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            257.400ns  (MaxDelay Path 257.400ns)
  Data Path Delay:        18.125ns  (logic 1.594ns (8.792%)  route 16.531ns (91.208%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 257.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y639                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/C
    SLICE_X350Y639       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/Q
                         net (fo=2, estimated)        7.612     7.708    dut_inst/adder2/PCID[12]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     7.772 r  dut_inst/adder2/out_0_axb_12/O
                         net (fo=1, estimated)        0.227     7.999    dut_inst/adder2/out_0_axb_12
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     8.194 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, estimated)        0.028     8.222    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     8.294 r  dut_inst/adder2/out_0_cry_20/O[0]
                         net (fo=2, estimated)        8.664    16.958    ADDOUTID_63_0_c[17]
    SLR Crossing[3->2]   
    B37                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.167    18.125 r  ADDOUTID_63_0_obuf[17]/O
                         net (fo=0)                   0.000    18.125    ADDOUTID_63_0[17]
    B37                                                               r  ADDOUTID_63_0[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  257.400   257.400    
                         output delay                -0.000   257.400    
  -------------------------------------------------------------------
                         required time                        257.400    
                         arrival time                         -18.125    
  -------------------------------------------------------------------
                         slack                                239.275    

Slack (MET) :             239.275ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[17]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            257.400ns  (MaxDelay Path 257.400ns)
  Data Path Delay:        18.125ns  (logic 1.594ns (8.792%)  route 16.531ns (91.208%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 257.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y639                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/C
    SLICE_X350Y639       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[0]/Q
                         net (fo=2, estimated)        7.612     7.708    dut_inst/adder2/PCID[12]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     7.772 f  dut_inst/adder2/out_0_axb_12/O
                         net (fo=1, estimated)        0.227     7.999    dut_inst/adder2/out_0_axb_12
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     8.194 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, estimated)        0.028     8.222    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     8.294 r  dut_inst/adder2/out_0_cry_20/O[0]
                         net (fo=2, estimated)        8.664    16.958    ADDOUTID_63_0_c[17]
    SLR Crossing[3->2]   
    B37                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.167    18.125 r  ADDOUTID_63_0_obuf[17]/O
                         net (fo=0)                   0.000    18.125    ADDOUTID_63_0[17]
    B37                                                               r  ADDOUTID_63_0[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  257.400   257.400    
                         output delay                -0.000   257.400    
  -------------------------------------------------------------------
                         required time                        257.400    
                         arrival time                         -18.125    
  -------------------------------------------------------------------
                         slack                                239.275    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  hstdm_rxclk_1200_bank71_block2_div2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      231.777ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             231.777ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            234.500ns  (MaxDelay Path 234.500ns)
  Data Path Delay:        2.723ns  (logic 1.089ns (40.002%)  route 1.634ns (59.998%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 234.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y736                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/C
    SLICE_X350Y736       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/Q
                         net (fo=2, estimated)        1.634     1.730    ADDOUTID_63_0_c[0]
    M37                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.993     2.723 r  ADDOUTID_63_0_obuf[0]/O
                         net (fo=0)                   0.000     2.723    ADDOUTID_63_0[0]
    M37                                                               r  ADDOUTID_63_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  234.500   234.500    
                         output delay                -0.000   234.500    
  -------------------------------------------------------------------
                         required time                        234.500    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                231.777    

Slack (MET) :             231.777ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            234.500ns  (MaxDelay Path 234.500ns)
  Data Path Delay:        2.723ns  (logic 1.089ns (40.002%)  route 1.634ns (59.998%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 234.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y736                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/C
    SLICE_X350Y736       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/Q
                         net (fo=2, estimated)        1.634     1.730    ADDOUTID_63_0_c[0]
    M37                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.993     2.723 f  ADDOUTID_63_0_obuf[0]/O
                         net (fo=0)                   0.000     2.723    ADDOUTID_63_0[0]
    M37                                                               f  ADDOUTID_63_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  234.500   234.500    
                         output delay                -0.000   234.500    
  -------------------------------------------------------------------
                         required time                        234.500    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                231.777    

Slack (MET) :             232.802ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[0]
  Path Group:             **default**
  Path Type:              Max at Fast Process Corner
  Requirement:            234.500ns  (MaxDelay Path 234.500ns)
  Data Path Delay:        1.698ns  (logic 0.744ns (43.831%)  route 0.954ns (56.169%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 234.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y736                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/C
    SLICE_X350Y736       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     0.051 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/Q
                         net (fo=2, estimated)        0.954     1.005    ADDOUTID_63_0_c[0]
    M37                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.693     1.698 r  ADDOUTID_63_0_obuf[0]/O
                         net (fo=0)                   0.000     1.698    ADDOUTID_63_0[0]
    M37                                                               r  ADDOUTID_63_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  234.500   234.500    
                         output delay                -0.000   234.500    
  -------------------------------------------------------------------
                         required time                        234.500    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                232.802    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      119.200ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             119.200ns  (required time - arrival time)
  Source:                 MEMREADMEM
                            (input port)
  Destination:            stall_0
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            124.100ns  (MaxDelay Path 124.100ns)
  Data Path Delay:        4.900ns  (logic 1.601ns (32.673%)  route 3.299ns (67.327%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 124.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B49                                               0.000     0.000 r  MEMREADMEM (IN)
                         net (fo=0)                   0.000     0.000    MEMREADMEM_ibuf/I
    B49                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.559     0.559 r  MEMREADMEM_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.559    MEMREADMEM_ibuf/OUT
    B49                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.559 r  MEMREADMEM_ibuf/IBUFCTRL_INST/O
                         net (fo=3, estimated)        1.656     2.215    dut_inst/hazard1/MEMREADMEM
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     2.328 r  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, estimated)        1.643     3.971    stall_0_c
    H48                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.929     4.900 r  stall_0_obuf/O
                         net (fo=0)                   0.000     4.900    stall_0
    H48                                                               r  stall_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  124.100   124.100    
                         output delay                -0.000   124.100    
  -------------------------------------------------------------------
                         required time                        124.100    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                119.200    

Slack (MET) :             119.200ns  (required time - arrival time)
  Source:                 MEMREADMEM
                            (input port)
  Destination:            stall_0
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            124.100ns  (MaxDelay Path 124.100ns)
  Data Path Delay:        4.900ns  (logic 1.601ns (32.673%)  route 3.299ns (67.327%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 124.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B49                                               0.000     0.000 r  MEMREADMEM (IN)
                         net (fo=0)                   0.000     0.000    MEMREADMEM_ibuf/I
    B49                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.559     0.559 r  MEMREADMEM_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.559    MEMREADMEM_ibuf/OUT
    B49                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.559 r  MEMREADMEM_ibuf/IBUFCTRL_INST/O
                         net (fo=3, estimated)        1.656     2.215    dut_inst/hazard1/MEMREADMEM
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     2.328 r  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, estimated)        1.643     3.971    stall_0_c
    H48                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.929     4.900 r  stall_0_obuf/O
                         net (fo=0)                   0.000     4.900    stall_0
    H48                                                               r  stall_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  124.100   124.100    
                         output delay                -0.000   124.100    
  -------------------------------------------------------------------
                         required time                        124.100    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                119.200    

Slack (MET) :             119.200ns  (required time - arrival time)
  Source:                 MEMREADMEM
                            (input port)
  Destination:            stall_0
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            124.100ns  (MaxDelay Path 124.100ns)
  Data Path Delay:        4.900ns  (logic 1.601ns (32.673%)  route 3.299ns (67.327%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 124.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B49                                               0.000     0.000 f  MEMREADMEM (IN)
                         net (fo=0)                   0.000     0.000    MEMREADMEM_ibuf/I
    B49                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.559     0.559 f  MEMREADMEM_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.559    MEMREADMEM_ibuf/OUT
    B49                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.559 f  MEMREADMEM_ibuf/IBUFCTRL_INST/O
                         net (fo=3, estimated)        1.656     2.215    dut_inst/hazard1/MEMREADMEM
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     2.328 f  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, estimated)        1.643     3.971    stall_0_c
    H48                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.929     4.900 f  stall_0_obuf/O
                         net (fo=0)                   0.000     4.900    stall_0
    H48                                                               f  stall_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  124.100   124.100    
                         output delay                -0.000   124.100    
  -------------------------------------------------------------------
                         required time                        124.100    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                119.200    





