--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml uart.twx uart.ncd -o uart.twr uart.pcf

Design file:              uart.ncd
Physical constraint file: uart.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rd_uart     |    2.454(R)|      SLOW  |   -0.459(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    2.220(R)|      SLOW  |   -0.146(R)|      SLOW  |clk_BUFGP         |   0.000|
rx          |    2.761(R)|      SLOW  |   -0.434(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<0>   |    0.518(R)|      FAST  |    0.483(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<1>   |    0.222(R)|      FAST  |    0.669(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<2>   |    0.493(R)|      FAST  |    0.517(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<3>   |    0.506(R)|      FAST  |    0.269(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<4>   |    0.496(R)|      FAST  |    0.508(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<5>   |    0.353(R)|      FAST  |    0.466(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<6>   |    0.807(R)|      FAST  |    0.178(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<7>   |    0.964(R)|      FAST  |    0.125(R)|      SLOW  |clk_BUFGP         |   0.000|
wr_uart     |    2.517(R)|      SLOW  |   -0.167(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
r_data<0>   |         8.006(R)|      SLOW  |         3.710(R)|      FAST  |clk_BUFGP         |   0.000|
r_data<1>   |         7.937(R)|      SLOW  |         3.676(R)|      FAST  |clk_BUFGP         |   0.000|
r_data<2>   |         7.698(R)|      SLOW  |         3.740(R)|      FAST  |clk_BUFGP         |   0.000|
r_data<3>   |         7.668(R)|      SLOW  |         3.703(R)|      FAST  |clk_BUFGP         |   0.000|
r_data<4>   |         7.879(R)|      SLOW  |         3.670(R)|      FAST  |clk_BUFGP         |   0.000|
r_data<5>   |         7.815(R)|      SLOW  |         3.658(R)|      FAST  |clk_BUFGP         |   0.000|
r_data<6>   |         7.819(R)|      SLOW  |         3.734(R)|      FAST  |clk_BUFGP         |   0.000|
r_data<7>   |         7.760(R)|      SLOW  |         3.758(R)|      FAST  |clk_BUFGP         |   0.000|
rx_empty    |         6.736(R)|      SLOW  |         3.473(R)|      FAST  |clk_BUFGP         |   0.000|
tx          |         7.308(R)|      SLOW  |         3.864(R)|      FAST  |clk_BUFGP         |   0.000|
tx_full     |         6.961(R)|      SLOW  |         3.581(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.049|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 14 12:00:31 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



