// Seed: 1839943190
module module_0;
  wire id_1;
  assign module_1.type_5 = 0;
  assign id_2 = id_1;
  wire id_4;
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    input  tri   id_2,
    id_12,
    output tri0  id_3,
    output tri   id_4,
    input  wor   id_5,
    output logic id_6,
    input  wand  id_7,
    input  tri0  id_8,
    input  logic id_9,
    output tri1  id_10
);
  final begin : LABEL_0
    id_6 <= id_9;
  end
  wire id_13;
  wire id_14;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input  tri  id_1
);
  id_3(
      .id_0(-1'b0), .id_1(1), .id_2(-1), .id_3(id_1), .id_4(1)
  );
  module_0 modCall_1 ();
endmodule
