{
  "status": "ok",
  "message-type": "work",
  "message-version": "1.0.0",
  "message": {
    "indexed": { "date-parts": [[2022, 10, 21]], "date-time": "2022-10-21T05:34:45Z", "timestamp": 1666330485379 },
    "posted": { "date-parts": [[2022, 10, 20]] },
    "reference-count": 0,
    "publisher": "Open Engineering Inc",
    "license": [
      {
        "start": { "date-parts": [[2022, 10, 20]], "date-time": "2022-10-20T00:00:00Z", "timestamp": 1666224000000 },
        "content-version": "unspecified",
        "delay-in-days": 0,
        "URL": "https:\/\/creativecommons.org\/licenses\/by\/4.0"
      }
    ],
    "content-domain": { "domain": [], "crossmark-restriction": false },
    "short-container-title": [],
    "DOI": "10.31224\/2632",
    "type": "posted-content",
    "created": { "date-parts": [[2022, 10, 20]], "date-time": "2022-10-20T20:55:48Z", "timestamp": 1666299348000 },
    "source": "Crossref",
    "is-referenced-by-count": 0,
    "title": ["Study of FPGA logic reconfiguration during operation"],
    "prefix": "10.31224",
    "author": [{ "given": "Yoji", "family": "Yamato", "sequence": "first", "affiliation": [] }],
    "member": "33966",
    "container-title": [],
    "original-title": [],
    "deposited": { "date-parts": [[2022, 10, 20]], "date-time": "2022-10-20T20:55:49Z", "timestamp": 1666299349000 },
    "score": 1,
    "resource": { "primary": { "URL": "https:\/\/engrxiv.org\/preprint\/view\/2632\/version\/3806" } },
    "subtitle": [],
    "short-title": [],
    "issued": { "date-parts": [[2022, 10, 20]] },
    "references-count": 0,
    "URL": "https:\/\/doi.org\/10.31224\/2632",
    "relation": {},
    "subject": [],
    "published": { "date-parts": [[2022, 10, 20]] },
    "subtype": "preprint"
  }
}
