============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Wed Sep 18 10:59:12 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 59 trigger nets, 59 data nets.
KIT-1004 : Chipwatcher code = 0011110101011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=59,BUS_CTRL_NUM=146,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01101110}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=168) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=168) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=59,BUS_CTRL_NUM=146,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01101110}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=59,BUS_CTRL_NUM=146,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01101110}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=59,BUS_CTRL_NUM=146,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01101110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=168)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=168)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=59,BUS_CTRL_NUM=146,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01101110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=59,BUS_CTRL_NUM=146,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01101110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2348/31 useful/useless nets, 1253/17 useful/useless insts
SYN-1016 : Merged 37 instances.
SYN-1032 : 1940/6 useful/useless nets, 1784/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1924/16 useful/useless nets, 1772/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 531 better
SYN-1014 : Optimize round 2
SYN-1032 : 1504/60 useful/useless nets, 1352/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.501895s wall, 0.671875s user + 0.828125s system = 1.500000s CPU (99.9%)

RUN-1004 : used memory is 114 MB, reserved memory is 84 MB, peak memory is 115 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1528/225 useful/useless nets, 1402/63 useful/useless insts
SYN-1016 : Merged 22 instances.
SYN-2571 : Optimize after map_dsp, round 1, 310 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 56 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 2095/4 useful/useless nets, 1969/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8168, tnet num: 2095, tinst num: 1968, tnode num: 10326, tedge num: 12178.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 347 (3.37), #lev = 7 (1.59)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 319 (3.34), #lev = 6 (1.57)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 656 instances into 319 LUTs, name keeping = 74%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 495 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 164 adder to BLE ...
SYN-4008 : Packed 164 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.385823s wall, 1.406250s user + 0.984375s system = 2.390625s CPU (100.2%)

RUN-1004 : used memory is 121 MB, reserved memory is 89 MB, peak memory is 139 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 WARNING: The kept net U2_control/angle[23] will be merged to another kept net U2_control/data_out[23]
SYN-5055 WARNING: The kept net U2_control/angle[22] will be merged to another kept net U2_control/data_out[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (204 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (354 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1321 instances
RUN-0007 : 502 luts, 620 seqs, 101 mslices, 53 lslices, 11 pads, 27 brams, 0 dsps
RUN-1001 : There are total 1488 nets
RUN-1001 : 709 nets have 2 pins
RUN-1001 : 652 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     267     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     350     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1319 instances, 502 luts, 620 seqs, 154 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6775, tnet num: 1486, tinst num: 1319, tnode num: 9154, tedge num: 11201.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1486 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.089417s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (87.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 402567
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1319.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 318932, overlap = 60.75
PHY-3002 : Step(2): len = 269131, overlap = 60.75
PHY-3002 : Step(3): len = 237846, overlap = 60.75
PHY-3002 : Step(4): len = 218332, overlap = 60.75
PHY-3002 : Step(5): len = 198135, overlap = 58.5
PHY-3002 : Step(6): len = 179941, overlap = 60.75
PHY-3002 : Step(7): len = 161109, overlap = 60.75
PHY-3002 : Step(8): len = 145672, overlap = 60.75
PHY-3002 : Step(9): len = 131571, overlap = 60.75
PHY-3002 : Step(10): len = 120970, overlap = 60.75
PHY-3002 : Step(11): len = 111426, overlap = 61.375
PHY-3002 : Step(12): len = 100850, overlap = 60.75
PHY-3002 : Step(13): len = 93752, overlap = 60.75
PHY-3002 : Step(14): len = 88650, overlap = 60.75
PHY-3002 : Step(15): len = 78681.7, overlap = 60.875
PHY-3002 : Step(16): len = 73166.1, overlap = 61.8125
PHY-3002 : Step(17): len = 70082.3, overlap = 61.4375
PHY-3002 : Step(18): len = 64532.2, overlap = 60.75
PHY-3002 : Step(19): len = 62012.8, overlap = 60.875
PHY-3002 : Step(20): len = 59135.4, overlap = 60.75
PHY-3002 : Step(21): len = 56129.7, overlap = 60.75
PHY-3002 : Step(22): len = 53489.8, overlap = 61.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91246e-06
PHY-3002 : Step(23): len = 52161.8, overlap = 61.4375
PHY-3002 : Step(24): len = 51504.1, overlap = 61.625
PHY-3002 : Step(25): len = 51864.4, overlap = 61.75
PHY-3002 : Step(26): len = 52437.3, overlap = 59.8125
PHY-3002 : Step(27): len = 50587.9, overlap = 55.375
PHY-3002 : Step(28): len = 49608.7, overlap = 51.25
PHY-3002 : Step(29): len = 48854.6, overlap = 56.2188
PHY-3002 : Step(30): len = 47157.6, overlap = 56.75
PHY-3002 : Step(31): len = 46415.2, overlap = 55.0312
PHY-3002 : Step(32): len = 44672.3, overlap = 55.0312
PHY-3002 : Step(33): len = 43657.2, overlap = 48.2812
PHY-3002 : Step(34): len = 40677.2, overlap = 50.6875
PHY-3002 : Step(35): len = 39226.8, overlap = 47.6875
PHY-3002 : Step(36): len = 36433.5, overlap = 51.4375
PHY-3002 : Step(37): len = 34192.2, overlap = 50.6875
PHY-3002 : Step(38): len = 32453.9, overlap = 47.375
PHY-3002 : Step(39): len = 31053.1, overlap = 52.75
PHY-3002 : Step(40): len = 29608.3, overlap = 60.5938
PHY-3002 : Step(41): len = 28944.6, overlap = 58.25
PHY-3002 : Step(42): len = 28344.3, overlap = 59.8438
PHY-3002 : Step(43): len = 27978.3, overlap = 58.5
PHY-3002 : Step(44): len = 27423.4, overlap = 57
PHY-3002 : Step(45): len = 27371.2, overlap = 59.5625
PHY-3002 : Step(46): len = 27002.7, overlap = 59.9688
PHY-3002 : Step(47): len = 26655.8, overlap = 60.1562
PHY-3002 : Step(48): len = 26233.8, overlap = 65.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.82491e-06
PHY-3002 : Step(49): len = 26343.5, overlap = 65.625
PHY-3002 : Step(50): len = 26351.1, overlap = 61.0625
PHY-3002 : Step(51): len = 26367.4, overlap = 61.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.56498e-05
PHY-3002 : Step(52): len = 26598.7, overlap = 52.0625
PHY-3002 : Step(53): len = 26614.3, overlap = 52
PHY-3002 : Step(54): len = 26737.2, overlap = 52
PHY-3002 : Step(55): len = 26756.3, overlap = 52.25
PHY-3002 : Step(56): len = 26899.4, overlap = 52.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004285s wall, 0.000000s user + 0.078125s system = 0.078125s CPU (1823.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1486 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023920s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.55376e-06
PHY-3002 : Step(57): len = 35915.2, overlap = 27.2812
PHY-3002 : Step(58): len = 36121.9, overlap = 26.6875
PHY-3002 : Step(59): len = 36174.6, overlap = 25.2812
PHY-3002 : Step(60): len = 36438, overlap = 23.625
PHY-3002 : Step(61): len = 36480.7, overlap = 23.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.11075e-05
PHY-3002 : Step(62): len = 36136.4, overlap = 22.9375
PHY-3002 : Step(63): len = 36079.5, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.2215e-05
PHY-3002 : Step(64): len = 35961.7, overlap = 22.875
PHY-3002 : Step(65): len = 35963.5, overlap = 22.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1486 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034093s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.43201e-05
PHY-3002 : Step(66): len = 36037, overlap = 60
PHY-3002 : Step(67): len = 36151.9, overlap = 59.5625
PHY-3002 : Step(68): len = 36744.6, overlap = 65
PHY-3002 : Step(69): len = 37455.4, overlap = 60.6875
PHY-3002 : Step(70): len = 38261.6, overlap = 54.25
PHY-3002 : Step(71): len = 38021, overlap = 54.375
PHY-3002 : Step(72): len = 37733.1, overlap = 54.125
PHY-3002 : Step(73): len = 37611, overlap = 53.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.86402e-05
PHY-3002 : Step(74): len = 37453.7, overlap = 52.8125
PHY-3002 : Step(75): len = 37465.8, overlap = 53.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.72804e-05
PHY-3002 : Step(76): len = 37800.9, overlap = 52.6562
PHY-3002 : Step(77): len = 37967.4, overlap = 52.6875
PHY-3002 : Step(78): len = 38989.9, overlap = 47.0312
PHY-3002 : Step(79): len = 39999.8, overlap = 39.375
PHY-3002 : Step(80): len = 40006.9, overlap = 36.0938
PHY-3002 : Step(81): len = 40004.6, overlap = 36.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000194561
PHY-3002 : Step(82): len = 39771.8, overlap = 36.75
PHY-3002 : Step(83): len = 39732.2, overlap = 36.6562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000389122
PHY-3002 : Step(84): len = 39834, overlap = 34.9062
PHY-3002 : Step(85): len = 39886.4, overlap = 34.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000778243
PHY-3002 : Step(86): len = 40197.2, overlap = 31
PHY-3002 : Step(87): len = 40474.2, overlap = 29.3125
PHY-3002 : Step(88): len = 41325.3, overlap = 25.5
PHY-3002 : Step(89): len = 41423.3, overlap = 26
PHY-3002 : Step(90): len = 41500.2, overlap = 27.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00155649
PHY-3002 : Step(91): len = 41502.5, overlap = 26.2188
PHY-3002 : Step(92): len = 41507.8, overlap = 25.9688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00311297
PHY-3002 : Step(93): len = 41520, overlap = 26.0312
PHY-3002 : Step(94): len = 41551.7, overlap = 25.9062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00622595
PHY-3002 : Step(95): len = 41620.1, overlap = 25.7812
PHY-3002 : Step(96): len = 41682.8, overlap = 25.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0114685
PHY-3002 : Step(97): len = 41737.2, overlap = 25.4062
PHY-3002 : Step(98): len = 41782.4, overlap = 25.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0229369
PHY-3002 : Step(99): len = 41837.2, overlap = 25.0625
PHY-3002 : Step(100): len = 41838.6, overlap = 24.8125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0458739
PHY-3002 : Step(101): len = 41850, overlap = 24.625
PHY-3002 : Step(102): len = 41858.7, overlap = 24.5938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6775, tnet num: 1486, tinst num: 1319, tnode num: 9154, tedge num: 11201.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 74.62 peak overflow 3.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1488.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53432, over cnt = 206(0%), over = 657, worst = 13
PHY-1001 : End global iterations;  0.117244s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (213.2%)

PHY-1001 : Congestion index: top1 = 35.30, top5 = 21.92, top10 = 14.86, top15 = 10.66.
PHY-1001 : End incremental global routing;  0.161890s wall, 0.203125s user + 0.093750s system = 0.296875s CPU (183.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1486 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.048730s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.2%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1302 has valid locations, 27 needs to be replaced
PHY-3001 : design contains 1345 instances, 502 luts, 646 seqs, 154 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 42141.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6879, tnet num: 1512, tinst num: 1345, tnode num: 9336, tedge num: 11357.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1512 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166243s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(103): len = 42857.7, overlap = 1.25
PHY-3002 : Step(104): len = 43249, overlap = 1.25
PHY-3002 : Step(105): len = 43610.3, overlap = 1.5
PHY-3002 : Step(106): len = 43691.6, overlap = 1.4375
PHY-3002 : Step(107): len = 43701.6, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1512 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024661s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (126.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00247505
PHY-3002 : Step(108): len = 43639.2, overlap = 24.9062
PHY-3002 : Step(109): len = 43639.2, overlap = 24.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0049501
PHY-3002 : Step(110): len = 43604.4, overlap = 24.9062
PHY-3002 : Step(111): len = 43604.4, overlap = 24.9062
PHY-3001 : Final: Len = 43604.4, Over = 24.9062
PHY-3001 : End incremental placement;  0.355830s wall, 0.343750s user + 0.312500s system = 0.656250s CPU (184.4%)

OPT-1001 : Total overflow 75.44 peak overflow 3.84
OPT-1001 : End high-fanout net optimization;  0.600560s wall, 0.812500s user + 0.406250s system = 1.218750s CPU (202.9%)

OPT-1001 : Current memory(MB): used = 183, reserve = 151, peak = 183.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1015/1514.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55352, over cnt = 205(0%), over = 644, worst = 13
PHY-1002 : len = 58104, over cnt = 137(0%), over = 345, worst = 13
PHY-1002 : len = 61608, over cnt = 35(0%), over = 60, worst = 6
PHY-1002 : len = 62552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.100744s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (108.6%)

PHY-1001 : Congestion index: top1 = 33.02, top5 = 22.27, top10 = 16.18, top15 = 11.98.
OPT-1001 : End congestion update;  0.132667s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (94.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1512 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033290s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.9%)

OPT-0007 : Start: WNS 219 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 219 TNS 0 NUM_FEPS 0 with 6 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 219 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.168159s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (92.9%)

OPT-1001 : Current memory(MB): used = 180, reserve = 150, peak = 183.
OPT-1001 : End physical optimization;  0.862882s wall, 1.046875s user + 0.421875s system = 1.468750s CPU (170.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 502 LUT to BLE ...
SYN-4008 : Packed 502 LUT and 159 SEQ to BLE.
SYN-4003 : Packing 487 remaining SEQ's ...
SYN-4005 : Packed 276 SEQ with LUT/SLICE
SYN-4006 : 91 single LUT's are left
SYN-4006 : 211 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 713/982 primitive instances ...
PHY-3001 : End packing;  0.030581s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.2%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 599 instances
RUN-1001 : 277 mslices, 277 lslices, 11 pads, 27 brams, 0 dsps
RUN-1001 : There are total 1361 nets
RUN-1001 : 542 nets have 2 pins
RUN-1001 : 686 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 597 instances, 554 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 44241.2, Over = 41.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5953, tnet num: 1359, tinst num: 597, tnode num: 7708, tedge num: 10113.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.100160s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (109.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.42111e-05
PHY-3002 : Step(112): len = 43761.8, overlap = 40.75
PHY-3002 : Step(113): len = 43735.5, overlap = 41.75
PHY-3002 : Step(114): len = 43446.3, overlap = 43.25
PHY-3002 : Step(115): len = 43289.9, overlap = 45.5
PHY-3002 : Step(116): len = 43165.4, overlap = 46
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.84223e-05
PHY-3002 : Step(117): len = 43417.7, overlap = 45
PHY-3002 : Step(118): len = 43965.2, overlap = 44.25
PHY-3002 : Step(119): len = 44429.9, overlap = 42.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000176845
PHY-3002 : Step(120): len = 44480.9, overlap = 42.25
PHY-3002 : Step(121): len = 44686.2, overlap = 41.75
PHY-3002 : Step(122): len = 44844.3, overlap = 41.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.134818s wall, 0.125000s user + 0.468750s system = 0.593750s CPU (440.4%)

PHY-3001 : Trial Legalized: Len = 57432.9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022163s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (141.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000915693
PHY-3002 : Step(123): len = 54457.2, overlap = 5
PHY-3002 : Step(124): len = 52272.8, overlap = 9.25
PHY-3002 : Step(125): len = 51038.7, overlap = 12
PHY-3002 : Step(126): len = 50063.9, overlap = 13
PHY-3002 : Step(127): len = 49304.4, overlap = 14
PHY-3002 : Step(128): len = 48923.9, overlap = 15.75
PHY-3002 : Step(129): len = 48620.7, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00183139
PHY-3002 : Step(130): len = 48693.5, overlap = 18.25
PHY-3002 : Step(131): len = 48804.3, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00366277
PHY-3002 : Step(132): len = 48834.4, overlap = 16.5
PHY-3002 : Step(133): len = 48848.7, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004581s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 53717.2, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003858s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (405.0%)

PHY-3001 : 16 instances has been re-located, deltaX = 5, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 54109.2, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5953, tnet num: 1359, tinst num: 597, tnode num: 7708, tedge num: 10113.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 61/1361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69032, over cnt = 184(0%), over = 267, worst = 4
PHY-1002 : len = 69736, over cnt = 130(0%), over = 169, worst = 4
PHY-1002 : len = 71512, over cnt = 19(0%), over = 21, worst = 3
PHY-1002 : len = 71704, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 71864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.178395s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (166.4%)

PHY-1001 : Congestion index: top1 = 31.31, top5 = 23.25, top10 = 17.88, top15 = 13.75.
PHY-1001 : End incremental global routing;  0.215846s wall, 0.250000s user + 0.093750s system = 0.343750s CPU (159.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025713s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.256979s wall, 0.281250s user + 0.093750s system = 0.375000s CPU (145.9%)

OPT-1001 : Current memory(MB): used = 181, reserve = 150, peak = 183.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1205/1361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 71864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003282s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.31, top5 = 23.25, top10 = 17.88, top15 = 13.75.
OPT-1001 : End congestion update;  0.034716s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (135.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021072s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.2%)

OPT-0007 : Start: WNS 68 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 581 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 597 instances, 554 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 54140.2, Over = 0
PHY-3001 : End spreading;  0.002952s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 54140.2, Over = 0
PHY-3001 : End incremental legalization;  0.022962s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.0%)

OPT-0007 : Iter 1: improved WNS 195 TNS 0 NUM_FEPS 0 with 1 cells processed and 150 slack improved
OPT-0007 : Iter 2: improved WNS 195 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.085874s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (127.4%)

OPT-1001 : Current memory(MB): used = 185, reserve = 154, peak = 185.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019163s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1201/1361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 71872, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 71832, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 71848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016324s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.7%)

PHY-1001 : Congestion index: top1 = 31.03, top5 = 23.18, top10 = 17.85, top15 = 13.73.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019529s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 195 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 30.620690
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 195ps with logic level 6 
RUN-1001 :       #2 path slack 258ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 581 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 597 instances, 554 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 54140.2, Over = 0
PHY-3001 : End spreading;  0.002677s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 54140.2, Over = 0
PHY-3001 : End incremental legalization;  0.022741s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (137.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019063s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.0%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1204/1361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 71848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.03, top5 = 23.18, top10 = 17.85, top15 = 13.73.
OPT-1001 : End congestion update;  0.034113s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (137.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019566s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.9%)

OPT-0007 : Start: WNS 195 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 195 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.054308s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (115.1%)

OPT-1001 : Current memory(MB): used = 186, reserve = 155, peak = 186.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1204/1361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 71848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005868s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.03, top5 = 23.18, top10 = 17.85, top15 = 13.73.
OPT-1001 : End congestion update;  0.048689s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030525s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.4%)

OPT-0007 : Start: WNS 195 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 581 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 597 instances, 554 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 54234.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002824s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 54282.2, Over = 0
PHY-3001 : End incremental legalization;  0.028955s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (431.7%)

OPT-0007 : Iter 1: improved WNS 195 TNS 0 NUM_FEPS 0 with 1 cells processed and 31 slack improved
OPT-0007 : Iter 2: improved WNS 195 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 195 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.119746s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (182.7%)

OPT-1001 : Current memory(MB): used = 186, reserve = 155, peak = 187.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018634s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 186, reserve = 155, peak = 187.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017345s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.1%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1193/1361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 71944, over cnt = 7(0%), over = 12, worst = 5
PHY-1002 : len = 72008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015104s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (206.9%)

PHY-1001 : Congestion index: top1 = 31.31, top5 = 23.27, top10 = 17.92, top15 = 13.77.
RUN-1001 : End congestion update;  0.045950s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (136.0%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.063439s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (123.1%)

OPT-1001 : Current memory(MB): used = 186, reserve = 155, peak = 187.
OPT-1001 : End physical optimization;  0.868292s wall, 0.906250s user + 0.203125s system = 1.109375s CPU (127.8%)

RUN-1003 : finish command "place" in  5.029640s wall, 7.421875s user + 8.000000s system = 15.421875s CPU (306.6%)

RUN-1004 : used memory is 168 MB, reserved memory is 136 MB, peak memory is 187 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240918_105912.log"
