<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\wu\Desktop\gw_dds\DDS\src\dds.v<br>
C:\Users\wu\Desktop\gw_dds\DDS\src\gowin_prom\gowin_prom.v<br>
C:\Users\wu\Desktop\gw_dds\DDS\src\key_control.v<br>
C:\Users\wu\Desktop\gw_dds\DDS\src\key_filter.v<br>
C:\Users\wu\Desktop\gw_dds\DDS\src\top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Version</td>
<td>GowinSynthesis V1.9.7.03Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jun 07 14:12:52 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top_dds</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.305s, Peak memory usage = 63.781MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 63.781MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 63.781MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 63.781MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 63.781MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 63.781MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 63.781MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 63.781MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 63.781MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 63.781MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 63.781MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.414s, Peak memory usage = 78.781MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.033s, Peak memory usage = 78.781MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.417s, Peak memory usage = 78.781MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.667s, Elapsed time = 0h 0m 1s, Peak memory usage = 78.781MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>31</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>253</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>47</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>130</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>60</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>74</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>53</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>264</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>264</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>4</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>339(75 LUTs, 264 ALUs) / 1152</td>
<td>29%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>253 / 945</td>
<td>27%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 945</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>253 / 945</td>
<td>27%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>4 / 4</td>
<td>100%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>100.0(MHz)</td>
<td>80.1(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_fre_l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_FREQ_CTRL_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_control_inst/ch2_fre_l_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>key_control_inst/ch2_fre_l_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n379_s/I1</td>
</tr>
<tr>
<td>3.328</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n379_s/COUT</td>
</tr>
<tr>
<td>3.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n378_s/CIN</td>
</tr>
<tr>
<td>3.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n378_s/COUT</td>
</tr>
<tr>
<td>3.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n377_s/CIN</td>
</tr>
<tr>
<td>3.442</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n377_s/COUT</td>
</tr>
<tr>
<td>3.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3651_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.005</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3651_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.485</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n376_s/I0</td>
</tr>
<tr>
<td>5.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n376_s/COUT</td>
</tr>
<tr>
<td>5.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3652_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3652_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>6.486</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n375_s/I0</td>
</tr>
<tr>
<td>7.444</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n375_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n374_s/CIN</td>
</tr>
<tr>
<td>7.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n374_s/COUT</td>
</tr>
<tr>
<td>7.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>7.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>7.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>7.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>7.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>7.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>7.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>7.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>7.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>8.349</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>8.829</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n368_s/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n368_s/COUT</td>
</tr>
<tr>
<td>9.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n367_s/CIN</td>
</tr>
<tr>
<td>9.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n367_s/COUT</td>
</tr>
<tr>
<td>9.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n366_s/CIN</td>
</tr>
<tr>
<td>10.407</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n366_s/SUM</td>
</tr>
<tr>
<td>10.887</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n391_s/I1</td>
</tr>
<tr>
<td>11.932</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n391_s/COUT</td>
</tr>
<tr>
<td>11.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n390_s/CIN</td>
</tr>
<tr>
<td>11.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n390_s/COUT</td>
</tr>
<tr>
<td>11.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n389_s/CIN</td>
</tr>
<tr>
<td>12.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n389_s/COUT</td>
</tr>
<tr>
<td>12.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n388_s/CIN</td>
</tr>
<tr>
<td>12.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n388_s/COUT</td>
</tr>
<tr>
<td>12.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n387_s/CIN</td>
</tr>
<tr>
<td>12.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n387_s/COUT</td>
</tr>
<tr>
<td>12.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n386_s/CIN</td>
</tr>
<tr>
<td>12.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n386_s/COUT</td>
</tr>
<tr>
<td>12.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n385_s/CIN</td>
</tr>
<tr>
<td>12.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n385_s/COUT</td>
</tr>
<tr>
<td>12.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n384_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n384_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n383_s/CIN</td>
</tr>
<tr>
<td>12.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n383_s/COUT</td>
</tr>
<tr>
<td>12.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n382_s/CIN</td>
</tr>
<tr>
<td>12.951</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n382_s/SUM</td>
</tr>
<tr>
<td>13.431</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/ch2_FREQ_CTRL_23_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_control_inst/ch2_FREQ_CTRL_23_s0/CLK</td>
</tr>
<tr>
<td>10.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>key_control_inst/ch2_FREQ_CTRL_23_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.748, 72.379%; route: 2.880, 23.829%; tC2Q: 0.458, 3.792%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_control_inst/ch1_fre_l_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>key_control_inst/ch1_fre_l_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n314_s/I1</td>
</tr>
<tr>
<td>3.328</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n314_s/COUT</td>
</tr>
<tr>
<td>3.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n313_s/CIN</td>
</tr>
<tr>
<td>3.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n313_s/COUT</td>
</tr>
<tr>
<td>3.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n312_s/CIN</td>
</tr>
<tr>
<td>3.442</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n312_s/COUT</td>
</tr>
<tr>
<td>3.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3001_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.005</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3001_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.485</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n311_s/I0</td>
</tr>
<tr>
<td>5.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n311_s/COUT</td>
</tr>
<tr>
<td>5.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3002_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3002_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>6.486</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n310_s/I0</td>
</tr>
<tr>
<td>7.444</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n310_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n309_s/CIN</td>
</tr>
<tr>
<td>7.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n309_s/COUT</td>
</tr>
<tr>
<td>7.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3003_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>7.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3003_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>7.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3003_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3003_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>7.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3003_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>7.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3003_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>7.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3003_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>7.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3003_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>7.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3003_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>7.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3003_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3003_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>8.349</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3003_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>8.829</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n303_s/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n303_s/COUT</td>
</tr>
<tr>
<td>9.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n302_s/CIN</td>
</tr>
<tr>
<td>9.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n302_s/COUT</td>
</tr>
<tr>
<td>9.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n301_s/CIN</td>
</tr>
<tr>
<td>10.407</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n301_s/SUM</td>
</tr>
<tr>
<td>10.887</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n326_s/I1</td>
</tr>
<tr>
<td>11.932</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n326_s/COUT</td>
</tr>
<tr>
<td>11.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n325_s/CIN</td>
</tr>
<tr>
<td>11.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n325_s/COUT</td>
</tr>
<tr>
<td>11.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n324_s/CIN</td>
</tr>
<tr>
<td>12.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n324_s/COUT</td>
</tr>
<tr>
<td>12.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n323_s/CIN</td>
</tr>
<tr>
<td>12.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n323_s/COUT</td>
</tr>
<tr>
<td>12.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n322_s/CIN</td>
</tr>
<tr>
<td>12.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n322_s/COUT</td>
</tr>
<tr>
<td>12.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n321_s/CIN</td>
</tr>
<tr>
<td>12.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n321_s/COUT</td>
</tr>
<tr>
<td>12.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n320_s/CIN</td>
</tr>
<tr>
<td>12.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n320_s/COUT</td>
</tr>
<tr>
<td>12.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n319_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n319_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n318_s/CIN</td>
</tr>
<tr>
<td>12.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n318_s/COUT</td>
</tr>
<tr>
<td>12.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n317_s/CIN</td>
</tr>
<tr>
<td>12.951</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n317_s/SUM</td>
</tr>
<tr>
<td>13.431</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/ch1_FREQ_CTRL_23_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_control_inst/ch1_FREQ_CTRL_23_s0/CLK</td>
</tr>
<tr>
<td>10.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>key_control_inst/ch1_FREQ_CTRL_23_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.748, 72.379%; route: 2.880, 23.829%; tC2Q: 0.458, 3.792%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_fre_l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_FREQ_CTRL_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_control_inst/ch2_fre_l_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>key_control_inst/ch2_fre_l_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n379_s/I1</td>
</tr>
<tr>
<td>3.328</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n379_s/COUT</td>
</tr>
<tr>
<td>3.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n378_s/CIN</td>
</tr>
<tr>
<td>3.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n378_s/COUT</td>
</tr>
<tr>
<td>3.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n377_s/CIN</td>
</tr>
<tr>
<td>3.442</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n377_s/COUT</td>
</tr>
<tr>
<td>3.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3651_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.005</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3651_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.485</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n376_s/I0</td>
</tr>
<tr>
<td>5.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n376_s/COUT</td>
</tr>
<tr>
<td>5.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3652_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3652_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>6.486</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n375_s/I0</td>
</tr>
<tr>
<td>7.444</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n375_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n374_s/CIN</td>
</tr>
<tr>
<td>7.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n374_s/COUT</td>
</tr>
<tr>
<td>7.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>7.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>7.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>7.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>7.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>7.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>7.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>7.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>7.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>8.349</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>8.829</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n368_s/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n368_s/COUT</td>
</tr>
<tr>
<td>9.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n367_s/CIN</td>
</tr>
<tr>
<td>9.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n367_s/COUT</td>
</tr>
<tr>
<td>9.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n366_s/CIN</td>
</tr>
<tr>
<td>10.407</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n366_s/SUM</td>
</tr>
<tr>
<td>10.887</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n391_s/I1</td>
</tr>
<tr>
<td>11.932</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n391_s/COUT</td>
</tr>
<tr>
<td>11.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n390_s/CIN</td>
</tr>
<tr>
<td>11.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n390_s/COUT</td>
</tr>
<tr>
<td>11.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n389_s/CIN</td>
</tr>
<tr>
<td>12.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n389_s/COUT</td>
</tr>
<tr>
<td>12.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n388_s/CIN</td>
</tr>
<tr>
<td>12.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n388_s/COUT</td>
</tr>
<tr>
<td>12.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n387_s/CIN</td>
</tr>
<tr>
<td>12.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n387_s/COUT</td>
</tr>
<tr>
<td>12.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n386_s/CIN</td>
</tr>
<tr>
<td>12.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n386_s/COUT</td>
</tr>
<tr>
<td>12.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n385_s/CIN</td>
</tr>
<tr>
<td>12.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n385_s/COUT</td>
</tr>
<tr>
<td>12.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n384_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n384_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n383_s/CIN</td>
</tr>
<tr>
<td>12.894</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n383_s/SUM</td>
</tr>
<tr>
<td>13.374</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/ch2_FREQ_CTRL_22_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_control_inst/ch2_FREQ_CTRL_22_s0/CLK</td>
</tr>
<tr>
<td>10.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>key_control_inst/ch2_FREQ_CTRL_22_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.691, 72.249%; route: 2.880, 23.941%; tC2Q: 0.458, 3.810%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_control_inst/ch1_fre_l_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>key_control_inst/ch1_fre_l_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n314_s/I1</td>
</tr>
<tr>
<td>3.328</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n314_s/COUT</td>
</tr>
<tr>
<td>3.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n313_s/CIN</td>
</tr>
<tr>
<td>3.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n313_s/COUT</td>
</tr>
<tr>
<td>3.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n312_s/CIN</td>
</tr>
<tr>
<td>3.442</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n312_s/COUT</td>
</tr>
<tr>
<td>3.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3001_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.005</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3001_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.485</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n311_s/I0</td>
</tr>
<tr>
<td>5.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n311_s/COUT</td>
</tr>
<tr>
<td>5.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3002_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3002_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>6.486</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n310_s/I0</td>
</tr>
<tr>
<td>7.444</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n310_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n309_s/CIN</td>
</tr>
<tr>
<td>7.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n309_s/COUT</td>
</tr>
<tr>
<td>7.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3003_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>7.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3003_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>7.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3003_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3003_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>7.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3003_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>7.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3003_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>7.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3003_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>7.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3003_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>7.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3003_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>7.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3003_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3003_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>8.349</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3003_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>8.829</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n303_s/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n303_s/COUT</td>
</tr>
<tr>
<td>9.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n302_s/CIN</td>
</tr>
<tr>
<td>9.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n302_s/COUT</td>
</tr>
<tr>
<td>9.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n301_s/CIN</td>
</tr>
<tr>
<td>10.407</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n301_s/SUM</td>
</tr>
<tr>
<td>10.887</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n326_s/I1</td>
</tr>
<tr>
<td>11.932</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n326_s/COUT</td>
</tr>
<tr>
<td>11.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n325_s/CIN</td>
</tr>
<tr>
<td>11.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n325_s/COUT</td>
</tr>
<tr>
<td>11.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n324_s/CIN</td>
</tr>
<tr>
<td>12.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n324_s/COUT</td>
</tr>
<tr>
<td>12.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n323_s/CIN</td>
</tr>
<tr>
<td>12.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n323_s/COUT</td>
</tr>
<tr>
<td>12.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n322_s/CIN</td>
</tr>
<tr>
<td>12.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n322_s/COUT</td>
</tr>
<tr>
<td>12.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n321_s/CIN</td>
</tr>
<tr>
<td>12.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n321_s/COUT</td>
</tr>
<tr>
<td>12.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n320_s/CIN</td>
</tr>
<tr>
<td>12.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n320_s/COUT</td>
</tr>
<tr>
<td>12.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n319_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n319_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n318_s/CIN</td>
</tr>
<tr>
<td>12.894</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n318_s/SUM</td>
</tr>
<tr>
<td>13.374</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/ch1_FREQ_CTRL_22_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_control_inst/ch1_FREQ_CTRL_22_s0/CLK</td>
</tr>
<tr>
<td>10.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>key_control_inst/ch1_FREQ_CTRL_22_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.691, 72.249%; route: 2.880, 23.941%; tC2Q: 0.458, 3.810%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_fre_l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_FREQ_CTRL_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_control_inst/ch2_fre_l_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>key_control_inst/ch2_fre_l_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n379_s/I1</td>
</tr>
<tr>
<td>3.328</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n379_s/COUT</td>
</tr>
<tr>
<td>3.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n378_s/CIN</td>
</tr>
<tr>
<td>3.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n378_s/COUT</td>
</tr>
<tr>
<td>3.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n377_s/CIN</td>
</tr>
<tr>
<td>3.442</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n377_s/COUT</td>
</tr>
<tr>
<td>3.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3651_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.005</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3651_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.485</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n376_s/I0</td>
</tr>
<tr>
<td>5.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n376_s/COUT</td>
</tr>
<tr>
<td>5.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3652_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3652_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>6.486</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n375_s/I0</td>
</tr>
<tr>
<td>7.444</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n375_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n374_s/CIN</td>
</tr>
<tr>
<td>7.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n374_s/COUT</td>
</tr>
<tr>
<td>7.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>7.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>7.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>7.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>7.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>7.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>7.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>7.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>7.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n3653_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>8.349</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n3653_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>8.829</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n368_s/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n368_s/COUT</td>
</tr>
<tr>
<td>9.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n367_s/CIN</td>
</tr>
<tr>
<td>9.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n367_s/COUT</td>
</tr>
<tr>
<td>9.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n366_s/CIN</td>
</tr>
<tr>
<td>10.407</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n366_s/SUM</td>
</tr>
<tr>
<td>10.887</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n391_s/I1</td>
</tr>
<tr>
<td>11.932</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n391_s/COUT</td>
</tr>
<tr>
<td>11.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n390_s/CIN</td>
</tr>
<tr>
<td>11.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n390_s/COUT</td>
</tr>
<tr>
<td>11.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n389_s/CIN</td>
</tr>
<tr>
<td>12.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n389_s/COUT</td>
</tr>
<tr>
<td>12.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n388_s/CIN</td>
</tr>
<tr>
<td>12.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n388_s/COUT</td>
</tr>
<tr>
<td>12.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n387_s/CIN</td>
</tr>
<tr>
<td>12.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n387_s/COUT</td>
</tr>
<tr>
<td>12.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n386_s/CIN</td>
</tr>
<tr>
<td>12.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n386_s/COUT</td>
</tr>
<tr>
<td>12.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n385_s/CIN</td>
</tr>
<tr>
<td>12.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n385_s/COUT</td>
</tr>
<tr>
<td>12.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>key_control_inst/n384_s/CIN</td>
</tr>
<tr>
<td>12.837</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/n384_s/SUM</td>
</tr>
<tr>
<td>13.317</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>key_control_inst/ch2_FREQ_CTRL_21_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_control_inst/ch2_FREQ_CTRL_21_s0/CLK</td>
</tr>
<tr>
<td>10.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>key_control_inst/ch2_FREQ_CTRL_21_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.634, 72.117%; route: 2.880, 24.055%; tC2Q: 0.458, 3.828%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
