
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.935968                       # Number of seconds simulated
sim_ticks                                1935967837500                       # Number of ticks simulated
final_tick                               1935967837500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207879                       # Simulator instruction rate (inst/s)
host_op_rate                                   364335                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              804894951                       # Simulator tick rate (ticks/s)
host_mem_usage                                 823996                       # Number of bytes of host memory used
host_seconds                                  2405.24                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           41312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       334623680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          334664992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        41312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     41253024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41253024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10456990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10458281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1289157                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1289157                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              21339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          172845681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             172867021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         21339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            21339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21308734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21308734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21308734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             21339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         172845681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            194175755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10458281                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1289157                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10458281                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1289157                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              668508928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  821056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74930688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               334664992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41253024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  12829                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                118348                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      9135545                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            668773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            647641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            649952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            671949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            638558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            641335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            654818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            638266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            644050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            642868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           645418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           651711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           662810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           666847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           657824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           662632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             81620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             68845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74744                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1935950843500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10458281                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1289157                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10445452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5991471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    124.082987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.509565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.309924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2195822     36.65%     36.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3566356     59.52%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        85675      1.43%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25172      0.42%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17704      0.30%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10559      0.18%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10354      0.17%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8449      0.14%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71380      1.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5991471                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     147.428251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.784643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    222.526854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         64929     91.64%     91.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         5457      7.70%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          261      0.37%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          115      0.16%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           47      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           22      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70851                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.524707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.502435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.874088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51718     73.00%     73.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1275      1.80%     74.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17676     24.95%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70851                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 162335736750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            358187961750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                52227260000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15541.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34291.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       345.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    172.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5127396                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  497377                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     164797.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22592266200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12327129375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             40648077600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3824016480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         126447849840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1040959691325                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         248456859750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1495255890570                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            772.356618                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 407020329000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   64646140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1464299204750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22703254560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12387688500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             40826448000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3762715680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         126447849840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1041088032810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         248344279500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1495560268890                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            772.513841                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 406462823500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   64646140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1464856710250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3871935675                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966680                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966680                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046958                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076418                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763599                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3871935675                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420254     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313783                       # Class of executed instruction
system.cpu.dcache.tags.replacements          15602856                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.575422                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           278206946                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15604904                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.828174                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1195321500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.575422                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          831                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1190852304                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1190852304                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    206439673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       206439673                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71767273                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71767273                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     278206946                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        278206946                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    278206946                       # number of overall hits
system.cpu.dcache.overall_hits::total       278206946                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     14893617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      14893617                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       711287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       711287                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     15604904                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15604904                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     15604904                       # number of overall misses
system.cpu.dcache.overall_misses::total      15604904                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 933397607500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 933397607500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  40070755000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  40070755000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 973468362500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 973468362500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 973468362500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 973468362500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.067290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067290                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009814                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009814                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.053112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053112                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.053112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053112                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62670.982307                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62670.982307                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56335.564969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56335.564969                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62382.207702                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62382.207702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62382.207702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62382.207702                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3305804                       # number of writebacks
system.cpu.dcache.writebacks::total           3305804                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     14893617                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14893617                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       711287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       711287                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     15604904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15604904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     15604904                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15604904                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 918503990500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 918503990500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  39359468000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  39359468000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 957863458500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 957863458500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 957863458500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 957863458500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.067290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009814                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009814                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.053112                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053112                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.053112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053112                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61670.982307                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61670.982307                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55335.564969                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55335.564969                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61382.207702                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61382.207702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61382.207702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61382.207702                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            575423                       # number of replacements
system.cpu.icache.tags.tagsinuse           701.212728                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           676741799                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            576147                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1174.599189                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   701.212728                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.684778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.684778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          724                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          724                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         677894093                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        677894093                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    676741799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       676741799                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     676741799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        676741799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    676741799                       # number of overall hits
system.cpu.icache.overall_hits::total       676741799                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       576147                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        576147                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       576147                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         576147                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       576147                       # number of overall misses
system.cpu.icache.overall_misses::total        576147                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   7577653000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7577653000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   7577653000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7577653000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   7577653000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7577653000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000851                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000851                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000851                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000851                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000851                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000851                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13152.290995                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13152.290995                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13152.290995                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13152.290995                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13152.290995                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13152.290995                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks       575423                       # number of writebacks
system.cpu.icache.writebacks::total            575423                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       576147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       576147                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       576147                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       576147                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       576147                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       576147                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   7001506000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7001506000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   7001506000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7001506000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   7001506000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7001506000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000851                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000851                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000851                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000851                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12152.290995                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12152.290995                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12152.290995                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12152.290995                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12152.290995                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12152.290995                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  10539048                       # number of replacements
system.l2.tags.tagsinuse                 32278.132390                       # Cycle average of tags in use
system.l2.tags.total_refs                    20557590                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10571721                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.944583                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1857977845000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6247.156562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.356990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      26026.618838                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.190648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.794269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985050                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4655                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18863                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8531                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997101                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43642337                       # Number of tag accesses
system.l2.tags.data_accesses                 43642337                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3305804                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3305804                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       575422                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           575422                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             263149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                263149                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          574856                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             574856                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        4884765                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4884765                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                574856                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               5147914                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5722770                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               574856                       # number of overall hits
system.l2.overall_hits::cpu.data              5147914                       # number of overall hits
system.l2.overall_hits::total                 5722770                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           448138                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              448138                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1291                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data     10008852                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10008852                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1291                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10456990                       # number of demand (read+write) misses
system.l2.demand_misses::total               10458281                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1291                       # number of overall misses
system.l2.overall_misses::cpu.data           10456990                       # number of overall misses
system.l2.overall_misses::total              10458281                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  35529473000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35529473000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    101296500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    101296500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 844873532500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 844873532500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     101296500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  880403005500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     880504302000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    101296500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 880403005500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    880504302000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3305804                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3305804                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       575422                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       575422                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         711287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            711287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       576147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         576147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     14893617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14893617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            576147                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          15604904                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16181051                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           576147                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         15604904                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16181051                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.630038                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.630038                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.002241                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002241                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.672023                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.672023                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002241                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.670109                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.646329                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002241                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.670109                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.646329                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79282.437553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79282.437553                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 78463.594113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78463.594113                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 84412.631189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84412.631189                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78463.594113                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84192.774929                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84192.067702                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78463.594113                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84192.774929                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84192.067702                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1289157                       # number of writebacks
system.l2.writebacks::total                   1289157                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       518307                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        518307                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       448138                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         448138                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1291                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1291                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data     10008852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10008852                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10456990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10458281                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10456990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10458281                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  31048093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31048093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     88386500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     88386500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 744785012500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 744785012500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     88386500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 775833105500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 775921492000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     88386500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 775833105500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 775921492000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.630038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.630038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.002241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.672023                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.672023                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.670109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.646329                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.670109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.646329                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69282.437553                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69282.437553                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 68463.594113                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68463.594113                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74412.631189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74412.631189                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 68463.594113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74192.774929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74192.067702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 68463.594113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74192.774929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74192.067702                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp           10010143                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1289157                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9135545                       # Transaction distribution
system.membus.trans_dist::ReadExReq            448138                       # Transaction distribution
system.membus.trans_dist::ReadExResp           448138                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10010143                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31341264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31341264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31341264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    375918016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    375918016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               375918016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          20882983                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20882983    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20882983                       # Request fanout histogram
system.membus.reqLayer2.occupancy         23473188500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36122581250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     32359330                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     16178279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         632653                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       632653                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          15469764                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4594961                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       575422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21546943                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           711287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          711287                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        576147                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14893617                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1727716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     46812664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              48540380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     36850208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    605142656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              641992864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10539048                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         26720099                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023677                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.152041                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               26087445     97.63%     97.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 632654      2.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26720099                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18120278500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         576147000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15604904000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
