/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.54
Hash     : 48b2de3
Date     : May 14 2024
Type     : Engineering
Log Time   : Tue May 14 12:50:24 2024 GMT
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:27:5: Cell has missing pin: 'ACC_FIR'
   27 |    )dut (
      |     ^~~
                     ... For warning description see https://verilator.org/warn/PINMISSING?v=5.023
                     ... Use "/* verilator lint_off PINMISSING */" and lint_on around source to disable this message.
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:27:5: Cell has missing pin: 'DLY_B'
   27 |    )dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:27:5: Cell has missing pin: 'CLK'
   27 |    )dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:27:5: Cell has missing pin: 'RESET'
   27 |    )dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:27:5: Cell has missing pin: 'LOAD_ACC'
   27 |    )dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:27:5: Cell has missing pin: 'SATURATE'
   27 |    )dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:27:5: Cell has missing pin: 'SHIFT_RIGHT'
   27 |    )dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:27:5: Cell has missing pin: 'ROUND'
   27 |    )dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:27:5: Cell has missing pin: 'SUBTRACT'
   27 |    )dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/synthesis/GJC8_post_synth.v:736:5: Cell has missing pin: 'ACC_FIR'
  736 |   ) dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/synthesis/GJC8_post_synth.v:736:5: Cell has missing pin: 'DLY_B'
  736 |   ) dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/synthesis/GJC8_post_synth.v:736:5: Cell has missing pin: 'CLK'
  736 |   ) dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/synthesis/GJC8_post_synth.v:736:5: Cell has missing pin: 'RESET'
  736 |   ) dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/synthesis/GJC8_post_synth.v:736:5: Cell has missing pin: 'LOAD_ACC'
  736 |   ) dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/synthesis/GJC8_post_synth.v:736:5: Cell has missing pin: 'SATURATE'
  736 |   ) dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/synthesis/GJC8_post_synth.v:736:5: Cell has missing pin: 'SHIFT_RIGHT'
  736 |   ) dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/synthesis/GJC8_post_synth.v:736:5: Cell has missing pin: 'ROUND'
  736 |   ) dut (
      |     ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/synthesis/GJC8_post_synth.v:736:5: Cell has missing pin: 'SUBTRACT'
  736 |   ) dut (
      |     ^~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:248:31: Misleading indentation
  248 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:246:7: ... Expected indentation matching this earlier statement's line:
  246 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:453:32: Misleading indentation
  453 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:451:7: ... Expected indentation matching this earlier statement's line:
  451 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:328:29: Misleading indentation
  328 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:326:5: ... Expected indentation matching this earlier statement's line:
  326 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././sim/co_sim_tb/co_sim_GJC8.v:21:44: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                 : ... This will be executed as a blocking assignment '='!
   21 |  {a, feedback, b, unsigned_a, unsigned_b } <= 'd0;
      |                                            ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././sim/co_sim_tb/co_sim_GJC8.v:26:5: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                : ... This will be executed as a blocking assignment '='!
   26 |   a <= $urandom();
      |     ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././sim/co_sim_tb/co_sim_GJC8.v:27:12: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                 : ... This will be executed as a blocking assignment '='!
   27 |   feedback <= $urandom();
      |            ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././sim/co_sim_tb/co_sim_GJC8.v:28:5: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                : ... This will be executed as a blocking assignment '='!
   28 |   b <= $urandom();
      |     ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././sim/co_sim_tb/co_sim_GJC8.v:29:14: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                 : ... This will be executed as a blocking assignment '='!
   29 |   unsigned_a <= $urandom();
      |              ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././sim/co_sim_tb/co_sim_GJC8.v:30:14: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                 : ... This will be executed as a blocking assignment '='!
   30 |   unsigned_b <= $urandom();
      |              ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././sim/co_sim_tb/co_sim_GJC8.v:36:4: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                : ... This will be executed as a blocking assignment '='!
   36 |  a <= 1048575;
      |    ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././sim/co_sim_tb/co_sim_GJC8.v:37:11: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                 : ... This will be executed as a blocking assignment '='!
   37 |  feedback <= 7;
      |           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././sim/co_sim_tb/co_sim_GJC8.v:38:4: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                : ... This will be executed as a blocking assignment '='!
   38 |  b <= 262143;
      |    ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././sim/co_sim_tb/co_sim_GJC8.v:39:13: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                 : ... This will be executed as a blocking assignment '='!
   39 |  unsigned_a <= 1;
      |             ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././sim/co_sim_tb/co_sim_GJC8.v:40:13: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                 : ... This will be executed as a blocking assignment '='!
   40 |  unsigned_b <= 1;
      |             ^~
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:195:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  195 |             mult_a <= COEFF_3;
      |                    ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:196:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  196 |             mult_b <= b_int;
      |                    ^~
%Warning-SYNCASYNCNET: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:21:15: Signal flopped as both synchronous and async: 'co_sim_GJC8.golden.dut.ACC_FIR'
                       /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:292:7: ... Location of async usage
  292 |   if (ACC_FIR > 43)
      |       ^~~~~~~
                       /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:104:19: ... Location of sync usage
  104 |    acc_fir_reg <= ACC_FIR;
      |                   ^~~~~~~
%Warning-SYNCASYNCNET: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:21:15: Signal flopped as both synchronous and async: 'co_sim_GJC8.synth_net.dut.ACC_FIR'
                       /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:292:7: ... Location of async usage
  292 |   if (ACC_FIR > 43)
      |       ^~~~~~~
                       /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:104:19: ... Location of sync usage
  104 |    acc_fir_reg <= ACC_FIR;
      |                   ^~~~~~~
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/simulate_gate/obj_dir'
make: Warning: File `Vco_sim_GJC8__ver.d' has modification time 3.6 s in the future
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_GJC8.cpp Vco_sim_GJC8___024root__DepSet_h2acbf294__0.cpp Vco_sim_GJC8___024root__DepSet_h8691600a__0.cpp Vco_sim_GJC8__main.cpp Vco_sim_GJC8__Trace__0.cpp Vco_sim_GJC8___024root__Slow.cpp Vco_sim_GJC8___024root__DepSet_h2acbf294__0__Slow.cpp Vco_sim_GJC8___024root__DepSet_h8691600a__0__Slow.cpp Vco_sim_GJC8__Syms.cpp Vco_sim_GJC8__Trace__0__Slow.cpp Vco_sim_GJC8__TraceDecls__0__Slow.cpp > Vco_sim_GJC8__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_GJC8__ALL.o Vco_sim_GJC8__ALL.cpp
echo "" > Vco_sim_GJC8__ALL.verilator_deplist.tmp
Archive ar -rcs Vco_sim_GJC8__ALL.a Vco_sim_GJC8__ALL.o
g++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vco_sim_GJC8__ALL.a   -lz  -pthread -lpthread   -o Vco_sim_GJC8
make: warning:  Clock skew detected.  Your build may be incomplete.
rm Vco_sim_GJC8__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/simulate_gate/obj_dir'
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/simulate_gate/obj_dir'
make: Warning: File `verilated_threads.d' has modification time 0.82 s in the future
make: `Vco_sim_GJC8' is up to date.
make: warning:  Clock skew detected.  Your build may be incomplete.
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/simulate_gate/obj_dir'
Data Matched: Actual output: 0, Netlist Output 0, Time: 10000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 20000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 30000000 
Data Matched: Actual output: 269246487397, Netlist Output 269246487397, Time: 40000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 50000000 
Data Matched: Actual output: 8609754886, Netlist Output 8609754886, Time: 60000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 70000000 
Data Matched: Actual output: 2910991671, Netlist Output 2910991671, Time: 80000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 90000000 
Data Matched: Actual output: 29204222322, Netlist Output 29204222322, Time: 100000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 110000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 120000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 130000000 
Data Matched: Actual output: 227722330871, Netlist Output 227722330871, Time: 140000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 150000000 
Data Matched: Actual output: 3014992410, Netlist Output 3014992410, Time: 160000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 170000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 180000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 190000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 200000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 210000000 
Data Matched: Actual output: 270276499254, Netlist Output 270276499254, Time: 220000000 
Data Matched: Actual output: 46730066292, Netlist Output 46730066292, Time: 230000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 240000000 
Data Matched: Actual output: 22145865586, Netlist Output 22145865586, Time: 250000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 260000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 270000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 280000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 290000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 300000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 310000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 320000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 330000000 
Data Matched: Actual output: 207828075942, Netlist Output 207828075942, Time: 340000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 350000000 
Data Matched: Actual output: 274756303744, Netlist Output 274756303744, Time: 360000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 370000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 380000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 390000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 400000000 
Data Matched: Actual output: 211914006087, Netlist Output 211914006087, Time: 410000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 420000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 430000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 440000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 450000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 460000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 470000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 480000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 490000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 500000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 510000000 
Data Matched: Actual output: 255103459294, Netlist Output 255103459294, Time: 520000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 530000000 
Data Matched: Actual output: 1323489339, Netlist Output 1323489339, Time: 540000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 550000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 560000000 
Data Matched: Actual output: 75430470504, Netlist Output 75430470504, Time: 570000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 580000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 590000000 
Data Matched: Actual output: 261439511064, Netlist Output 261439511064, Time: 600000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 610000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 620000000 
Data Matched: Actual output: 25342117413, Netlist Output 25342117413, Time: 630000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 640000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 650000000 
Data Matched: Actual output: 32304397328, Netlist Output 32304397328, Time: 660000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 670000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 680000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 690000000 
Data Matched: Actual output: 1423563741, Netlist Output 1423563741, Time: 700000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 710000000 
Data Matched: Actual output: 2197588061, Netlist Output 2197588061, Time: 720000000 
Data Matched: Actual output: 271155590588, Netlist Output 271155590588, Time: 730000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 740000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 750000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 760000000 
Data Matched: Actual output: 224911155610, Netlist Output 224911155610, Time: 770000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 780000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 790000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 800000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 810000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 820000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 830000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 840000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 850000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 860000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 870000000 
Data Matched: Actual output: 22355410079, Netlist Output 22355410079, Time: 880000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 890000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 900000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 910000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 920000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 930000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 940000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 950000000 
Data Matched: Actual output: 258028645664, Netlist Output 258028645664, Time: 960000000 
Data Matched: Actual output: 273631324633, Netlist Output 273631324633, Time: 970000000 
Data Matched: Actual output: 252369496465, Netlist Output 252369496465, Time: 980000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 990000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 1000000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 1010000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 1010000000 
**** All Comparison Matched *** 
		Simulation Passed

- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././sim/co_sim_tb/co_sim_GJC8.v:48: Verilog $finish
