- name: MSR0000_0277
  long_name: "Page Attribute Table"
  purpose: |
        "
        MSR0000_0277 [Page Attribute Table] (Core::X86::Msr::PAT)

        This register specifies the memory type based on the PAT, PCD, and PWT bits in the virtual address page tables.
        "
  size: 64
  arch: amd64

  access_mechanisms:
      - name: rdmsr
        is_read: True
        address: 0x0277

      - name: wrmsr
        is_write: True
        address: 0x0277

  fieldsets:
      - name: latest
        condition: "Fieldset valid on latest version of the AMD architecture"
        size: 64

        fields:
            - name: PA0MemType
              long_name: "PA0MemType"
              lsb: 0
              msb: 2
              readable: True 
              writable: True

            - name: PA1MemType
              long_name: "PA1MemType"
              lsb: 8
              msb: 10
              readable: True 
              writable: True

            - name: PA2MemType
              long_name: "PA2MemType"
              lsb: 16
              msb: 18
              readable: True 
              writable: True

            - name: PA3MemType
              long_name: "PA3MemType"
              lsb: 24
              msb: 26
              readable: True 
              writable: True

            - name: PA4MemType
              long_name: "PA4MemType"
              lsb: 32
              msb: 34
              readable: True 
              writable: True

            - name: PA5MemType
              long_name: "PA5MemType"
              lsb: 40
              msb: 42
              readable: True 
              writable: True

            - name: PA6MemType
              long_name: "PA6MemType"
              lsb: 48
              msb: 50
              readable: True 
              writable: True

            - name: PA5MemType
              long_name: "PA5MemType"
              lsb: 40
              msb: 42
              readable: True 
              writable: True

            - name: PA6MemType
              long_name: "PA6MemType"
              lsb: 48
              msb: 50
              readable: True 
              writable: True

            - name: PA7MemType
              long_name: "PA7MemType"
              lsb: 56
              msb: 58
              readable: True 
              writable: True