module ex_mem(
	input	wire										clk, 
	input wire										rst, 
	input wire[5:0]							 stall, 
	input wire                   flush, 
	input wire[`RegAddrBus]       ex_wd, 
	input wire                    ex_wreg, 
	input wire[`RegBus]					 ex_wdata, 
	input wire[`RegBus]           ex_hi, 
	input wire[`RegBus]           ex_lo, 
	input wire                    ex_whilo, 
	input wire[`AluOpBus]        ex_aluop, 
	input wire[`RegBus]          ex_mem_addr, 
	input wire[`RegBus]          ex_reg2, 
	input wire[`DoubleRegBus]     hilo_i, 
	input wire[1:0]               cnt_i, 
	input wire                   ex_cp0_reg_we, 
	input wire[4:0]              ex_cp0_reg_write_addr, 
	input wire[`RegBus]          ex_cp0_reg_data, 
	input wire[31:0]             ex_excepttype, 
	input wire                   ex_is_in_delayslot, 
	input wire[`RegBus]          ex_current_inst_address, 
	output reg[`RegAddrBus]      mem_wd, 
	output reg                   mem_wreg, 
	output reg[`RegBus]					 mem_wdata, 
	output reg[`RegBus]          mem_hi, 
	output reg[`RegBus]          mem_lo, 
	output reg                   mem_whilo, 
	output reg[`AluOpBus]        mem_aluop, 
	output reg[`RegBus]          mem_mem_addr, 
	output reg[`RegBus]          mem_reg2, 
	output reg                   mem_cp0_reg_we, 
	output reg[4:0]              mem_cp0_reg_write_addr, 
	output reg[`RegBus]          mem_cp0_reg_data, 
	output reg[31:0]            mem_excepttype, 
	output reg                  mem_is_in_delayslot, 
	output reg[`RegBus]         mem_current_inst_address, 
	output reg[`DoubleRegBus]    hilo_o, 
	output reg[1:0]              cnt_o 
);