<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="4">
  <kernel name="PI_compensator_DiffEq" language="c" vlnv="xilinx.com:hls:PI_compensator_DiffEq:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="">
    <ports>
      <port name="S_AXI_AXILITES" mode="slave" range="0x1000" dataWidth="10" portType="addressable" base="0x00000000"/>
    </ports>
    <args>
      <arg name="v_ref" addressQualifier="0" id="0" port="S_AXI_AXILITES" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="float"/>
      <arg name="X_MAX" addressQualifier="0" id="1" port="S_AXI_AXILITES" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="uint10"/>
      <arg name="b0" addressQualifier="0" id="2" port="S_AXI_AXILITES" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="float"/>
      <arg name="b1" addressQualifier="0" id="3" port="S_AXI_AXILITES" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="float"/>
      <arg name="yVmeasDbg" addressQualifier="1" id="4" port="S_AXI_AXILITES" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="yDbg" addressQualifier="1" id="5" port="S_AXI_AXILITES" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="eDbg" addressQualifier="1" id="6" port="S_AXI_AXILITES" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="uDbg" addressQualifier="1" id="7" port="S_AXI_AXILITES" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="uint10*"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
