15:18:44 INFO  : Launching XSDB server: xsdb.bat C:/Travail/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
15:18:51 INFO  : XSDB server has started successfully.
15:18:55 INFO  : Processing command line option -hwspec C:/Travail/Objets/GitHub/Silver/Software/Asserv/Asserv.sdk/test_asserv_wrapper.hdf.
15:32:42 INFO  : Launching XSDB server: xsdb.bat C:/Travail/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
15:32:46 INFO  : XSDB server has started successfully.
15:32:46 INFO  : Processing command line option -hwspec C:/Travail/Objets/GitHub/Silver/Software/Asserv/Asserv.sdk/test_asserv_wrapper.hdf.
15:32:47 INFO  : Checking for hwspec changes in the project test_asserv_wrapper_hw_platform_0.
15:32:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1475069533792,  Project:1475067923242
15:32:49 INFO  : The hardware specification for project 'test_asserv_wrapper_hw_platform_0' is different from C:/Travail/Objets/GitHub/Silver/Software/Asserv/Asserv.sdk/test_asserv_wrapper.hdf.
15:32:49 INFO  : Copied contents of C:/Travail/Objets/GitHub/Silver/Software/Asserv/Asserv.sdk/test_asserv_wrapper.hdf into \test_asserv_wrapper_hw_platform_0\system.hdf.
15:32:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:32:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Accès refusé: "C:/Users/LogOut/AppData/Local/Temp\msdtadmin"

15:32:59 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

15:32:59 ERROR : Error updating BSP project MSS files.
15:33:00 INFO  : Updating hardware inferred compiler options for tes_vitesse.
15:33:00 INFO  : Clearing existing target manager status.
15:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771968A" && level==0} -index 1' command is executed.
15:33:58 INFO  : FPGA configured successfully with bitstream "C:/Travail/Objets/GitHub/Silver/Software/Asserv/Asserv.sdk/test_asserv_wrapper_hw_platform_0/test_asserv_wrapper.bit"
15:34:17 INFO  : ps7_init is completed.
15:34:18 INFO  : ps7_post_config is completed.
15:34:18 INFO  : Processor reset is completed for ps7_cortexa9_0
15:52:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771968A" && level==0} -index 1' command is executed.
15:52:54 INFO  : FPGA configured successfully with bitstream "C:/Travail/Objets/GitHub/Silver/Software/Asserv/Asserv.sdk/test_asserv_wrapper_hw_platform_0/test_asserv_wrapper.bit"
15:53:00 INFO  : ps7_init is completed.
15:53:00 INFO  : ps7_post_config is completed.
15:53:00 INFO  : Processor reset is completed for ps7_cortexa9_0
15:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771968A" && level==0} -index 1' command is executed.
15:54:05 INFO  : FPGA configured successfully with bitstream "C:/Travail/Objets/GitHub/Silver/Software/Asserv/Asserv.sdk/test_asserv_wrapper_hw_platform_0/test_asserv_wrapper.bit"
15:54:17 INFO  : ps7_init is completed.
15:54:17 INFO  : ps7_post_config is completed.
15:54:17 INFO  : Processor reset is completed for ps7_cortexa9_0
15:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771968A" && level==0} -index 1' command is executed.
15:58:57 INFO  : FPGA configured successfully with bitstream "C:/Travail/Objets/GitHub/Silver/Software/Asserv/Asserv.sdk/test_asserv_wrapper_hw_platform_0/test_asserv_wrapper.bit"
15:59:04 INFO  : ps7_init is completed.
15:59:04 INFO  : ps7_post_config is completed.
15:59:04 INFO  : Processor reset is completed for ps7_cortexa9_0
