library ieee;
use ieee.std_logic_1164.all;

entity CounterDown is
	port( enable, reset, clk: in std_logic;
			dataIn, count: in std_logic_vector(15 downto 0) );
end CounterDown;

architecture behav of CounterDown is
	signal s_count: unsigned(15 downto 0) := unsigned(dataIn);
begin
	process(clk)
	begin
		if (rising_edge(clk)) then
			if (reset = '1') then
				s_count <= dataIn;
			elsif (enable = '1') then
				if (s_count(3 downto 0) = X"0") then
					s_count(3 downto 0) <= X"9";
					
					if (s_count(7 downto 4) = X"0") then
						s_count(7 downto 4) <= X"5";
						
						if (s_count(11 downto 8) = X"0") then
							s_count(11 downto 8) <= X"9";
							
							if (s_count(15 downto 12) = X"1") then
								s_count(15 downto 12) <= s_count(15 downto 12) - 1;
							end if;
						else
							s_count(11 downto 8) <= s_count(7 downto 4) - 1;
						end if;
					else
						s_count(7 downto 4) <= s_count(7 downto 4) - 1;
					end if;
				else
					s_count(3 downto 0) <= s_count(3 downto 0) - 1;
				end if;
			end if;
		end if;
	end process;
	
	count <= std_logic_vector(s_count);
end behav;