// Seed: 4066992191
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_10;
  wire  id_11;
  logic id_12;
  ;
  assign id_12 = id_4 >>> id_12 == 1;
  parameter id_13 = 1;
endmodule
module module_1 (
    input tri1  id_0
    , id_3,
    input uwire id_1
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
