// Seed: 2202178914
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input reg id_3,
    output id_4,
    output reg id_5,
    input logic id_6,
    input logic id_7,
    output reg id_8
);
  assign id_4 = id_1;
  reg id_9;
  assign id_9 = id_3;
  always @(*) begin
    #1;
    id_5 <= #id_3 id_9 - 1 ? 1 : 1;
    id_8 <= id_9;
  end
endmodule
