{
  "module_name": "actions,s900-cmu.h",
  "hash_id": "1f3afb245df71f830d56245f0e96504e12e785c94772ca12d71532d31a116e16",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/actions,s900-cmu.h",
  "human_readable_source": "\n\n\n\n\n\n\n#ifndef __DT_BINDINGS_CLOCK_S900_CMU_H\n#define __DT_BINDINGS_CLOCK_S900_CMU_H\n\n#define CLK_NONE\t\t\t0\n\n \n#define CLK_LOSC\t\t\t1\n#define CLK_HOSC\t\t\t2\n\n \n#define CLK_CORE_PLL\t\t\t3\n#define CLK_DEV_PLL\t\t\t4\n#define CLK_DDR_PLL\t\t\t5\n#define CLK_NAND_PLL\t\t\t6\n#define CLK_DISPLAY_PLL\t\t\t7\n#define CLK_DSI_PLL\t\t\t8\n#define CLK_ASSIST_PLL\t\t\t9\n#define CLK_AUDIO_PLL\t\t\t10\n\n \n#define CLK_CPU\t\t\t\t15\n#define CLK_DEV\t\t\t\t16\n#define CLK_NOC\t\t\t\t17\n#define CLK_NOC_MUX\t\t\t18\n#define CLK_NOC_DIV\t\t\t19\n#define CLK_AHB\t\t\t\t20\n#define CLK_APB\t\t\t\t21\n#define CLK_DMAC\t\t\t22\n\n \n#define CLK_GPIO\t\t\t23\n\n#define CLK_BISP\t\t\t24\n#define CLK_CSI0\t\t\t25\n#define CLK_CSI1\t\t\t26\n\n#define CLK_DE0\t\t\t\t27\n#define CLK_DE1\t\t\t\t28\n#define CLK_DE2\t\t\t\t29\n#define CLK_DE3\t\t\t\t30\n#define CLK_DSI\t\t\t\t32\n\n#define CLK_GPU\t\t\t\t33\n#define CLK_GPU_CORE\t\t\t34\n#define CLK_GPU_MEM\t\t\t35\n#define CLK_GPU_SYS\t\t\t36\n\n#define CLK_HDE\t\t\t\t37\n#define CLK_I2C0\t\t\t38\n#define CLK_I2C1\t\t\t39\n#define CLK_I2C2\t\t\t40\n#define CLK_I2C3\t\t\t41\n#define CLK_I2C4\t\t\t42\n#define CLK_I2C5\t\t\t43\n#define CLK_I2SRX\t\t\t44\n#define CLK_I2STX\t\t\t45\n#define CLK_IMX\t\t\t\t46\n#define CLK_LCD\t\t\t\t47\n#define CLK_NAND0\t\t\t48\n#define CLK_NAND1\t\t\t49\n#define CLK_PWM0\t\t\t50\n#define CLK_PWM1\t\t\t51\n#define CLK_PWM2\t\t\t52\n#define CLK_PWM3\t\t\t53\n#define CLK_PWM4\t\t\t54\n#define CLK_PWM5\t\t\t55\n#define CLK_SD0\t\t\t\t56\n#define CLK_SD1\t\t\t\t57\n#define CLK_SD2\t\t\t\t58\n#define CLK_SD3\t\t\t\t59\n#define CLK_SENSOR\t\t\t60\n#define CLK_SPEED_SENSOR\t\t61\n#define CLK_SPI0\t\t\t62\n#define CLK_SPI1\t\t\t63\n#define CLK_SPI2\t\t\t64\n#define CLK_SPI3\t\t\t65\n#define CLK_THERMAL_SENSOR\t\t66\n#define CLK_UART0\t\t\t67\n#define CLK_UART1\t\t\t68\n#define CLK_UART2\t\t\t69\n#define CLK_UART3\t\t\t70\n#define CLK_UART4\t\t\t71\n#define CLK_UART5\t\t\t72\n#define CLK_UART6\t\t\t73\n#define CLK_VCE\t\t\t\t74\n#define CLK_VDE\t\t\t\t75\n\n#define CLK_USB3_480MPLL0\t\t76\n#define CLK_USB3_480MPHY0\t\t77\n#define CLK_USB3_5GPHY\t\t\t78\n#define CLK_USB3_CCE\t\t\t79\n#define CLK_USB3_MAC\t\t\t80\n\n#define CLK_TIMER\t\t\t83\n\n#define CLK_HDMI_AUDIO\t\t\t84\n\n#define CLK_24M\t\t\t\t85\n\n#define CLK_EDP\t\t\t\t86\n\n#define CLK_24M_EDP\t\t\t87\n#define CLK_EDP_PLL\t\t\t88\n#define CLK_EDP_LINK\t\t\t89\n\n#define CLK_USB2H0_PLLEN\t\t90\n#define CLK_USB2H0_PHY\t\t\t91\n#define CLK_USB2H0_CCE\t\t\t92\n#define CLK_USB2H1_PLLEN\t\t93\n#define CLK_USB2H1_PHY\t\t\t94\n#define CLK_USB2H1_CCE\t\t\t95\n\n#define CLK_DDR0\t\t\t96\n#define CLK_DDR1\t\t\t97\n#define CLK_DMM\t\t\t\t98\n\n#define CLK_ETH_MAC\t\t\t99\n#define CLK_RMII_REF\t\t\t100\n\n#define CLK_NR_CLKS\t\t\t(CLK_RMII_REF + 1)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}