<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 11143, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  1525, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  1246, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  1715, user inline pragmas are applied</column>
            <column name="">(4) simplification,    458, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,    458, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    458, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    458, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    458, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    458, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    378, loop and instruction simplification</column>
            <column name="">(2) parallelization,    378, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    378, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    378, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    381, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    374, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="hart" col1="hart.cpp:10" col2="11143" col3="458" col4="458" col5="378" col6="374">
                    <row id="13" col0="OP_AL_32I" col1="OP_AL_32I.cpp:5" col2="4770" col2_disp="4,770 (2 calls)" col3="232" col3_disp="232 (2 calls)" col4="232" col4_disp="232 (2 calls)" col5="172" col5_disp="172 (2 calls)" col6="172" col6_disp="172 (2 calls)">
                        <row id="11" col0="ALU_SUM" col1="OP_AL_32I.cpp:79" col2="768" col2_disp="  768 (6 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="1" col0="ALU_SLL" col1="OP_AL_32I.cpp:87" col2="152" col2_disp="  152 (4 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="20" col0="ALU_SLT" col1="OP_AL_32I.cpp:91" col2="120" col2_disp="  120 (4 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="19" col0="ALU_SLTU" col1="OP_AL_32I.cpp:95" col2="120" col2_disp="  120 (4 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="17" col0="ALU_XOR" col1="OP_AL_32I.cpp:100" col2="196" col2_disp="  196 (4 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="9" col0="ALU_SRL" col1="OP_AL_32I.cpp:104" col2="320" col2_disp="  320 (4 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="4" col0="ALU_OR" col1="OP_AL_32I.cpp:112" col2="196" col2_disp="  196 (4 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="5" col0="ALU_AND" col1="OP_AL_32I.cpp:116" col2="196" col2_disp="  196 (4 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="2" col0="ALU_NEG" col1="OP_AL_32I.cpp:83" col2="292" col2_disp="  292 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="14" col0="ALU_SRA" col1="OP_AL_32I.cpp:108" col2="152" col2_disp="  152 (4 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="15" col0="next_pc_calc" col1="hart.cpp:89" col2="1337" col2_disp="1,337 (7 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="3" col0="OP_AL_32B" col1="OP_AL_32I.cpp:65" col2="430" col3="" col4="" col5="" col6=""/>
                    <row id="11" col0="ALU_SUM" col1="OP_AL_32I.cpp:79" col2="384" col2_disp="  384 (3 calls)" col3="" col4="" col5="" col6=""/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

