#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 12 23:10:19 2020
# Process ID: 8176
# Current directory: C:/Users/carl/fpga/hexseg8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8124 C:\Users\carl\fpga\hexseg8\hexseg8.xpr
# Log file: C:/Users/carl/fpga/hexseg8/vivado.log
# Journal file: C:/Users/carl/fpga/hexseg8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/carl/fpga/hexseg8/hexseg8.xpr
INFO: [Project 1-313] Project file moved from 'D:/190110716/hexseg8' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'hexseg8.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v w ]
add_files -fileset sim_1 C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v
update_compile_order -fileset sim_1
set_property top hexseg8_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2458] undeclared symbol led5, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:61]
INFO: [VRFC 10-2458] undeclared symbol led6, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:66]
INFO: [VRFC 10-2458] undeclared symbol led7, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:72]
INFO: [VRFC 10-2458] undeclared symbol led8, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst_n_i' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:61]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'led_5' is not permitted [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v:30]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'led_6' is not permitted [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v:31]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'led_7' is not permitted [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v:32]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'led_8' is not permitted [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:77]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 741.590 ; gain = 14.297
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2458] undeclared symbol led5, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:61]
INFO: [VRFC 10-2458] undeclared symbol led6, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:66]
INFO: [VRFC 10-2458] undeclared symbol led7, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:72]
INFO: [VRFC 10-2458] undeclared symbol led8, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst_n_i' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:61]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'clk_o' is not permitted [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:77]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 741.590 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2458] undeclared symbol led5, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
INFO: [VRFC 10-2458] undeclared symbol led6, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
INFO: [VRFC 10-2458] undeclared symbol led7, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
INFO: [VRFC 10-2458] undeclared symbol led8, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
WARNING: [VRFC 10-5021] port 'clk_en' is not connected on this instance [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v:29]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'clk_o' is not permitted [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 741.590 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2458] undeclared symbol led5, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
INFO: [VRFC 10-2458] undeclared symbol led6, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
INFO: [VRFC 10-2458] undeclared symbol led7, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
INFO: [VRFC 10-2458] undeclared symbol led8, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim/xsim.dir/hexseg8_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 12 23:57:44 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 741.590 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hexseg8_sim_behav -key {Behavioral:sim_1:Functional:hexseg8_sim} -tclbatch {hexseg8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source hexseg8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 755.520 ; gain = 13.930
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hexseg8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 755.520 ; gain = 13.930
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 766.934 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2458] undeclared symbol led5, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
INFO: [VRFC 10-2458] undeclared symbol led6, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
INFO: [VRFC 10-2458] undeclared symbol led7, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
INFO: [VRFC 10-2458] undeclared symbol led8, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 766.934 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2458] undeclared symbol led5, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
INFO: [VRFC 10-2458] undeclared symbol led6, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
INFO: [VRFC 10-2458] undeclared symbol led7, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
INFO: [VRFC 10-2458] undeclared symbol led8, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 766.934 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 766.934 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2458] undeclared symbol led5, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
INFO: [VRFC 10-2458] undeclared symbol led6, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
INFO: [VRFC 10-2458] undeclared symbol led7, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
INFO: [VRFC 10-2458] undeclared symbol led8, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:82]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:81]
ERROR: [VRFC 10-2865] module 'hexseg8' ignored due to previous errors [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2458] undeclared symbol led5, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
INFO: [VRFC 10-2458] undeclared symbol led6, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
INFO: [VRFC 10-2458] undeclared symbol led7, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
INFO: [VRFC 10-2458] undeclared symbol led8, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hexseg8_sim_behav -key {Behavioral:sim_1:Functional:hexseg8_sim} -tclbatch {hexseg8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source hexseg8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 768.965 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hexseg8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 768.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 768.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2458] undeclared symbol led5, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
INFO: [VRFC 10-2458] undeclared symbol led6, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
INFO: [VRFC 10-2458] undeclared symbol led7, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
INFO: [VRFC 10-2458] undeclared symbol led8, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 768.965 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 768.965 ; gain = 0.000
set_property top divider_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/devider_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_sim_behav xil_defaultlib.divider_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_sim_behav xil_defaultlib.divider_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim/xsim.dir/divider_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 13 00:08:29 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 768.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_sim_behav -key {Behavioral:sim_1:Functional:divider_sim} -tclbatch {divider_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source divider_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 769.289 ; gain = 0.324
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 769.289 ; gain = 0.324
run all
run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 802.883 ; gain = 3.102
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 802.883 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/devider_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_sim_behav xil_defaultlib.divider_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_sim_behav xil_defaultlib.divider_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 802.883 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 802.883 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/devider_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_sim_behav xil_defaultlib.divider_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_sim_behav xil_defaultlib.divider_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 802.883 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 802.883 ; gain = 0.000
set_property top hexseg8_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2458] undeclared symbol led5, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
INFO: [VRFC 10-2458] undeclared symbol led6, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
INFO: [VRFC 10-2458] undeclared symbol led7, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
INFO: [VRFC 10-2458] undeclared symbol led8, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hexseg8_sim_behav -key {Behavioral:sim_1:Functional:hexseg8_sim} -tclbatch {hexseg8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source hexseg8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 828.582 ; gain = 25.699
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hexseg8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 828.582 ; gain = 25.699
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2458] undeclared symbol led5, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
INFO: [VRFC 10-2458] undeclared symbol led6, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
INFO: [VRFC 10-2458] undeclared symbol led7, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
INFO: [VRFC 10-2458] undeclared symbol led8, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 829.625 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 833.609 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2458] undeclared symbol led5, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
INFO: [VRFC 10-2458] undeclared symbol led6, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
INFO: [VRFC 10-2458] undeclared symbol led7, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
INFO: [VRFC 10-2458] undeclared symbol led8, assumed default net type wire [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 833.918 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 834.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'led' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:79]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 834.816 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 834.816 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 834.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 836.809 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 836.809 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 836.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
file mkdir C:/Users/carl/fpga/hexseg8/hexseg8.srcs/constrs_1
file mkdir C:/Users/carl/fpga/hexseg8/hexseg8.srcs/constrs_1/new
close [ open C:/Users/carl/fpga/hexseg8/hexseg8.srcs/constrs_1/new/hexseg8.xdc w ]
add_files -fileset constrs_1 C:/Users/carl/fpga/hexseg8/hexseg8.srcs/constrs_1/new/hexseg8.xdc
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'en' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hexseg8_sim_behav -key {Behavioral:sim_1:Functional:hexseg8_sim} -tclbatch {hexseg8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source hexseg8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hexseg8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 843.117 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'en' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 843.395 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'en' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 843.395 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 843.395 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 843.395 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Fri Nov 13 01:28:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/carl/fpga/hexseg8/hexseg8.runs/synth_1/runme.log
[Fri Nov 13 01:28:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/carl/fpga/hexseg8/hexseg8.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1115.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1757.711 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1757.711 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1757.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1891.570 ; gain = 1030.879
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports rst_n_i R11
set_property target_constrs_file C:/Users/carl/fpga/hexseg8/hexseg8.srcs/constrs_1/new/hexseg8.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 13 01:32:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/carl/fpga/hexseg8/hexseg8.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: hexseg8
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1896.652 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hexseg8' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v:23]
INFO: [Synth 8-6157] synthesizing module 'singleDisplay' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singleDisplay' (2#1) [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v:23]
WARNING: [Synth 8-6090] variable 'en' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:91]
WARNING: [Synth 8-6090] variable 'en' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:92]
INFO: [Synth 8-6155] done synthesizing module 'hexseg8' (3#1) [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1908.539 ; gain = 11.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1928.391 ; gain = 31.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1928.391 ; gain = 31.738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1928.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/constrs_1/new/hexseg8.xdc]
Finished Parsing XDC File [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/constrs_1/new/hexseg8.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2034.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2034.742 ; gain = 138.090
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2034.742 ; gain = 138.090
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 13 01:35:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/carl/fpga/hexseg8/hexseg8.runs/synth_1/runme.log
[Fri Nov 13 01:35:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/carl/fpga/hexseg8/hexseg8.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2624.789 ; gain = 1.598
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/carl/fpga/hexseg8/hexseg8.runs/impl_1/hexseg8.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/carl/fpga/hexseg8/hexseg8.runs/impl_1/hexseg8.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/carl/fpga/hexseg8/hexseg8.runs/impl_1/hexseg8.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xelab -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc116af333b94c68ac30b7aee30a7b9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carl/fpga/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hexseg8_sim_behav -key {Behavioral:sim_1:Functional:hexseg8_sim} -tclbatch {hexseg8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source hexseg8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hexseg8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3875.008 ; gain = 1.098
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/carl/fpga/hexseg8/hexseg8.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 13 01:41:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/carl/fpga/hexseg8/hexseg8.runs/synth_1/runme.log
[Fri Nov 13 01:41:58 2020] Launched impl_1...
Run output will be captured here: C:/Users/carl/fpga/hexseg8/hexseg8.runs/impl_1/runme.log
run all
run: Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 3875.008 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/carl/fpga/hexseg8/hexseg8.runs/impl_1/hexseg8.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/carl/fpga/hexseg8/hexseg8.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 13 01:44:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/carl/fpga/hexseg8/hexseg8.runs/synth_1/runme.log
[Fri Nov 13 01:44:57 2020] Launched impl_1...
Run output will be captured here: C:/Users/carl/fpga/hexseg8/hexseg8.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3875.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3875.008 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3875.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3875.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/carl/fpga/hexseg8/hexseg8.runs/impl_1/hexseg8.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 01:49:55 2020...
