-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_cnn is
generic (
    C_M_AXI_KERNEL_INPUT_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_KERNEL_INPUT_ID_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_INPUT_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_INPUT_DATA_WIDTH : INTEGER := 128;
    C_M_AXI_KERNEL_INPUT_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_INPUT_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_INPUT_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_INPUT_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_WEIGHT_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_KERNEL_WEIGHT_ID_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_WEIGHT_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_WEIGHT_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_KERNEL_WEIGHT_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_WEIGHT_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_WEIGHT_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_WEIGHT_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_OUTPUT_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_KERNEL_OUTPUT_ID_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_OUTPUT_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_OUTPUT_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_KERNEL_OUTPUT_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_OUTPUT_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_OUTPUT_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_KERNEL_OUTPUT_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_KERNEL_INPUT_USER_VALUE : INTEGER := 0;
    C_M_AXI_KERNEL_INPUT_PROT_VALUE : INTEGER := 0;
    C_M_AXI_KERNEL_INPUT_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_KERNEL_OUTPUT_USER_VALUE : INTEGER := 0;
    C_M_AXI_KERNEL_OUTPUT_PROT_VALUE : INTEGER := 0;
    C_M_AXI_KERNEL_OUTPUT_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_KERNEL_WEIGHT_USER_VALUE : INTEGER := 0;
    C_M_AXI_KERNEL_WEIGHT_PROT_VALUE : INTEGER := 0;
    C_M_AXI_KERNEL_WEIGHT_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_kernel_input_AWVALID : OUT STD_LOGIC;
    m_axi_kernel_input_AWREADY : IN STD_LOGIC;
    m_axi_kernel_input_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_ADDR_WIDTH-1 downto 0);
    m_axi_kernel_input_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_ID_WIDTH-1 downto 0);
    m_axi_kernel_input_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_kernel_input_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_input_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_input_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_input_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_input_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_input_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_input_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_input_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_AWUSER_WIDTH-1 downto 0);
    m_axi_kernel_input_WVALID : OUT STD_LOGIC;
    m_axi_kernel_input_WREADY : IN STD_LOGIC;
    m_axi_kernel_input_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_DATA_WIDTH-1 downto 0);
    m_axi_kernel_input_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_DATA_WIDTH/8-1 downto 0);
    m_axi_kernel_input_WLAST : OUT STD_LOGIC;
    m_axi_kernel_input_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_ID_WIDTH-1 downto 0);
    m_axi_kernel_input_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_WUSER_WIDTH-1 downto 0);
    m_axi_kernel_input_ARVALID : OUT STD_LOGIC;
    m_axi_kernel_input_ARREADY : IN STD_LOGIC;
    m_axi_kernel_input_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_ADDR_WIDTH-1 downto 0);
    m_axi_kernel_input_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_ID_WIDTH-1 downto 0);
    m_axi_kernel_input_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_kernel_input_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_input_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_input_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_input_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_input_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_input_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_input_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_input_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_ARUSER_WIDTH-1 downto 0);
    m_axi_kernel_input_RVALID : IN STD_LOGIC;
    m_axi_kernel_input_RREADY : OUT STD_LOGIC;
    m_axi_kernel_input_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_DATA_WIDTH-1 downto 0);
    m_axi_kernel_input_RLAST : IN STD_LOGIC;
    m_axi_kernel_input_RID : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_ID_WIDTH-1 downto 0);
    m_axi_kernel_input_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_RUSER_WIDTH-1 downto 0);
    m_axi_kernel_input_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_input_BVALID : IN STD_LOGIC;
    m_axi_kernel_input_BREADY : OUT STD_LOGIC;
    m_axi_kernel_input_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_input_BID : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_ID_WIDTH-1 downto 0);
    m_axi_kernel_input_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_INPUT_BUSER_WIDTH-1 downto 0);
    m_axi_kernel_weight_AWVALID : OUT STD_LOGIC;
    m_axi_kernel_weight_AWREADY : IN STD_LOGIC;
    m_axi_kernel_weight_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_ADDR_WIDTH-1 downto 0);
    m_axi_kernel_weight_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_ID_WIDTH-1 downto 0);
    m_axi_kernel_weight_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_kernel_weight_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_weight_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_weight_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_weight_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_weight_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_weight_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_weight_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_weight_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_AWUSER_WIDTH-1 downto 0);
    m_axi_kernel_weight_WVALID : OUT STD_LOGIC;
    m_axi_kernel_weight_WREADY : IN STD_LOGIC;
    m_axi_kernel_weight_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_DATA_WIDTH-1 downto 0);
    m_axi_kernel_weight_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_DATA_WIDTH/8-1 downto 0);
    m_axi_kernel_weight_WLAST : OUT STD_LOGIC;
    m_axi_kernel_weight_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_ID_WIDTH-1 downto 0);
    m_axi_kernel_weight_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_WUSER_WIDTH-1 downto 0);
    m_axi_kernel_weight_ARVALID : OUT STD_LOGIC;
    m_axi_kernel_weight_ARREADY : IN STD_LOGIC;
    m_axi_kernel_weight_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_ADDR_WIDTH-1 downto 0);
    m_axi_kernel_weight_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_ID_WIDTH-1 downto 0);
    m_axi_kernel_weight_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_kernel_weight_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_weight_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_weight_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_weight_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_weight_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_weight_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_weight_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_weight_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_ARUSER_WIDTH-1 downto 0);
    m_axi_kernel_weight_RVALID : IN STD_LOGIC;
    m_axi_kernel_weight_RREADY : OUT STD_LOGIC;
    m_axi_kernel_weight_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_DATA_WIDTH-1 downto 0);
    m_axi_kernel_weight_RLAST : IN STD_LOGIC;
    m_axi_kernel_weight_RID : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_ID_WIDTH-1 downto 0);
    m_axi_kernel_weight_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_RUSER_WIDTH-1 downto 0);
    m_axi_kernel_weight_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_weight_BVALID : IN STD_LOGIC;
    m_axi_kernel_weight_BREADY : OUT STD_LOGIC;
    m_axi_kernel_weight_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_weight_BID : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_ID_WIDTH-1 downto 0);
    m_axi_kernel_weight_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_WEIGHT_BUSER_WIDTH-1 downto 0);
    m_axi_kernel_output_AWVALID : OUT STD_LOGIC;
    m_axi_kernel_output_AWREADY : IN STD_LOGIC;
    m_axi_kernel_output_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_ADDR_WIDTH-1 downto 0);
    m_axi_kernel_output_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_ID_WIDTH-1 downto 0);
    m_axi_kernel_output_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_kernel_output_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_output_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_output_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_output_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_output_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_output_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_output_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_output_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_AWUSER_WIDTH-1 downto 0);
    m_axi_kernel_output_WVALID : OUT STD_LOGIC;
    m_axi_kernel_output_WREADY : IN STD_LOGIC;
    m_axi_kernel_output_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_DATA_WIDTH-1 downto 0);
    m_axi_kernel_output_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_DATA_WIDTH/8-1 downto 0);
    m_axi_kernel_output_WLAST : OUT STD_LOGIC;
    m_axi_kernel_output_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_ID_WIDTH-1 downto 0);
    m_axi_kernel_output_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_WUSER_WIDTH-1 downto 0);
    m_axi_kernel_output_ARVALID : OUT STD_LOGIC;
    m_axi_kernel_output_ARREADY : IN STD_LOGIC;
    m_axi_kernel_output_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_ADDR_WIDTH-1 downto 0);
    m_axi_kernel_output_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_ID_WIDTH-1 downto 0);
    m_axi_kernel_output_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_kernel_output_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_output_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_output_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_output_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_output_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_output_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_output_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_output_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_ARUSER_WIDTH-1 downto 0);
    m_axi_kernel_output_RVALID : IN STD_LOGIC;
    m_axi_kernel_output_RREADY : OUT STD_LOGIC;
    m_axi_kernel_output_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_DATA_WIDTH-1 downto 0);
    m_axi_kernel_output_RLAST : IN STD_LOGIC;
    m_axi_kernel_output_RID : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_ID_WIDTH-1 downto 0);
    m_axi_kernel_output_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_RUSER_WIDTH-1 downto 0);
    m_axi_kernel_output_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_output_BVALID : IN STD_LOGIC;
    m_axi_kernel_output_BREADY : OUT STD_LOGIC;
    m_axi_kernel_output_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_output_BID : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_ID_WIDTH-1 downto 0);
    m_axi_kernel_output_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_KERNEL_OUTPUT_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of kernel_cnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "kernel_cnn_kernel_cnn,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu200-fsgd2104-2-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.920000,HLS_SYN_LAT=349956562,HLS_SYN_TPT=none,HLS_SYN_MEM=2008,HLS_SYN_DSP=0,HLS_SYN_FF=236723,HLS_SYN_LUT=150039,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal ap_rst_reg_2 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_2 : signal is "no";
    signal ap_rst_reg_1 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_1 : signal is "no";
    signal ap_rst_n_inv : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_n_inv : signal is "no";
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_continue : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal vinput : STD_LOGIC_VECTOR (63 downto 0);
    signal vweight : STD_LOGIC_VECTOR (63 downto 0);
    signal voutput : STD_LOGIC_VECTOR (63 downto 0);
    signal voutput_read_reg_2742 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal vweight_read_reg_2747 : STD_LOGIC_VECTOR (63 downto 0);
    signal vinput_read_reg_2752 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_64_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_65_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_66_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_67_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_68_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_69_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_70_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_71_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_72_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_73_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_74_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_75_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_76_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_77_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_78_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_79_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_80_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_81_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_82_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_83_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_84_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_85_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_86_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_87_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_88_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_89_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_90_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_91_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_92_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_93_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_94_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_95_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_96_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_97_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_98_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_99_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_100_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_101_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_102_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_103_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_104_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_105_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_106_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_107_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_108_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_109_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_110_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_111_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_112_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_113_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_114_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_115_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_116_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_117_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_118_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_119_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_120_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_121_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_122_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_123_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_124_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_125_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_126_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_127_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_128_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_129_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_130_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_131_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_132_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_133_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_134_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_135_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_136_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_137_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_138_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_139_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_140_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_141_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_142_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_143_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_144_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_145_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_146_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_147_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_148_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_149_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_150_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_151_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_152_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_153_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_154_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_155_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_156_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_157_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_158_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_159_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_160_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_161_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_162_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_163_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_164_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_165_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_166_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_167_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_168_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_169_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_170_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_171_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_172_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_173_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_174_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_175_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_176_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_177_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_178_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_179_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_180_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_181_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_182_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_183_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_184_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_185_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_186_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_187_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_188_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_189_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_190_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_191_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_192_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_193_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_194_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_195_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_196_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_197_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_198_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_199_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_200_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_201_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_202_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_203_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_204_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_205_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_206_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_207_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_208_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_209_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_210_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_211_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_212_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_213_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_214_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_215_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_216_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_217_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_218_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_219_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_220_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_221_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_222_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_223_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_224_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_225_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_226_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_227_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_228_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_229_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_230_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_231_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_232_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_233_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_234_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_235_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_236_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_237_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_238_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_239_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_240_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_241_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_242_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_243_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_244_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_245_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_246_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_247_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_248_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_249_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_250_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_251_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_252_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_253_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_254_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_255_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_256_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_257_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_258_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_259_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_260_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_261_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_262_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_263_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_264_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_265_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_266_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_267_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_268_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_269_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_270_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_271_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_272_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_273_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_274_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_275_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_276_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_277_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_278_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_279_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_280_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_281_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_282_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_283_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_284_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_285_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_286_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_287_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_288_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_289_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_290_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_291_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_292_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_293_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_294_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_295_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_296_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_297_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_298_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_299_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_300_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_301_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_302_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_303_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_304_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_305_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_306_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_307_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_308_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_309_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_310_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_311_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_312_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_313_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_314_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_315_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_316_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_317_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_318_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_319_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_320_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_321_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_322_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_323_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_324_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_325_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_326_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_327_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_328_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_329_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_330_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_331_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_332_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_333_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_334_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_335_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_336_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_337_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_338_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_339_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_340_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_341_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_342_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_343_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_344_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_345_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_346_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_347_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_348_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_349_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_350_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_351_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_352_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_353_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_354_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_355_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_356_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_357_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_358_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_359_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_360_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_361_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_362_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_363_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_364_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_365_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_366_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_367_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_368_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_369_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_370_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_371_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_372_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_373_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_374_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_375_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_376_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_377_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_378_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_379_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_380_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_381_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_382_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_383_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_384_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_385_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_386_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_387_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_388_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_389_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_390_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_391_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_392_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_393_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_394_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_395_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_396_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_397_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_398_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_399_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_ap_start : STD_LOGIC;
    signal grp_cnn_fu_1844_ap_done : STD_LOGIC;
    signal grp_cnn_fu_1844_ap_idle : STD_LOGIC;
    signal grp_cnn_fu_1844_ap_ready : STD_LOGIC;
    signal grp_cnn_fu_1844_input_0_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_0_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_0_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_0_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_0_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_1_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_1_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_1_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_1_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_1_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_2_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_2_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_2_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_2_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_2_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_3_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_3_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_3_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_3_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_3_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_4_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_4_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_4_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_4_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_input_4_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_fu_1844_input_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_input_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_0_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_0_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_0_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_1_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_1_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_1_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_1_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_2_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_2_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_2_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_2_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_3_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_3_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_3_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_3_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_4_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_4_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_4_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_4_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_5_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_5_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_5_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_5_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_5_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_5_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_6_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_6_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_6_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_6_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_6_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_6_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_7_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_7_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_7_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_7_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_7_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_7_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_8_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_8_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_8_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_8_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_8_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_8_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_9_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_9_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_9_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_9_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_9_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_9_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_10_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_10_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_10_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_10_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_10_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_10_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_11_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_11_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_11_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_11_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_11_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_11_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_12_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_12_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_12_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_12_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_12_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_12_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_13_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_13_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_13_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_13_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_13_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_13_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_14_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_14_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_14_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_14_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_14_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_14_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_15_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_15_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_15_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_output_15_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_output_15_ce1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_15_we1 : STD_LOGIC;
    signal grp_cnn_fu_1844_output_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_0_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_0_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_0_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_1_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_1_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_1_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_2_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_2_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_2_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_3_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_3_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_3_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_4_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_4_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_4_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_5_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_5_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_5_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_6_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_6_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_6_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_7_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_7_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_7_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_8_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_8_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_8_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_9_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_9_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_9_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_10_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_10_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_10_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_11_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_11_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_11_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_12_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_12_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_12_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_13_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_13_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_13_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_14_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_14_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_14_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_0_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_0_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_0_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_0_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_0_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_0_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_0_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_0_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_0_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_0_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_1_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_1_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_1_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_1_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_1_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_1_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_1_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_1_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_1_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_1_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_1_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_2_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_2_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_2_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_2_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_2_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_2_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_2_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_2_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_2_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_2_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_3_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_3_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_3_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_3_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_3_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_3_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_3_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_3_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_3_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_3_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_4_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_4_0_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_4_0_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_4_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_4_1_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_4_1_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_4_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_4_2_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_4_2_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_4_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_4_3_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_4_3_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_weight_15_4_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_fu_1844_weight_15_4_4_ce0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_4_4_we0 : STD_LOGIC;
    signal grp_cnn_fu_1844_weight_15_4_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_AWVALID : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_input_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_WVALID : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_input_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_WLAST : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_input_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_ARVALID : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_input_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_input_RREADY : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_input_BREADY : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_weight_AWVALID : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_weight_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_WVALID : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_weight_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_WLAST : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_weight_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_ARVALID : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_weight_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_weight_RREADY : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_weight_BREADY : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_output_AWVALID : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_output_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_WVALID : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_output_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_WLAST : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_output_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_ARVALID : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_output_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_fu_1844_m_axi_kernel_output_RREADY : STD_LOGIC;
    signal grp_cnn_fu_1844_m_axi_kernel_output_BREADY : STD_LOGIC;
    signal kernel_input_AWREADY : STD_LOGIC;
    signal kernel_input_WREADY : STD_LOGIC;
    signal kernel_input_ARVALID : STD_LOGIC;
    signal kernel_input_ARREADY : STD_LOGIC;
    signal kernel_input_RVALID : STD_LOGIC;
    signal kernel_input_RREADY : STD_LOGIC;
    signal kernel_input_RDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal kernel_input_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal kernel_input_BVALID : STD_LOGIC;
    signal kernel_output_AWVALID : STD_LOGIC;
    signal kernel_output_AWREADY : STD_LOGIC;
    signal kernel_output_WVALID : STD_LOGIC;
    signal kernel_output_WREADY : STD_LOGIC;
    signal kernel_output_ARVALID : STD_LOGIC;
    signal kernel_output_ARREADY : STD_LOGIC;
    signal kernel_output_RVALID : STD_LOGIC;
    signal kernel_output_RREADY : STD_LOGIC;
    signal kernel_output_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal kernel_output_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal kernel_output_BVALID : STD_LOGIC;
    signal kernel_output_BREADY : STD_LOGIC;
    signal kernel_weight_AWREADY : STD_LOGIC;
    signal kernel_weight_WREADY : STD_LOGIC;
    signal kernel_weight_ARVALID : STD_LOGIC;
    signal kernel_weight_ARREADY : STD_LOGIC;
    signal kernel_weight_RVALID : STD_LOGIC;
    signal kernel_weight_RREADY : STD_LOGIC;
    signal kernel_weight_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_weight_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal kernel_weight_BVALID : STD_LOGIC;
    signal grp_cnn_fu_1844_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call459 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_cnn_cnn IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_0_0_ce0 : OUT STD_LOGIC;
        input_0_0_we0 : OUT STD_LOGIC;
        input_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_0_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_0_1_ce0 : OUT STD_LOGIC;
        input_0_1_we0 : OUT STD_LOGIC;
        input_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_0_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_0_2_ce0 : OUT STD_LOGIC;
        input_0_2_we0 : OUT STD_LOGIC;
        input_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_0_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_0_3_ce0 : OUT STD_LOGIC;
        input_0_3_we0 : OUT STD_LOGIC;
        input_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_0_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_0_4_ce0 : OUT STD_LOGIC;
        input_0_4_we0 : OUT STD_LOGIC;
        input_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_1_0_ce0 : OUT STD_LOGIC;
        input_1_0_we0 : OUT STD_LOGIC;
        input_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_1_1_ce0 : OUT STD_LOGIC;
        input_1_1_we0 : OUT STD_LOGIC;
        input_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_1_2_ce0 : OUT STD_LOGIC;
        input_1_2_we0 : OUT STD_LOGIC;
        input_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_1_3_ce0 : OUT STD_LOGIC;
        input_1_3_we0 : OUT STD_LOGIC;
        input_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_1_4_ce0 : OUT STD_LOGIC;
        input_1_4_we0 : OUT STD_LOGIC;
        input_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_2_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_2_0_ce0 : OUT STD_LOGIC;
        input_2_0_we0 : OUT STD_LOGIC;
        input_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_2_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_2_1_ce0 : OUT STD_LOGIC;
        input_2_1_we0 : OUT STD_LOGIC;
        input_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_2_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_2_2_ce0 : OUT STD_LOGIC;
        input_2_2_we0 : OUT STD_LOGIC;
        input_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_2_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_2_3_ce0 : OUT STD_LOGIC;
        input_2_3_we0 : OUT STD_LOGIC;
        input_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_2_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_2_4_ce0 : OUT STD_LOGIC;
        input_2_4_we0 : OUT STD_LOGIC;
        input_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_3_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_3_0_ce0 : OUT STD_LOGIC;
        input_3_0_we0 : OUT STD_LOGIC;
        input_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_3_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_3_1_ce0 : OUT STD_LOGIC;
        input_3_1_we0 : OUT STD_LOGIC;
        input_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_3_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_3_2_ce0 : OUT STD_LOGIC;
        input_3_2_we0 : OUT STD_LOGIC;
        input_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_3_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_3_3_ce0 : OUT STD_LOGIC;
        input_3_3_we0 : OUT STD_LOGIC;
        input_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_3_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_3_4_ce0 : OUT STD_LOGIC;
        input_3_4_we0 : OUT STD_LOGIC;
        input_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_4_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_4_0_ce0 : OUT STD_LOGIC;
        input_4_0_we0 : OUT STD_LOGIC;
        input_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_4_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_4_1_ce0 : OUT STD_LOGIC;
        input_4_1_we0 : OUT STD_LOGIC;
        input_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_4_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_4_2_ce0 : OUT STD_LOGIC;
        input_4_2_we0 : OUT STD_LOGIC;
        input_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_4_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_4_3_ce0 : OUT STD_LOGIC;
        input_4_3_we0 : OUT STD_LOGIC;
        input_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_4_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_4_4_ce0 : OUT STD_LOGIC;
        input_4_4_we0 : OUT STD_LOGIC;
        input_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_0_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_0_ce1 : OUT STD_LOGIC;
        output_0_we1 : OUT STD_LOGIC;
        output_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_1_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_1_ce1 : OUT STD_LOGIC;
        output_1_we1 : OUT STD_LOGIC;
        output_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_we0 : OUT STD_LOGIC;
        output_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_2_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_2_ce1 : OUT STD_LOGIC;
        output_2_we1 : OUT STD_LOGIC;
        output_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_we0 : OUT STD_LOGIC;
        output_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_3_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_3_ce1 : OUT STD_LOGIC;
        output_3_we1 : OUT STD_LOGIC;
        output_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_4_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_4_ce0 : OUT STD_LOGIC;
        output_4_we0 : OUT STD_LOGIC;
        output_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_4_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_4_ce1 : OUT STD_LOGIC;
        output_4_we1 : OUT STD_LOGIC;
        output_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_5_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_5_ce0 : OUT STD_LOGIC;
        output_5_we0 : OUT STD_LOGIC;
        output_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_5_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_5_ce1 : OUT STD_LOGIC;
        output_5_we1 : OUT STD_LOGIC;
        output_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_6_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_6_ce0 : OUT STD_LOGIC;
        output_6_we0 : OUT STD_LOGIC;
        output_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_6_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_6_ce1 : OUT STD_LOGIC;
        output_6_we1 : OUT STD_LOGIC;
        output_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_7_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_7_ce0 : OUT STD_LOGIC;
        output_7_we0 : OUT STD_LOGIC;
        output_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_7_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_7_ce1 : OUT STD_LOGIC;
        output_7_we1 : OUT STD_LOGIC;
        output_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_8_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_8_ce0 : OUT STD_LOGIC;
        output_8_we0 : OUT STD_LOGIC;
        output_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_8_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_8_ce1 : OUT STD_LOGIC;
        output_8_we1 : OUT STD_LOGIC;
        output_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_9_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_9_ce0 : OUT STD_LOGIC;
        output_9_we0 : OUT STD_LOGIC;
        output_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_9_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_9_ce1 : OUT STD_LOGIC;
        output_9_we1 : OUT STD_LOGIC;
        output_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_10_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_10_ce0 : OUT STD_LOGIC;
        output_10_we0 : OUT STD_LOGIC;
        output_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_10_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_10_ce1 : OUT STD_LOGIC;
        output_10_we1 : OUT STD_LOGIC;
        output_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_11_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_11_ce0 : OUT STD_LOGIC;
        output_11_we0 : OUT STD_LOGIC;
        output_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_11_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_11_ce1 : OUT STD_LOGIC;
        output_11_we1 : OUT STD_LOGIC;
        output_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_12_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_12_ce0 : OUT STD_LOGIC;
        output_12_we0 : OUT STD_LOGIC;
        output_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_12_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_12_ce1 : OUT STD_LOGIC;
        output_12_we1 : OUT STD_LOGIC;
        output_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_13_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_13_ce0 : OUT STD_LOGIC;
        output_13_we0 : OUT STD_LOGIC;
        output_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_13_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_13_ce1 : OUT STD_LOGIC;
        output_13_we1 : OUT STD_LOGIC;
        output_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_14_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_14_ce0 : OUT STD_LOGIC;
        output_14_we0 : OUT STD_LOGIC;
        output_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_14_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_14_ce1 : OUT STD_LOGIC;
        output_14_we1 : OUT STD_LOGIC;
        output_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_15_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_15_ce0 : OUT STD_LOGIC;
        output_15_we0 : OUT STD_LOGIC;
        output_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_15_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_15_ce1 : OUT STD_LOGIC;
        output_15_we1 : OUT STD_LOGIC;
        output_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_0_0_ce0 : OUT STD_LOGIC;
        weight_0_0_0_we0 : OUT STD_LOGIC;
        weight_0_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_0_1_ce0 : OUT STD_LOGIC;
        weight_0_0_1_we0 : OUT STD_LOGIC;
        weight_0_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_0_2_ce0 : OUT STD_LOGIC;
        weight_0_0_2_we0 : OUT STD_LOGIC;
        weight_0_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_0_3_ce0 : OUT STD_LOGIC;
        weight_0_0_3_we0 : OUT STD_LOGIC;
        weight_0_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_0_4_ce0 : OUT STD_LOGIC;
        weight_0_0_4_we0 : OUT STD_LOGIC;
        weight_0_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_1_0_ce0 : OUT STD_LOGIC;
        weight_0_1_0_we0 : OUT STD_LOGIC;
        weight_0_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_1_1_ce0 : OUT STD_LOGIC;
        weight_0_1_1_we0 : OUT STD_LOGIC;
        weight_0_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_1_2_ce0 : OUT STD_LOGIC;
        weight_0_1_2_we0 : OUT STD_LOGIC;
        weight_0_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_1_3_ce0 : OUT STD_LOGIC;
        weight_0_1_3_we0 : OUT STD_LOGIC;
        weight_0_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_1_4_ce0 : OUT STD_LOGIC;
        weight_0_1_4_we0 : OUT STD_LOGIC;
        weight_0_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_2_0_ce0 : OUT STD_LOGIC;
        weight_0_2_0_we0 : OUT STD_LOGIC;
        weight_0_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_2_1_ce0 : OUT STD_LOGIC;
        weight_0_2_1_we0 : OUT STD_LOGIC;
        weight_0_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_2_2_ce0 : OUT STD_LOGIC;
        weight_0_2_2_we0 : OUT STD_LOGIC;
        weight_0_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_2_3_ce0 : OUT STD_LOGIC;
        weight_0_2_3_we0 : OUT STD_LOGIC;
        weight_0_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_2_4_ce0 : OUT STD_LOGIC;
        weight_0_2_4_we0 : OUT STD_LOGIC;
        weight_0_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_3_0_ce0 : OUT STD_LOGIC;
        weight_0_3_0_we0 : OUT STD_LOGIC;
        weight_0_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_3_1_ce0 : OUT STD_LOGIC;
        weight_0_3_1_we0 : OUT STD_LOGIC;
        weight_0_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_3_2_ce0 : OUT STD_LOGIC;
        weight_0_3_2_we0 : OUT STD_LOGIC;
        weight_0_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_3_3_ce0 : OUT STD_LOGIC;
        weight_0_3_3_we0 : OUT STD_LOGIC;
        weight_0_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_3_4_ce0 : OUT STD_LOGIC;
        weight_0_3_4_we0 : OUT STD_LOGIC;
        weight_0_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_4_0_ce0 : OUT STD_LOGIC;
        weight_0_4_0_we0 : OUT STD_LOGIC;
        weight_0_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_4_1_ce0 : OUT STD_LOGIC;
        weight_0_4_1_we0 : OUT STD_LOGIC;
        weight_0_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_4_2_ce0 : OUT STD_LOGIC;
        weight_0_4_2_we0 : OUT STD_LOGIC;
        weight_0_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_4_3_ce0 : OUT STD_LOGIC;
        weight_0_4_3_we0 : OUT STD_LOGIC;
        weight_0_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_0_4_4_ce0 : OUT STD_LOGIC;
        weight_0_4_4_we0 : OUT STD_LOGIC;
        weight_0_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_0_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_0_0_ce0 : OUT STD_LOGIC;
        weight_1_0_0_we0 : OUT STD_LOGIC;
        weight_1_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_0_1_ce0 : OUT STD_LOGIC;
        weight_1_0_1_we0 : OUT STD_LOGIC;
        weight_1_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_0_2_ce0 : OUT STD_LOGIC;
        weight_1_0_2_we0 : OUT STD_LOGIC;
        weight_1_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_0_3_ce0 : OUT STD_LOGIC;
        weight_1_0_3_we0 : OUT STD_LOGIC;
        weight_1_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_0_4_ce0 : OUT STD_LOGIC;
        weight_1_0_4_we0 : OUT STD_LOGIC;
        weight_1_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_1_0_ce0 : OUT STD_LOGIC;
        weight_1_1_0_we0 : OUT STD_LOGIC;
        weight_1_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_1_1_ce0 : OUT STD_LOGIC;
        weight_1_1_1_we0 : OUT STD_LOGIC;
        weight_1_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_1_2_ce0 : OUT STD_LOGIC;
        weight_1_1_2_we0 : OUT STD_LOGIC;
        weight_1_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_1_3_ce0 : OUT STD_LOGIC;
        weight_1_1_3_we0 : OUT STD_LOGIC;
        weight_1_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_1_4_ce0 : OUT STD_LOGIC;
        weight_1_1_4_we0 : OUT STD_LOGIC;
        weight_1_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_2_0_ce0 : OUT STD_LOGIC;
        weight_1_2_0_we0 : OUT STD_LOGIC;
        weight_1_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_2_1_ce0 : OUT STD_LOGIC;
        weight_1_2_1_we0 : OUT STD_LOGIC;
        weight_1_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_2_2_ce0 : OUT STD_LOGIC;
        weight_1_2_2_we0 : OUT STD_LOGIC;
        weight_1_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_2_3_ce0 : OUT STD_LOGIC;
        weight_1_2_3_we0 : OUT STD_LOGIC;
        weight_1_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_2_4_ce0 : OUT STD_LOGIC;
        weight_1_2_4_we0 : OUT STD_LOGIC;
        weight_1_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_3_0_ce0 : OUT STD_LOGIC;
        weight_1_3_0_we0 : OUT STD_LOGIC;
        weight_1_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_3_1_ce0 : OUT STD_LOGIC;
        weight_1_3_1_we0 : OUT STD_LOGIC;
        weight_1_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_3_2_ce0 : OUT STD_LOGIC;
        weight_1_3_2_we0 : OUT STD_LOGIC;
        weight_1_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_3_3_ce0 : OUT STD_LOGIC;
        weight_1_3_3_we0 : OUT STD_LOGIC;
        weight_1_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_3_4_ce0 : OUT STD_LOGIC;
        weight_1_3_4_we0 : OUT STD_LOGIC;
        weight_1_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_4_0_ce0 : OUT STD_LOGIC;
        weight_1_4_0_we0 : OUT STD_LOGIC;
        weight_1_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_4_1_ce0 : OUT STD_LOGIC;
        weight_1_4_1_we0 : OUT STD_LOGIC;
        weight_1_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_4_2_ce0 : OUT STD_LOGIC;
        weight_1_4_2_we0 : OUT STD_LOGIC;
        weight_1_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_4_3_ce0 : OUT STD_LOGIC;
        weight_1_4_3_we0 : OUT STD_LOGIC;
        weight_1_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_1_4_4_ce0 : OUT STD_LOGIC;
        weight_1_4_4_we0 : OUT STD_LOGIC;
        weight_1_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_1_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_0_0_ce0 : OUT STD_LOGIC;
        weight_2_0_0_we0 : OUT STD_LOGIC;
        weight_2_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_0_1_ce0 : OUT STD_LOGIC;
        weight_2_0_1_we0 : OUT STD_LOGIC;
        weight_2_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_0_2_ce0 : OUT STD_LOGIC;
        weight_2_0_2_we0 : OUT STD_LOGIC;
        weight_2_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_0_3_ce0 : OUT STD_LOGIC;
        weight_2_0_3_we0 : OUT STD_LOGIC;
        weight_2_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_0_4_ce0 : OUT STD_LOGIC;
        weight_2_0_4_we0 : OUT STD_LOGIC;
        weight_2_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_1_0_ce0 : OUT STD_LOGIC;
        weight_2_1_0_we0 : OUT STD_LOGIC;
        weight_2_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_1_1_ce0 : OUT STD_LOGIC;
        weight_2_1_1_we0 : OUT STD_LOGIC;
        weight_2_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_1_2_ce0 : OUT STD_LOGIC;
        weight_2_1_2_we0 : OUT STD_LOGIC;
        weight_2_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_1_3_ce0 : OUT STD_LOGIC;
        weight_2_1_3_we0 : OUT STD_LOGIC;
        weight_2_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_1_4_ce0 : OUT STD_LOGIC;
        weight_2_1_4_we0 : OUT STD_LOGIC;
        weight_2_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_2_0_ce0 : OUT STD_LOGIC;
        weight_2_2_0_we0 : OUT STD_LOGIC;
        weight_2_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_2_1_ce0 : OUT STD_LOGIC;
        weight_2_2_1_we0 : OUT STD_LOGIC;
        weight_2_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_2_2_ce0 : OUT STD_LOGIC;
        weight_2_2_2_we0 : OUT STD_LOGIC;
        weight_2_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_2_3_ce0 : OUT STD_LOGIC;
        weight_2_2_3_we0 : OUT STD_LOGIC;
        weight_2_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_2_4_ce0 : OUT STD_LOGIC;
        weight_2_2_4_we0 : OUT STD_LOGIC;
        weight_2_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_3_0_ce0 : OUT STD_LOGIC;
        weight_2_3_0_we0 : OUT STD_LOGIC;
        weight_2_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_3_1_ce0 : OUT STD_LOGIC;
        weight_2_3_1_we0 : OUT STD_LOGIC;
        weight_2_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_3_2_ce0 : OUT STD_LOGIC;
        weight_2_3_2_we0 : OUT STD_LOGIC;
        weight_2_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_3_3_ce0 : OUT STD_LOGIC;
        weight_2_3_3_we0 : OUT STD_LOGIC;
        weight_2_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_3_4_ce0 : OUT STD_LOGIC;
        weight_2_3_4_we0 : OUT STD_LOGIC;
        weight_2_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_4_0_ce0 : OUT STD_LOGIC;
        weight_2_4_0_we0 : OUT STD_LOGIC;
        weight_2_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_4_1_ce0 : OUT STD_LOGIC;
        weight_2_4_1_we0 : OUT STD_LOGIC;
        weight_2_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_4_2_ce0 : OUT STD_LOGIC;
        weight_2_4_2_we0 : OUT STD_LOGIC;
        weight_2_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_4_3_ce0 : OUT STD_LOGIC;
        weight_2_4_3_we0 : OUT STD_LOGIC;
        weight_2_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_2_4_4_ce0 : OUT STD_LOGIC;
        weight_2_4_4_we0 : OUT STD_LOGIC;
        weight_2_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_2_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_0_0_ce0 : OUT STD_LOGIC;
        weight_3_0_0_we0 : OUT STD_LOGIC;
        weight_3_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_0_1_ce0 : OUT STD_LOGIC;
        weight_3_0_1_we0 : OUT STD_LOGIC;
        weight_3_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_0_2_ce0 : OUT STD_LOGIC;
        weight_3_0_2_we0 : OUT STD_LOGIC;
        weight_3_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_0_3_ce0 : OUT STD_LOGIC;
        weight_3_0_3_we0 : OUT STD_LOGIC;
        weight_3_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_0_4_ce0 : OUT STD_LOGIC;
        weight_3_0_4_we0 : OUT STD_LOGIC;
        weight_3_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_1_0_ce0 : OUT STD_LOGIC;
        weight_3_1_0_we0 : OUT STD_LOGIC;
        weight_3_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_1_1_ce0 : OUT STD_LOGIC;
        weight_3_1_1_we0 : OUT STD_LOGIC;
        weight_3_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_1_2_ce0 : OUT STD_LOGIC;
        weight_3_1_2_we0 : OUT STD_LOGIC;
        weight_3_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_1_3_ce0 : OUT STD_LOGIC;
        weight_3_1_3_we0 : OUT STD_LOGIC;
        weight_3_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_1_4_ce0 : OUT STD_LOGIC;
        weight_3_1_4_we0 : OUT STD_LOGIC;
        weight_3_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_2_0_ce0 : OUT STD_LOGIC;
        weight_3_2_0_we0 : OUT STD_LOGIC;
        weight_3_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_2_1_ce0 : OUT STD_LOGIC;
        weight_3_2_1_we0 : OUT STD_LOGIC;
        weight_3_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_2_2_ce0 : OUT STD_LOGIC;
        weight_3_2_2_we0 : OUT STD_LOGIC;
        weight_3_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_2_3_ce0 : OUT STD_LOGIC;
        weight_3_2_3_we0 : OUT STD_LOGIC;
        weight_3_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_2_4_ce0 : OUT STD_LOGIC;
        weight_3_2_4_we0 : OUT STD_LOGIC;
        weight_3_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_3_0_ce0 : OUT STD_LOGIC;
        weight_3_3_0_we0 : OUT STD_LOGIC;
        weight_3_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_3_1_ce0 : OUT STD_LOGIC;
        weight_3_3_1_we0 : OUT STD_LOGIC;
        weight_3_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_3_2_ce0 : OUT STD_LOGIC;
        weight_3_3_2_we0 : OUT STD_LOGIC;
        weight_3_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_3_3_ce0 : OUT STD_LOGIC;
        weight_3_3_3_we0 : OUT STD_LOGIC;
        weight_3_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_3_4_ce0 : OUT STD_LOGIC;
        weight_3_3_4_we0 : OUT STD_LOGIC;
        weight_3_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_4_0_ce0 : OUT STD_LOGIC;
        weight_3_4_0_we0 : OUT STD_LOGIC;
        weight_3_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_4_1_ce0 : OUT STD_LOGIC;
        weight_3_4_1_we0 : OUT STD_LOGIC;
        weight_3_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_4_2_ce0 : OUT STD_LOGIC;
        weight_3_4_2_we0 : OUT STD_LOGIC;
        weight_3_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_4_3_ce0 : OUT STD_LOGIC;
        weight_3_4_3_we0 : OUT STD_LOGIC;
        weight_3_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_3_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_3_4_4_ce0 : OUT STD_LOGIC;
        weight_3_4_4_we0 : OUT STD_LOGIC;
        weight_3_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_3_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_0_0_ce0 : OUT STD_LOGIC;
        weight_4_0_0_we0 : OUT STD_LOGIC;
        weight_4_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_0_1_ce0 : OUT STD_LOGIC;
        weight_4_0_1_we0 : OUT STD_LOGIC;
        weight_4_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_0_2_ce0 : OUT STD_LOGIC;
        weight_4_0_2_we0 : OUT STD_LOGIC;
        weight_4_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_0_3_ce0 : OUT STD_LOGIC;
        weight_4_0_3_we0 : OUT STD_LOGIC;
        weight_4_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_0_4_ce0 : OUT STD_LOGIC;
        weight_4_0_4_we0 : OUT STD_LOGIC;
        weight_4_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_1_0_ce0 : OUT STD_LOGIC;
        weight_4_1_0_we0 : OUT STD_LOGIC;
        weight_4_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_1_1_ce0 : OUT STD_LOGIC;
        weight_4_1_1_we0 : OUT STD_LOGIC;
        weight_4_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_1_2_ce0 : OUT STD_LOGIC;
        weight_4_1_2_we0 : OUT STD_LOGIC;
        weight_4_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_1_3_ce0 : OUT STD_LOGIC;
        weight_4_1_3_we0 : OUT STD_LOGIC;
        weight_4_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_1_4_ce0 : OUT STD_LOGIC;
        weight_4_1_4_we0 : OUT STD_LOGIC;
        weight_4_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_2_0_ce0 : OUT STD_LOGIC;
        weight_4_2_0_we0 : OUT STD_LOGIC;
        weight_4_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_2_1_ce0 : OUT STD_LOGIC;
        weight_4_2_1_we0 : OUT STD_LOGIC;
        weight_4_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_2_2_ce0 : OUT STD_LOGIC;
        weight_4_2_2_we0 : OUT STD_LOGIC;
        weight_4_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_2_3_ce0 : OUT STD_LOGIC;
        weight_4_2_3_we0 : OUT STD_LOGIC;
        weight_4_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_2_4_ce0 : OUT STD_LOGIC;
        weight_4_2_4_we0 : OUT STD_LOGIC;
        weight_4_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_3_0_ce0 : OUT STD_LOGIC;
        weight_4_3_0_we0 : OUT STD_LOGIC;
        weight_4_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_3_1_ce0 : OUT STD_LOGIC;
        weight_4_3_1_we0 : OUT STD_LOGIC;
        weight_4_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_3_2_ce0 : OUT STD_LOGIC;
        weight_4_3_2_we0 : OUT STD_LOGIC;
        weight_4_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_3_3_ce0 : OUT STD_LOGIC;
        weight_4_3_3_we0 : OUT STD_LOGIC;
        weight_4_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_3_4_ce0 : OUT STD_LOGIC;
        weight_4_3_4_we0 : OUT STD_LOGIC;
        weight_4_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_4_0_ce0 : OUT STD_LOGIC;
        weight_4_4_0_we0 : OUT STD_LOGIC;
        weight_4_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_4_1_ce0 : OUT STD_LOGIC;
        weight_4_4_1_we0 : OUT STD_LOGIC;
        weight_4_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_4_2_ce0 : OUT STD_LOGIC;
        weight_4_4_2_we0 : OUT STD_LOGIC;
        weight_4_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_4_3_ce0 : OUT STD_LOGIC;
        weight_4_4_3_we0 : OUT STD_LOGIC;
        weight_4_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_4_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_4_4_4_ce0 : OUT STD_LOGIC;
        weight_4_4_4_we0 : OUT STD_LOGIC;
        weight_4_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_4_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_0_0_ce0 : OUT STD_LOGIC;
        weight_5_0_0_we0 : OUT STD_LOGIC;
        weight_5_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_0_1_ce0 : OUT STD_LOGIC;
        weight_5_0_1_we0 : OUT STD_LOGIC;
        weight_5_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_0_2_ce0 : OUT STD_LOGIC;
        weight_5_0_2_we0 : OUT STD_LOGIC;
        weight_5_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_0_3_ce0 : OUT STD_LOGIC;
        weight_5_0_3_we0 : OUT STD_LOGIC;
        weight_5_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_0_4_ce0 : OUT STD_LOGIC;
        weight_5_0_4_we0 : OUT STD_LOGIC;
        weight_5_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_1_0_ce0 : OUT STD_LOGIC;
        weight_5_1_0_we0 : OUT STD_LOGIC;
        weight_5_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_1_1_ce0 : OUT STD_LOGIC;
        weight_5_1_1_we0 : OUT STD_LOGIC;
        weight_5_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_1_2_ce0 : OUT STD_LOGIC;
        weight_5_1_2_we0 : OUT STD_LOGIC;
        weight_5_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_1_3_ce0 : OUT STD_LOGIC;
        weight_5_1_3_we0 : OUT STD_LOGIC;
        weight_5_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_1_4_ce0 : OUT STD_LOGIC;
        weight_5_1_4_we0 : OUT STD_LOGIC;
        weight_5_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_2_0_ce0 : OUT STD_LOGIC;
        weight_5_2_0_we0 : OUT STD_LOGIC;
        weight_5_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_2_1_ce0 : OUT STD_LOGIC;
        weight_5_2_1_we0 : OUT STD_LOGIC;
        weight_5_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_2_2_ce0 : OUT STD_LOGIC;
        weight_5_2_2_we0 : OUT STD_LOGIC;
        weight_5_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_2_3_ce0 : OUT STD_LOGIC;
        weight_5_2_3_we0 : OUT STD_LOGIC;
        weight_5_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_2_4_ce0 : OUT STD_LOGIC;
        weight_5_2_4_we0 : OUT STD_LOGIC;
        weight_5_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_3_0_ce0 : OUT STD_LOGIC;
        weight_5_3_0_we0 : OUT STD_LOGIC;
        weight_5_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_3_1_ce0 : OUT STD_LOGIC;
        weight_5_3_1_we0 : OUT STD_LOGIC;
        weight_5_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_3_2_ce0 : OUT STD_LOGIC;
        weight_5_3_2_we0 : OUT STD_LOGIC;
        weight_5_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_3_3_ce0 : OUT STD_LOGIC;
        weight_5_3_3_we0 : OUT STD_LOGIC;
        weight_5_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_3_4_ce0 : OUT STD_LOGIC;
        weight_5_3_4_we0 : OUT STD_LOGIC;
        weight_5_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_4_0_ce0 : OUT STD_LOGIC;
        weight_5_4_0_we0 : OUT STD_LOGIC;
        weight_5_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_4_1_ce0 : OUT STD_LOGIC;
        weight_5_4_1_we0 : OUT STD_LOGIC;
        weight_5_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_4_2_ce0 : OUT STD_LOGIC;
        weight_5_4_2_we0 : OUT STD_LOGIC;
        weight_5_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_4_3_ce0 : OUT STD_LOGIC;
        weight_5_4_3_we0 : OUT STD_LOGIC;
        weight_5_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_5_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_5_4_4_ce0 : OUT STD_LOGIC;
        weight_5_4_4_we0 : OUT STD_LOGIC;
        weight_5_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_5_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_0_0_ce0 : OUT STD_LOGIC;
        weight_6_0_0_we0 : OUT STD_LOGIC;
        weight_6_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_0_1_ce0 : OUT STD_LOGIC;
        weight_6_0_1_we0 : OUT STD_LOGIC;
        weight_6_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_0_2_ce0 : OUT STD_LOGIC;
        weight_6_0_2_we0 : OUT STD_LOGIC;
        weight_6_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_0_3_ce0 : OUT STD_LOGIC;
        weight_6_0_3_we0 : OUT STD_LOGIC;
        weight_6_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_0_4_ce0 : OUT STD_LOGIC;
        weight_6_0_4_we0 : OUT STD_LOGIC;
        weight_6_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_1_0_ce0 : OUT STD_LOGIC;
        weight_6_1_0_we0 : OUT STD_LOGIC;
        weight_6_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_1_1_ce0 : OUT STD_LOGIC;
        weight_6_1_1_we0 : OUT STD_LOGIC;
        weight_6_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_1_2_ce0 : OUT STD_LOGIC;
        weight_6_1_2_we0 : OUT STD_LOGIC;
        weight_6_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_1_3_ce0 : OUT STD_LOGIC;
        weight_6_1_3_we0 : OUT STD_LOGIC;
        weight_6_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_1_4_ce0 : OUT STD_LOGIC;
        weight_6_1_4_we0 : OUT STD_LOGIC;
        weight_6_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_2_0_ce0 : OUT STD_LOGIC;
        weight_6_2_0_we0 : OUT STD_LOGIC;
        weight_6_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_2_1_ce0 : OUT STD_LOGIC;
        weight_6_2_1_we0 : OUT STD_LOGIC;
        weight_6_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_2_2_ce0 : OUT STD_LOGIC;
        weight_6_2_2_we0 : OUT STD_LOGIC;
        weight_6_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_2_3_ce0 : OUT STD_LOGIC;
        weight_6_2_3_we0 : OUT STD_LOGIC;
        weight_6_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_2_4_ce0 : OUT STD_LOGIC;
        weight_6_2_4_we0 : OUT STD_LOGIC;
        weight_6_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_3_0_ce0 : OUT STD_LOGIC;
        weight_6_3_0_we0 : OUT STD_LOGIC;
        weight_6_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_3_1_ce0 : OUT STD_LOGIC;
        weight_6_3_1_we0 : OUT STD_LOGIC;
        weight_6_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_3_2_ce0 : OUT STD_LOGIC;
        weight_6_3_2_we0 : OUT STD_LOGIC;
        weight_6_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_3_3_ce0 : OUT STD_LOGIC;
        weight_6_3_3_we0 : OUT STD_LOGIC;
        weight_6_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_3_4_ce0 : OUT STD_LOGIC;
        weight_6_3_4_we0 : OUT STD_LOGIC;
        weight_6_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_4_0_ce0 : OUT STD_LOGIC;
        weight_6_4_0_we0 : OUT STD_LOGIC;
        weight_6_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_4_1_ce0 : OUT STD_LOGIC;
        weight_6_4_1_we0 : OUT STD_LOGIC;
        weight_6_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_4_2_ce0 : OUT STD_LOGIC;
        weight_6_4_2_we0 : OUT STD_LOGIC;
        weight_6_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_4_3_ce0 : OUT STD_LOGIC;
        weight_6_4_3_we0 : OUT STD_LOGIC;
        weight_6_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_6_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_6_4_4_ce0 : OUT STD_LOGIC;
        weight_6_4_4_we0 : OUT STD_LOGIC;
        weight_6_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_6_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_0_0_ce0 : OUT STD_LOGIC;
        weight_7_0_0_we0 : OUT STD_LOGIC;
        weight_7_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_0_1_ce0 : OUT STD_LOGIC;
        weight_7_0_1_we0 : OUT STD_LOGIC;
        weight_7_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_0_2_ce0 : OUT STD_LOGIC;
        weight_7_0_2_we0 : OUT STD_LOGIC;
        weight_7_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_0_3_ce0 : OUT STD_LOGIC;
        weight_7_0_3_we0 : OUT STD_LOGIC;
        weight_7_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_0_4_ce0 : OUT STD_LOGIC;
        weight_7_0_4_we0 : OUT STD_LOGIC;
        weight_7_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_1_0_ce0 : OUT STD_LOGIC;
        weight_7_1_0_we0 : OUT STD_LOGIC;
        weight_7_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_1_1_ce0 : OUT STD_LOGIC;
        weight_7_1_1_we0 : OUT STD_LOGIC;
        weight_7_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_1_2_ce0 : OUT STD_LOGIC;
        weight_7_1_2_we0 : OUT STD_LOGIC;
        weight_7_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_1_3_ce0 : OUT STD_LOGIC;
        weight_7_1_3_we0 : OUT STD_LOGIC;
        weight_7_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_1_4_ce0 : OUT STD_LOGIC;
        weight_7_1_4_we0 : OUT STD_LOGIC;
        weight_7_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_2_0_ce0 : OUT STD_LOGIC;
        weight_7_2_0_we0 : OUT STD_LOGIC;
        weight_7_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_2_1_ce0 : OUT STD_LOGIC;
        weight_7_2_1_we0 : OUT STD_LOGIC;
        weight_7_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_2_2_ce0 : OUT STD_LOGIC;
        weight_7_2_2_we0 : OUT STD_LOGIC;
        weight_7_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_2_3_ce0 : OUT STD_LOGIC;
        weight_7_2_3_we0 : OUT STD_LOGIC;
        weight_7_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_2_4_ce0 : OUT STD_LOGIC;
        weight_7_2_4_we0 : OUT STD_LOGIC;
        weight_7_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_3_0_ce0 : OUT STD_LOGIC;
        weight_7_3_0_we0 : OUT STD_LOGIC;
        weight_7_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_3_1_ce0 : OUT STD_LOGIC;
        weight_7_3_1_we0 : OUT STD_LOGIC;
        weight_7_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_3_2_ce0 : OUT STD_LOGIC;
        weight_7_3_2_we0 : OUT STD_LOGIC;
        weight_7_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_3_3_ce0 : OUT STD_LOGIC;
        weight_7_3_3_we0 : OUT STD_LOGIC;
        weight_7_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_3_4_ce0 : OUT STD_LOGIC;
        weight_7_3_4_we0 : OUT STD_LOGIC;
        weight_7_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_4_0_ce0 : OUT STD_LOGIC;
        weight_7_4_0_we0 : OUT STD_LOGIC;
        weight_7_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_4_1_ce0 : OUT STD_LOGIC;
        weight_7_4_1_we0 : OUT STD_LOGIC;
        weight_7_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_4_2_ce0 : OUT STD_LOGIC;
        weight_7_4_2_we0 : OUT STD_LOGIC;
        weight_7_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_4_3_ce0 : OUT STD_LOGIC;
        weight_7_4_3_we0 : OUT STD_LOGIC;
        weight_7_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_7_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_7_4_4_ce0 : OUT STD_LOGIC;
        weight_7_4_4_we0 : OUT STD_LOGIC;
        weight_7_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_7_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_0_0_ce0 : OUT STD_LOGIC;
        weight_8_0_0_we0 : OUT STD_LOGIC;
        weight_8_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_0_1_ce0 : OUT STD_LOGIC;
        weight_8_0_1_we0 : OUT STD_LOGIC;
        weight_8_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_0_2_ce0 : OUT STD_LOGIC;
        weight_8_0_2_we0 : OUT STD_LOGIC;
        weight_8_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_0_3_ce0 : OUT STD_LOGIC;
        weight_8_0_3_we0 : OUT STD_LOGIC;
        weight_8_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_0_4_ce0 : OUT STD_LOGIC;
        weight_8_0_4_we0 : OUT STD_LOGIC;
        weight_8_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_1_0_ce0 : OUT STD_LOGIC;
        weight_8_1_0_we0 : OUT STD_LOGIC;
        weight_8_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_1_1_ce0 : OUT STD_LOGIC;
        weight_8_1_1_we0 : OUT STD_LOGIC;
        weight_8_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_1_2_ce0 : OUT STD_LOGIC;
        weight_8_1_2_we0 : OUT STD_LOGIC;
        weight_8_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_1_3_ce0 : OUT STD_LOGIC;
        weight_8_1_3_we0 : OUT STD_LOGIC;
        weight_8_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_1_4_ce0 : OUT STD_LOGIC;
        weight_8_1_4_we0 : OUT STD_LOGIC;
        weight_8_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_2_0_ce0 : OUT STD_LOGIC;
        weight_8_2_0_we0 : OUT STD_LOGIC;
        weight_8_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_2_1_ce0 : OUT STD_LOGIC;
        weight_8_2_1_we0 : OUT STD_LOGIC;
        weight_8_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_2_2_ce0 : OUT STD_LOGIC;
        weight_8_2_2_we0 : OUT STD_LOGIC;
        weight_8_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_2_3_ce0 : OUT STD_LOGIC;
        weight_8_2_3_we0 : OUT STD_LOGIC;
        weight_8_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_2_4_ce0 : OUT STD_LOGIC;
        weight_8_2_4_we0 : OUT STD_LOGIC;
        weight_8_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_3_0_ce0 : OUT STD_LOGIC;
        weight_8_3_0_we0 : OUT STD_LOGIC;
        weight_8_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_3_1_ce0 : OUT STD_LOGIC;
        weight_8_3_1_we0 : OUT STD_LOGIC;
        weight_8_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_3_2_ce0 : OUT STD_LOGIC;
        weight_8_3_2_we0 : OUT STD_LOGIC;
        weight_8_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_3_3_ce0 : OUT STD_LOGIC;
        weight_8_3_3_we0 : OUT STD_LOGIC;
        weight_8_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_3_4_ce0 : OUT STD_LOGIC;
        weight_8_3_4_we0 : OUT STD_LOGIC;
        weight_8_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_4_0_ce0 : OUT STD_LOGIC;
        weight_8_4_0_we0 : OUT STD_LOGIC;
        weight_8_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_4_1_ce0 : OUT STD_LOGIC;
        weight_8_4_1_we0 : OUT STD_LOGIC;
        weight_8_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_4_2_ce0 : OUT STD_LOGIC;
        weight_8_4_2_we0 : OUT STD_LOGIC;
        weight_8_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_4_3_ce0 : OUT STD_LOGIC;
        weight_8_4_3_we0 : OUT STD_LOGIC;
        weight_8_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_8_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_8_4_4_ce0 : OUT STD_LOGIC;
        weight_8_4_4_we0 : OUT STD_LOGIC;
        weight_8_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_8_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_0_0_ce0 : OUT STD_LOGIC;
        weight_9_0_0_we0 : OUT STD_LOGIC;
        weight_9_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_0_1_ce0 : OUT STD_LOGIC;
        weight_9_0_1_we0 : OUT STD_LOGIC;
        weight_9_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_0_2_ce0 : OUT STD_LOGIC;
        weight_9_0_2_we0 : OUT STD_LOGIC;
        weight_9_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_0_3_ce0 : OUT STD_LOGIC;
        weight_9_0_3_we0 : OUT STD_LOGIC;
        weight_9_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_0_4_ce0 : OUT STD_LOGIC;
        weight_9_0_4_we0 : OUT STD_LOGIC;
        weight_9_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_1_0_ce0 : OUT STD_LOGIC;
        weight_9_1_0_we0 : OUT STD_LOGIC;
        weight_9_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_1_1_ce0 : OUT STD_LOGIC;
        weight_9_1_1_we0 : OUT STD_LOGIC;
        weight_9_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_1_2_ce0 : OUT STD_LOGIC;
        weight_9_1_2_we0 : OUT STD_LOGIC;
        weight_9_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_1_3_ce0 : OUT STD_LOGIC;
        weight_9_1_3_we0 : OUT STD_LOGIC;
        weight_9_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_1_4_ce0 : OUT STD_LOGIC;
        weight_9_1_4_we0 : OUT STD_LOGIC;
        weight_9_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_2_0_ce0 : OUT STD_LOGIC;
        weight_9_2_0_we0 : OUT STD_LOGIC;
        weight_9_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_2_1_ce0 : OUT STD_LOGIC;
        weight_9_2_1_we0 : OUT STD_LOGIC;
        weight_9_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_2_2_ce0 : OUT STD_LOGIC;
        weight_9_2_2_we0 : OUT STD_LOGIC;
        weight_9_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_2_3_ce0 : OUT STD_LOGIC;
        weight_9_2_3_we0 : OUT STD_LOGIC;
        weight_9_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_2_4_ce0 : OUT STD_LOGIC;
        weight_9_2_4_we0 : OUT STD_LOGIC;
        weight_9_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_3_0_ce0 : OUT STD_LOGIC;
        weight_9_3_0_we0 : OUT STD_LOGIC;
        weight_9_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_3_1_ce0 : OUT STD_LOGIC;
        weight_9_3_1_we0 : OUT STD_LOGIC;
        weight_9_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_3_2_ce0 : OUT STD_LOGIC;
        weight_9_3_2_we0 : OUT STD_LOGIC;
        weight_9_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_3_3_ce0 : OUT STD_LOGIC;
        weight_9_3_3_we0 : OUT STD_LOGIC;
        weight_9_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_3_4_ce0 : OUT STD_LOGIC;
        weight_9_3_4_we0 : OUT STD_LOGIC;
        weight_9_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_4_0_ce0 : OUT STD_LOGIC;
        weight_9_4_0_we0 : OUT STD_LOGIC;
        weight_9_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_4_1_ce0 : OUT STD_LOGIC;
        weight_9_4_1_we0 : OUT STD_LOGIC;
        weight_9_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_4_2_ce0 : OUT STD_LOGIC;
        weight_9_4_2_we0 : OUT STD_LOGIC;
        weight_9_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_4_3_ce0 : OUT STD_LOGIC;
        weight_9_4_3_we0 : OUT STD_LOGIC;
        weight_9_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_9_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_9_4_4_ce0 : OUT STD_LOGIC;
        weight_9_4_4_we0 : OUT STD_LOGIC;
        weight_9_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_9_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_0_0_ce0 : OUT STD_LOGIC;
        weight_10_0_0_we0 : OUT STD_LOGIC;
        weight_10_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_0_1_ce0 : OUT STD_LOGIC;
        weight_10_0_1_we0 : OUT STD_LOGIC;
        weight_10_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_0_2_ce0 : OUT STD_LOGIC;
        weight_10_0_2_we0 : OUT STD_LOGIC;
        weight_10_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_0_3_ce0 : OUT STD_LOGIC;
        weight_10_0_3_we0 : OUT STD_LOGIC;
        weight_10_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_0_4_ce0 : OUT STD_LOGIC;
        weight_10_0_4_we0 : OUT STD_LOGIC;
        weight_10_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_1_0_ce0 : OUT STD_LOGIC;
        weight_10_1_0_we0 : OUT STD_LOGIC;
        weight_10_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_1_1_ce0 : OUT STD_LOGIC;
        weight_10_1_1_we0 : OUT STD_LOGIC;
        weight_10_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_1_2_ce0 : OUT STD_LOGIC;
        weight_10_1_2_we0 : OUT STD_LOGIC;
        weight_10_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_1_3_ce0 : OUT STD_LOGIC;
        weight_10_1_3_we0 : OUT STD_LOGIC;
        weight_10_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_1_4_ce0 : OUT STD_LOGIC;
        weight_10_1_4_we0 : OUT STD_LOGIC;
        weight_10_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_2_0_ce0 : OUT STD_LOGIC;
        weight_10_2_0_we0 : OUT STD_LOGIC;
        weight_10_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_2_1_ce0 : OUT STD_LOGIC;
        weight_10_2_1_we0 : OUT STD_LOGIC;
        weight_10_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_2_2_ce0 : OUT STD_LOGIC;
        weight_10_2_2_we0 : OUT STD_LOGIC;
        weight_10_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_2_3_ce0 : OUT STD_LOGIC;
        weight_10_2_3_we0 : OUT STD_LOGIC;
        weight_10_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_2_4_ce0 : OUT STD_LOGIC;
        weight_10_2_4_we0 : OUT STD_LOGIC;
        weight_10_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_3_0_ce0 : OUT STD_LOGIC;
        weight_10_3_0_we0 : OUT STD_LOGIC;
        weight_10_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_3_1_ce0 : OUT STD_LOGIC;
        weight_10_3_1_we0 : OUT STD_LOGIC;
        weight_10_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_3_2_ce0 : OUT STD_LOGIC;
        weight_10_3_2_we0 : OUT STD_LOGIC;
        weight_10_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_3_3_ce0 : OUT STD_LOGIC;
        weight_10_3_3_we0 : OUT STD_LOGIC;
        weight_10_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_3_4_ce0 : OUT STD_LOGIC;
        weight_10_3_4_we0 : OUT STD_LOGIC;
        weight_10_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_4_0_ce0 : OUT STD_LOGIC;
        weight_10_4_0_we0 : OUT STD_LOGIC;
        weight_10_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_4_1_ce0 : OUT STD_LOGIC;
        weight_10_4_1_we0 : OUT STD_LOGIC;
        weight_10_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_4_2_ce0 : OUT STD_LOGIC;
        weight_10_4_2_we0 : OUT STD_LOGIC;
        weight_10_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_4_3_ce0 : OUT STD_LOGIC;
        weight_10_4_3_we0 : OUT STD_LOGIC;
        weight_10_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_10_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_10_4_4_ce0 : OUT STD_LOGIC;
        weight_10_4_4_we0 : OUT STD_LOGIC;
        weight_10_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_10_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_0_0_ce0 : OUT STD_LOGIC;
        weight_11_0_0_we0 : OUT STD_LOGIC;
        weight_11_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_0_1_ce0 : OUT STD_LOGIC;
        weight_11_0_1_we0 : OUT STD_LOGIC;
        weight_11_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_0_2_ce0 : OUT STD_LOGIC;
        weight_11_0_2_we0 : OUT STD_LOGIC;
        weight_11_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_0_3_ce0 : OUT STD_LOGIC;
        weight_11_0_3_we0 : OUT STD_LOGIC;
        weight_11_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_0_4_ce0 : OUT STD_LOGIC;
        weight_11_0_4_we0 : OUT STD_LOGIC;
        weight_11_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_1_0_ce0 : OUT STD_LOGIC;
        weight_11_1_0_we0 : OUT STD_LOGIC;
        weight_11_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_1_1_ce0 : OUT STD_LOGIC;
        weight_11_1_1_we0 : OUT STD_LOGIC;
        weight_11_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_1_2_ce0 : OUT STD_LOGIC;
        weight_11_1_2_we0 : OUT STD_LOGIC;
        weight_11_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_1_3_ce0 : OUT STD_LOGIC;
        weight_11_1_3_we0 : OUT STD_LOGIC;
        weight_11_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_1_4_ce0 : OUT STD_LOGIC;
        weight_11_1_4_we0 : OUT STD_LOGIC;
        weight_11_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_2_0_ce0 : OUT STD_LOGIC;
        weight_11_2_0_we0 : OUT STD_LOGIC;
        weight_11_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_2_1_ce0 : OUT STD_LOGIC;
        weight_11_2_1_we0 : OUT STD_LOGIC;
        weight_11_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_2_2_ce0 : OUT STD_LOGIC;
        weight_11_2_2_we0 : OUT STD_LOGIC;
        weight_11_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_2_3_ce0 : OUT STD_LOGIC;
        weight_11_2_3_we0 : OUT STD_LOGIC;
        weight_11_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_2_4_ce0 : OUT STD_LOGIC;
        weight_11_2_4_we0 : OUT STD_LOGIC;
        weight_11_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_3_0_ce0 : OUT STD_LOGIC;
        weight_11_3_0_we0 : OUT STD_LOGIC;
        weight_11_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_3_1_ce0 : OUT STD_LOGIC;
        weight_11_3_1_we0 : OUT STD_LOGIC;
        weight_11_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_3_2_ce0 : OUT STD_LOGIC;
        weight_11_3_2_we0 : OUT STD_LOGIC;
        weight_11_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_3_3_ce0 : OUT STD_LOGIC;
        weight_11_3_3_we0 : OUT STD_LOGIC;
        weight_11_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_3_4_ce0 : OUT STD_LOGIC;
        weight_11_3_4_we0 : OUT STD_LOGIC;
        weight_11_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_4_0_ce0 : OUT STD_LOGIC;
        weight_11_4_0_we0 : OUT STD_LOGIC;
        weight_11_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_4_1_ce0 : OUT STD_LOGIC;
        weight_11_4_1_we0 : OUT STD_LOGIC;
        weight_11_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_4_2_ce0 : OUT STD_LOGIC;
        weight_11_4_2_we0 : OUT STD_LOGIC;
        weight_11_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_4_3_ce0 : OUT STD_LOGIC;
        weight_11_4_3_we0 : OUT STD_LOGIC;
        weight_11_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_11_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_11_4_4_ce0 : OUT STD_LOGIC;
        weight_11_4_4_we0 : OUT STD_LOGIC;
        weight_11_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_11_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_0_0_ce0 : OUT STD_LOGIC;
        weight_12_0_0_we0 : OUT STD_LOGIC;
        weight_12_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_0_1_ce0 : OUT STD_LOGIC;
        weight_12_0_1_we0 : OUT STD_LOGIC;
        weight_12_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_0_2_ce0 : OUT STD_LOGIC;
        weight_12_0_2_we0 : OUT STD_LOGIC;
        weight_12_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_0_3_ce0 : OUT STD_LOGIC;
        weight_12_0_3_we0 : OUT STD_LOGIC;
        weight_12_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_0_4_ce0 : OUT STD_LOGIC;
        weight_12_0_4_we0 : OUT STD_LOGIC;
        weight_12_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_1_0_ce0 : OUT STD_LOGIC;
        weight_12_1_0_we0 : OUT STD_LOGIC;
        weight_12_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_1_1_ce0 : OUT STD_LOGIC;
        weight_12_1_1_we0 : OUT STD_LOGIC;
        weight_12_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_1_2_ce0 : OUT STD_LOGIC;
        weight_12_1_2_we0 : OUT STD_LOGIC;
        weight_12_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_1_3_ce0 : OUT STD_LOGIC;
        weight_12_1_3_we0 : OUT STD_LOGIC;
        weight_12_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_1_4_ce0 : OUT STD_LOGIC;
        weight_12_1_4_we0 : OUT STD_LOGIC;
        weight_12_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_2_0_ce0 : OUT STD_LOGIC;
        weight_12_2_0_we0 : OUT STD_LOGIC;
        weight_12_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_2_1_ce0 : OUT STD_LOGIC;
        weight_12_2_1_we0 : OUT STD_LOGIC;
        weight_12_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_2_2_ce0 : OUT STD_LOGIC;
        weight_12_2_2_we0 : OUT STD_LOGIC;
        weight_12_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_2_3_ce0 : OUT STD_LOGIC;
        weight_12_2_3_we0 : OUT STD_LOGIC;
        weight_12_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_2_4_ce0 : OUT STD_LOGIC;
        weight_12_2_4_we0 : OUT STD_LOGIC;
        weight_12_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_3_0_ce0 : OUT STD_LOGIC;
        weight_12_3_0_we0 : OUT STD_LOGIC;
        weight_12_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_3_1_ce0 : OUT STD_LOGIC;
        weight_12_3_1_we0 : OUT STD_LOGIC;
        weight_12_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_3_2_ce0 : OUT STD_LOGIC;
        weight_12_3_2_we0 : OUT STD_LOGIC;
        weight_12_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_3_3_ce0 : OUT STD_LOGIC;
        weight_12_3_3_we0 : OUT STD_LOGIC;
        weight_12_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_3_4_ce0 : OUT STD_LOGIC;
        weight_12_3_4_we0 : OUT STD_LOGIC;
        weight_12_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_4_0_ce0 : OUT STD_LOGIC;
        weight_12_4_0_we0 : OUT STD_LOGIC;
        weight_12_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_4_1_ce0 : OUT STD_LOGIC;
        weight_12_4_1_we0 : OUT STD_LOGIC;
        weight_12_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_4_2_ce0 : OUT STD_LOGIC;
        weight_12_4_2_we0 : OUT STD_LOGIC;
        weight_12_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_4_3_ce0 : OUT STD_LOGIC;
        weight_12_4_3_we0 : OUT STD_LOGIC;
        weight_12_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_12_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_12_4_4_ce0 : OUT STD_LOGIC;
        weight_12_4_4_we0 : OUT STD_LOGIC;
        weight_12_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_12_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_0_0_ce0 : OUT STD_LOGIC;
        weight_13_0_0_we0 : OUT STD_LOGIC;
        weight_13_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_0_1_ce0 : OUT STD_LOGIC;
        weight_13_0_1_we0 : OUT STD_LOGIC;
        weight_13_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_0_2_ce0 : OUT STD_LOGIC;
        weight_13_0_2_we0 : OUT STD_LOGIC;
        weight_13_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_0_3_ce0 : OUT STD_LOGIC;
        weight_13_0_3_we0 : OUT STD_LOGIC;
        weight_13_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_0_4_ce0 : OUT STD_LOGIC;
        weight_13_0_4_we0 : OUT STD_LOGIC;
        weight_13_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_1_0_ce0 : OUT STD_LOGIC;
        weight_13_1_0_we0 : OUT STD_LOGIC;
        weight_13_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_1_1_ce0 : OUT STD_LOGIC;
        weight_13_1_1_we0 : OUT STD_LOGIC;
        weight_13_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_1_2_ce0 : OUT STD_LOGIC;
        weight_13_1_2_we0 : OUT STD_LOGIC;
        weight_13_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_1_3_ce0 : OUT STD_LOGIC;
        weight_13_1_3_we0 : OUT STD_LOGIC;
        weight_13_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_1_4_ce0 : OUT STD_LOGIC;
        weight_13_1_4_we0 : OUT STD_LOGIC;
        weight_13_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_2_0_ce0 : OUT STD_LOGIC;
        weight_13_2_0_we0 : OUT STD_LOGIC;
        weight_13_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_2_1_ce0 : OUT STD_LOGIC;
        weight_13_2_1_we0 : OUT STD_LOGIC;
        weight_13_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_2_2_ce0 : OUT STD_LOGIC;
        weight_13_2_2_we0 : OUT STD_LOGIC;
        weight_13_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_2_3_ce0 : OUT STD_LOGIC;
        weight_13_2_3_we0 : OUT STD_LOGIC;
        weight_13_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_2_4_ce0 : OUT STD_LOGIC;
        weight_13_2_4_we0 : OUT STD_LOGIC;
        weight_13_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_3_0_ce0 : OUT STD_LOGIC;
        weight_13_3_0_we0 : OUT STD_LOGIC;
        weight_13_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_3_1_ce0 : OUT STD_LOGIC;
        weight_13_3_1_we0 : OUT STD_LOGIC;
        weight_13_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_3_2_ce0 : OUT STD_LOGIC;
        weight_13_3_2_we0 : OUT STD_LOGIC;
        weight_13_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_3_3_ce0 : OUT STD_LOGIC;
        weight_13_3_3_we0 : OUT STD_LOGIC;
        weight_13_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_3_4_ce0 : OUT STD_LOGIC;
        weight_13_3_4_we0 : OUT STD_LOGIC;
        weight_13_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_4_0_ce0 : OUT STD_LOGIC;
        weight_13_4_0_we0 : OUT STD_LOGIC;
        weight_13_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_4_1_ce0 : OUT STD_LOGIC;
        weight_13_4_1_we0 : OUT STD_LOGIC;
        weight_13_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_4_2_ce0 : OUT STD_LOGIC;
        weight_13_4_2_we0 : OUT STD_LOGIC;
        weight_13_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_4_3_ce0 : OUT STD_LOGIC;
        weight_13_4_3_we0 : OUT STD_LOGIC;
        weight_13_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_13_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_13_4_4_ce0 : OUT STD_LOGIC;
        weight_13_4_4_we0 : OUT STD_LOGIC;
        weight_13_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_13_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_0_0_ce0 : OUT STD_LOGIC;
        weight_14_0_0_we0 : OUT STD_LOGIC;
        weight_14_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_0_1_ce0 : OUT STD_LOGIC;
        weight_14_0_1_we0 : OUT STD_LOGIC;
        weight_14_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_0_2_ce0 : OUT STD_LOGIC;
        weight_14_0_2_we0 : OUT STD_LOGIC;
        weight_14_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_0_3_ce0 : OUT STD_LOGIC;
        weight_14_0_3_we0 : OUT STD_LOGIC;
        weight_14_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_0_4_ce0 : OUT STD_LOGIC;
        weight_14_0_4_we0 : OUT STD_LOGIC;
        weight_14_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_1_0_ce0 : OUT STD_LOGIC;
        weight_14_1_0_we0 : OUT STD_LOGIC;
        weight_14_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_1_1_ce0 : OUT STD_LOGIC;
        weight_14_1_1_we0 : OUT STD_LOGIC;
        weight_14_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_1_2_ce0 : OUT STD_LOGIC;
        weight_14_1_2_we0 : OUT STD_LOGIC;
        weight_14_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_1_3_ce0 : OUT STD_LOGIC;
        weight_14_1_3_we0 : OUT STD_LOGIC;
        weight_14_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_1_4_ce0 : OUT STD_LOGIC;
        weight_14_1_4_we0 : OUT STD_LOGIC;
        weight_14_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_2_0_ce0 : OUT STD_LOGIC;
        weight_14_2_0_we0 : OUT STD_LOGIC;
        weight_14_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_2_1_ce0 : OUT STD_LOGIC;
        weight_14_2_1_we0 : OUT STD_LOGIC;
        weight_14_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_2_2_ce0 : OUT STD_LOGIC;
        weight_14_2_2_we0 : OUT STD_LOGIC;
        weight_14_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_2_3_ce0 : OUT STD_LOGIC;
        weight_14_2_3_we0 : OUT STD_LOGIC;
        weight_14_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_2_4_ce0 : OUT STD_LOGIC;
        weight_14_2_4_we0 : OUT STD_LOGIC;
        weight_14_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_3_0_ce0 : OUT STD_LOGIC;
        weight_14_3_0_we0 : OUT STD_LOGIC;
        weight_14_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_3_1_ce0 : OUT STD_LOGIC;
        weight_14_3_1_we0 : OUT STD_LOGIC;
        weight_14_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_3_2_ce0 : OUT STD_LOGIC;
        weight_14_3_2_we0 : OUT STD_LOGIC;
        weight_14_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_3_3_ce0 : OUT STD_LOGIC;
        weight_14_3_3_we0 : OUT STD_LOGIC;
        weight_14_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_3_4_ce0 : OUT STD_LOGIC;
        weight_14_3_4_we0 : OUT STD_LOGIC;
        weight_14_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_4_0_ce0 : OUT STD_LOGIC;
        weight_14_4_0_we0 : OUT STD_LOGIC;
        weight_14_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_4_1_ce0 : OUT STD_LOGIC;
        weight_14_4_1_we0 : OUT STD_LOGIC;
        weight_14_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_4_2_ce0 : OUT STD_LOGIC;
        weight_14_4_2_we0 : OUT STD_LOGIC;
        weight_14_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_4_3_ce0 : OUT STD_LOGIC;
        weight_14_4_3_we0 : OUT STD_LOGIC;
        weight_14_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_14_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_14_4_4_ce0 : OUT STD_LOGIC;
        weight_14_4_4_we0 : OUT STD_LOGIC;
        weight_14_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_14_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_0_0_ce0 : OUT STD_LOGIC;
        weight_15_0_0_we0 : OUT STD_LOGIC;
        weight_15_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_0_1_ce0 : OUT STD_LOGIC;
        weight_15_0_1_we0 : OUT STD_LOGIC;
        weight_15_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_0_2_ce0 : OUT STD_LOGIC;
        weight_15_0_2_we0 : OUT STD_LOGIC;
        weight_15_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_0_3_ce0 : OUT STD_LOGIC;
        weight_15_0_3_we0 : OUT STD_LOGIC;
        weight_15_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_0_4_ce0 : OUT STD_LOGIC;
        weight_15_0_4_we0 : OUT STD_LOGIC;
        weight_15_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_1_0_ce0 : OUT STD_LOGIC;
        weight_15_1_0_we0 : OUT STD_LOGIC;
        weight_15_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_1_1_ce0 : OUT STD_LOGIC;
        weight_15_1_1_we0 : OUT STD_LOGIC;
        weight_15_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_1_2_ce0 : OUT STD_LOGIC;
        weight_15_1_2_we0 : OUT STD_LOGIC;
        weight_15_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_1_3_ce0 : OUT STD_LOGIC;
        weight_15_1_3_we0 : OUT STD_LOGIC;
        weight_15_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_1_4_ce0 : OUT STD_LOGIC;
        weight_15_1_4_we0 : OUT STD_LOGIC;
        weight_15_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_2_0_ce0 : OUT STD_LOGIC;
        weight_15_2_0_we0 : OUT STD_LOGIC;
        weight_15_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_2_1_ce0 : OUT STD_LOGIC;
        weight_15_2_1_we0 : OUT STD_LOGIC;
        weight_15_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_2_2_ce0 : OUT STD_LOGIC;
        weight_15_2_2_we0 : OUT STD_LOGIC;
        weight_15_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_2_3_ce0 : OUT STD_LOGIC;
        weight_15_2_3_we0 : OUT STD_LOGIC;
        weight_15_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_2_4_ce0 : OUT STD_LOGIC;
        weight_15_2_4_we0 : OUT STD_LOGIC;
        weight_15_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_3_0_ce0 : OUT STD_LOGIC;
        weight_15_3_0_we0 : OUT STD_LOGIC;
        weight_15_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_3_1_ce0 : OUT STD_LOGIC;
        weight_15_3_1_we0 : OUT STD_LOGIC;
        weight_15_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_3_2_ce0 : OUT STD_LOGIC;
        weight_15_3_2_we0 : OUT STD_LOGIC;
        weight_15_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_3_3_ce0 : OUT STD_LOGIC;
        weight_15_3_3_we0 : OUT STD_LOGIC;
        weight_15_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_3_4_ce0 : OUT STD_LOGIC;
        weight_15_3_4_we0 : OUT STD_LOGIC;
        weight_15_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_4_0_ce0 : OUT STD_LOGIC;
        weight_15_4_0_we0 : OUT STD_LOGIC;
        weight_15_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_4_1_ce0 : OUT STD_LOGIC;
        weight_15_4_1_we0 : OUT STD_LOGIC;
        weight_15_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_4_2_ce0 : OUT STD_LOGIC;
        weight_15_4_2_we0 : OUT STD_LOGIC;
        weight_15_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_4_3_ce0 : OUT STD_LOGIC;
        weight_15_4_3_we0 : OUT STD_LOGIC;
        weight_15_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_15_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weight_15_4_4_ce0 : OUT STD_LOGIC;
        weight_15_4_4_we0 : OUT STD_LOGIC;
        weight_15_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_15_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_input_AWVALID : OUT STD_LOGIC;
        m_axi_kernel_input_AWREADY : IN STD_LOGIC;
        m_axi_kernel_input_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_input_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_input_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_input_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_input_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_input_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_input_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_input_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_input_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_input_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_WVALID : OUT STD_LOGIC;
        m_axi_kernel_input_WREADY : IN STD_LOGIC;
        m_axi_kernel_input_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_kernel_input_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_kernel_input_WLAST : OUT STD_LOGIC;
        m_axi_kernel_input_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_ARVALID : OUT STD_LOGIC;
        m_axi_kernel_input_ARREADY : IN STD_LOGIC;
        m_axi_kernel_input_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_input_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_input_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_input_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_input_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_input_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_input_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_input_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_input_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_input_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_RVALID : IN STD_LOGIC;
        m_axi_kernel_input_RREADY : OUT STD_LOGIC;
        m_axi_kernel_input_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_kernel_input_RLAST : IN STD_LOGIC;
        m_axi_kernel_input_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_kernel_input_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_input_BVALID : IN STD_LOGIC;
        m_axi_kernel_input_BREADY : OUT STD_LOGIC;
        m_axi_kernel_input_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_input_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        vinput : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_weight_AWVALID : OUT STD_LOGIC;
        m_axi_kernel_weight_AWREADY : IN STD_LOGIC;
        m_axi_kernel_weight_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_weight_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_weight_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_weight_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_weight_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_weight_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_weight_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_weight_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_weight_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_weight_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_WVALID : OUT STD_LOGIC;
        m_axi_kernel_weight_WREADY : IN STD_LOGIC;
        m_axi_kernel_weight_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_weight_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_weight_WLAST : OUT STD_LOGIC;
        m_axi_kernel_weight_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_ARVALID : OUT STD_LOGIC;
        m_axi_kernel_weight_ARREADY : IN STD_LOGIC;
        m_axi_kernel_weight_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_weight_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_weight_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_weight_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_weight_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_weight_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_weight_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_weight_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_weight_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_weight_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_RVALID : IN STD_LOGIC;
        m_axi_kernel_weight_RREADY : OUT STD_LOGIC;
        m_axi_kernel_weight_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_weight_RLAST : IN STD_LOGIC;
        m_axi_kernel_weight_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_kernel_weight_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_weight_BVALID : IN STD_LOGIC;
        m_axi_kernel_weight_BREADY : OUT STD_LOGIC;
        m_axi_kernel_weight_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_weight_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        vweight : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_output_AWVALID : OUT STD_LOGIC;
        m_axi_kernel_output_AWREADY : IN STD_LOGIC;
        m_axi_kernel_output_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_output_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_output_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_output_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_output_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_WVALID : OUT STD_LOGIC;
        m_axi_kernel_output_WREADY : IN STD_LOGIC;
        m_axi_kernel_output_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_kernel_output_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_output_WLAST : OUT STD_LOGIC;
        m_axi_kernel_output_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_ARVALID : OUT STD_LOGIC;
        m_axi_kernel_output_ARREADY : IN STD_LOGIC;
        m_axi_kernel_output_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_output_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_output_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_output_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_output_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_RVALID : IN STD_LOGIC;
        m_axi_kernel_output_RREADY : OUT STD_LOGIC;
        m_axi_kernel_output_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_kernel_output_RLAST : IN STD_LOGIC;
        m_axi_kernel_output_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_kernel_output_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_BVALID : IN STD_LOGIC;
        m_axi_kernel_output_BREADY : OUT STD_LOGIC;
        m_axi_kernel_output_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        voutput : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component kernel_cnn_input_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_cnn_output_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_cnn_weight_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_cnn_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        vinput : OUT STD_LOGIC_VECTOR (63 downto 0);
        vweight : OUT STD_LOGIC_VECTOR (63 downto 0);
        voutput : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_continue : OUT STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component kernel_cnn_kernel_input_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component kernel_cnn_kernel_output_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component kernel_cnn_kernel_weight_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    input_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_0_0_address0,
        ce0 => grp_cnn_fu_1844_input_0_0_ce0,
        we0 => grp_cnn_fu_1844_input_0_0_we0,
        d0 => grp_cnn_fu_1844_input_0_0_d0,
        q0 => input_q0);

    input_1_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_0_1_address0,
        ce0 => grp_cnn_fu_1844_input_0_1_ce0,
        we0 => grp_cnn_fu_1844_input_0_1_we0,
        d0 => grp_cnn_fu_1844_input_0_1_d0,
        q0 => input_1_q0);

    input_2_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_0_2_address0,
        ce0 => grp_cnn_fu_1844_input_0_2_ce0,
        we0 => grp_cnn_fu_1844_input_0_2_we0,
        d0 => grp_cnn_fu_1844_input_0_2_d0,
        q0 => input_2_q0);

    input_3_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_0_3_address0,
        ce0 => grp_cnn_fu_1844_input_0_3_ce0,
        we0 => grp_cnn_fu_1844_input_0_3_we0,
        d0 => grp_cnn_fu_1844_input_0_3_d0,
        q0 => input_3_q0);

    input_4_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_0_4_address0,
        ce0 => grp_cnn_fu_1844_input_0_4_ce0,
        we0 => grp_cnn_fu_1844_input_0_4_we0,
        d0 => grp_cnn_fu_1844_input_0_4_d0,
        q0 => input_4_q0);

    input_5_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_1_0_address0,
        ce0 => grp_cnn_fu_1844_input_1_0_ce0,
        we0 => grp_cnn_fu_1844_input_1_0_we0,
        d0 => grp_cnn_fu_1844_input_1_0_d0,
        q0 => input_5_q0);

    input_6_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_1_1_address0,
        ce0 => grp_cnn_fu_1844_input_1_1_ce0,
        we0 => grp_cnn_fu_1844_input_1_1_we0,
        d0 => grp_cnn_fu_1844_input_1_1_d0,
        q0 => input_6_q0);

    input_7_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_1_2_address0,
        ce0 => grp_cnn_fu_1844_input_1_2_ce0,
        we0 => grp_cnn_fu_1844_input_1_2_we0,
        d0 => grp_cnn_fu_1844_input_1_2_d0,
        q0 => input_7_q0);

    input_8_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_1_3_address0,
        ce0 => grp_cnn_fu_1844_input_1_3_ce0,
        we0 => grp_cnn_fu_1844_input_1_3_we0,
        d0 => grp_cnn_fu_1844_input_1_3_d0,
        q0 => input_8_q0);

    input_9_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_1_4_address0,
        ce0 => grp_cnn_fu_1844_input_1_4_ce0,
        we0 => grp_cnn_fu_1844_input_1_4_we0,
        d0 => grp_cnn_fu_1844_input_1_4_d0,
        q0 => input_9_q0);

    input_10_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_2_0_address0,
        ce0 => grp_cnn_fu_1844_input_2_0_ce0,
        we0 => grp_cnn_fu_1844_input_2_0_we0,
        d0 => grp_cnn_fu_1844_input_2_0_d0,
        q0 => input_10_q0);

    input_11_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_2_1_address0,
        ce0 => grp_cnn_fu_1844_input_2_1_ce0,
        we0 => grp_cnn_fu_1844_input_2_1_we0,
        d0 => grp_cnn_fu_1844_input_2_1_d0,
        q0 => input_11_q0);

    input_12_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_2_2_address0,
        ce0 => grp_cnn_fu_1844_input_2_2_ce0,
        we0 => grp_cnn_fu_1844_input_2_2_we0,
        d0 => grp_cnn_fu_1844_input_2_2_d0,
        q0 => input_12_q0);

    input_13_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_2_3_address0,
        ce0 => grp_cnn_fu_1844_input_2_3_ce0,
        we0 => grp_cnn_fu_1844_input_2_3_we0,
        d0 => grp_cnn_fu_1844_input_2_3_d0,
        q0 => input_13_q0);

    input_14_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_2_4_address0,
        ce0 => grp_cnn_fu_1844_input_2_4_ce0,
        we0 => grp_cnn_fu_1844_input_2_4_we0,
        d0 => grp_cnn_fu_1844_input_2_4_d0,
        q0 => input_14_q0);

    input_15_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_3_0_address0,
        ce0 => grp_cnn_fu_1844_input_3_0_ce0,
        we0 => grp_cnn_fu_1844_input_3_0_we0,
        d0 => grp_cnn_fu_1844_input_3_0_d0,
        q0 => input_15_q0);

    input_16_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_3_1_address0,
        ce0 => grp_cnn_fu_1844_input_3_1_ce0,
        we0 => grp_cnn_fu_1844_input_3_1_we0,
        d0 => grp_cnn_fu_1844_input_3_1_d0,
        q0 => input_16_q0);

    input_17_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_3_2_address0,
        ce0 => grp_cnn_fu_1844_input_3_2_ce0,
        we0 => grp_cnn_fu_1844_input_3_2_we0,
        d0 => grp_cnn_fu_1844_input_3_2_d0,
        q0 => input_17_q0);

    input_18_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_3_3_address0,
        ce0 => grp_cnn_fu_1844_input_3_3_ce0,
        we0 => grp_cnn_fu_1844_input_3_3_we0,
        d0 => grp_cnn_fu_1844_input_3_3_d0,
        q0 => input_18_q0);

    input_19_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_3_4_address0,
        ce0 => grp_cnn_fu_1844_input_3_4_ce0,
        we0 => grp_cnn_fu_1844_input_3_4_we0,
        d0 => grp_cnn_fu_1844_input_3_4_d0,
        q0 => input_19_q0);

    input_20_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_4_0_address0,
        ce0 => grp_cnn_fu_1844_input_4_0_ce0,
        we0 => grp_cnn_fu_1844_input_4_0_we0,
        d0 => grp_cnn_fu_1844_input_4_0_d0,
        q0 => input_20_q0);

    input_21_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_4_1_address0,
        ce0 => grp_cnn_fu_1844_input_4_1_ce0,
        we0 => grp_cnn_fu_1844_input_4_1_we0,
        d0 => grp_cnn_fu_1844_input_4_1_d0,
        q0 => input_21_q0);

    input_22_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_4_2_address0,
        ce0 => grp_cnn_fu_1844_input_4_2_ce0,
        we0 => grp_cnn_fu_1844_input_4_2_we0,
        d0 => grp_cnn_fu_1844_input_4_2_d0,
        q0 => input_22_q0);

    input_23_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_4_3_address0,
        ce0 => grp_cnn_fu_1844_input_4_3_ce0,
        we0 => grp_cnn_fu_1844_input_4_3_we0,
        d0 => grp_cnn_fu_1844_input_4_3_d0,
        q0 => input_23_q0);

    input_24_U : component kernel_cnn_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2116,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_input_4_4_address0,
        ce0 => grp_cnn_fu_1844_input_4_4_ce0,
        we0 => grp_cnn_fu_1844_input_4_4_we0,
        d0 => grp_cnn_fu_1844_input_4_4_d0,
        q0 => input_24_q0);

    output_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_0_address0,
        ce0 => grp_cnn_fu_1844_output_0_ce0,
        we0 => grp_cnn_fu_1844_output_0_we0,
        d0 => grp_cnn_fu_1844_output_0_d0,
        q0 => output_q0,
        address1 => grp_cnn_fu_1844_output_0_address1,
        ce1 => grp_cnn_fu_1844_output_0_ce1,
        we1 => grp_cnn_fu_1844_output_0_we1,
        d1 => grp_cnn_fu_1844_output_0_d1,
        q1 => output_q1);

    output_1_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_1_address0,
        ce0 => grp_cnn_fu_1844_output_1_ce0,
        we0 => grp_cnn_fu_1844_output_1_we0,
        d0 => grp_cnn_fu_1844_output_1_d0,
        q0 => output_1_q0,
        address1 => grp_cnn_fu_1844_output_1_address1,
        ce1 => grp_cnn_fu_1844_output_1_ce1,
        we1 => grp_cnn_fu_1844_output_1_we1,
        d1 => grp_cnn_fu_1844_output_1_d1,
        q1 => output_1_q1);

    output_2_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_2_address0,
        ce0 => grp_cnn_fu_1844_output_2_ce0,
        we0 => grp_cnn_fu_1844_output_2_we0,
        d0 => grp_cnn_fu_1844_output_2_d0,
        q0 => output_2_q0,
        address1 => grp_cnn_fu_1844_output_2_address1,
        ce1 => grp_cnn_fu_1844_output_2_ce1,
        we1 => grp_cnn_fu_1844_output_2_we1,
        d1 => grp_cnn_fu_1844_output_2_d1,
        q1 => output_2_q1);

    output_3_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_3_address0,
        ce0 => grp_cnn_fu_1844_output_3_ce0,
        we0 => grp_cnn_fu_1844_output_3_we0,
        d0 => grp_cnn_fu_1844_output_3_d0,
        q0 => output_3_q0,
        address1 => grp_cnn_fu_1844_output_3_address1,
        ce1 => grp_cnn_fu_1844_output_3_ce1,
        we1 => grp_cnn_fu_1844_output_3_we1,
        d1 => grp_cnn_fu_1844_output_3_d1,
        q1 => output_3_q1);

    output_4_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_4_address0,
        ce0 => grp_cnn_fu_1844_output_4_ce0,
        we0 => grp_cnn_fu_1844_output_4_we0,
        d0 => grp_cnn_fu_1844_output_4_d0,
        q0 => output_4_q0,
        address1 => grp_cnn_fu_1844_output_4_address1,
        ce1 => grp_cnn_fu_1844_output_4_ce1,
        we1 => grp_cnn_fu_1844_output_4_we1,
        d1 => grp_cnn_fu_1844_output_4_d1,
        q1 => output_4_q1);

    output_5_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_5_address0,
        ce0 => grp_cnn_fu_1844_output_5_ce0,
        we0 => grp_cnn_fu_1844_output_5_we0,
        d0 => grp_cnn_fu_1844_output_5_d0,
        q0 => output_5_q0,
        address1 => grp_cnn_fu_1844_output_5_address1,
        ce1 => grp_cnn_fu_1844_output_5_ce1,
        we1 => grp_cnn_fu_1844_output_5_we1,
        d1 => grp_cnn_fu_1844_output_5_d1,
        q1 => output_5_q1);

    output_6_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_6_address0,
        ce0 => grp_cnn_fu_1844_output_6_ce0,
        we0 => grp_cnn_fu_1844_output_6_we0,
        d0 => grp_cnn_fu_1844_output_6_d0,
        q0 => output_6_q0,
        address1 => grp_cnn_fu_1844_output_6_address1,
        ce1 => grp_cnn_fu_1844_output_6_ce1,
        we1 => grp_cnn_fu_1844_output_6_we1,
        d1 => grp_cnn_fu_1844_output_6_d1,
        q1 => output_6_q1);

    output_7_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_7_address0,
        ce0 => grp_cnn_fu_1844_output_7_ce0,
        we0 => grp_cnn_fu_1844_output_7_we0,
        d0 => grp_cnn_fu_1844_output_7_d0,
        q0 => output_7_q0,
        address1 => grp_cnn_fu_1844_output_7_address1,
        ce1 => grp_cnn_fu_1844_output_7_ce1,
        we1 => grp_cnn_fu_1844_output_7_we1,
        d1 => grp_cnn_fu_1844_output_7_d1,
        q1 => output_7_q1);

    output_8_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_8_address0,
        ce0 => grp_cnn_fu_1844_output_8_ce0,
        we0 => grp_cnn_fu_1844_output_8_we0,
        d0 => grp_cnn_fu_1844_output_8_d0,
        q0 => output_8_q0,
        address1 => grp_cnn_fu_1844_output_8_address1,
        ce1 => grp_cnn_fu_1844_output_8_ce1,
        we1 => grp_cnn_fu_1844_output_8_we1,
        d1 => grp_cnn_fu_1844_output_8_d1,
        q1 => output_8_q1);

    output_9_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_9_address0,
        ce0 => grp_cnn_fu_1844_output_9_ce0,
        we0 => grp_cnn_fu_1844_output_9_we0,
        d0 => grp_cnn_fu_1844_output_9_d0,
        q0 => output_9_q0,
        address1 => grp_cnn_fu_1844_output_9_address1,
        ce1 => grp_cnn_fu_1844_output_9_ce1,
        we1 => grp_cnn_fu_1844_output_9_we1,
        d1 => grp_cnn_fu_1844_output_9_d1,
        q1 => output_9_q1);

    output_10_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_10_address0,
        ce0 => grp_cnn_fu_1844_output_10_ce0,
        we0 => grp_cnn_fu_1844_output_10_we0,
        d0 => grp_cnn_fu_1844_output_10_d0,
        q0 => output_10_q0,
        address1 => grp_cnn_fu_1844_output_10_address1,
        ce1 => grp_cnn_fu_1844_output_10_ce1,
        we1 => grp_cnn_fu_1844_output_10_we1,
        d1 => grp_cnn_fu_1844_output_10_d1,
        q1 => output_10_q1);

    output_11_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_11_address0,
        ce0 => grp_cnn_fu_1844_output_11_ce0,
        we0 => grp_cnn_fu_1844_output_11_we0,
        d0 => grp_cnn_fu_1844_output_11_d0,
        q0 => output_11_q0,
        address1 => grp_cnn_fu_1844_output_11_address1,
        ce1 => grp_cnn_fu_1844_output_11_ce1,
        we1 => grp_cnn_fu_1844_output_11_we1,
        d1 => grp_cnn_fu_1844_output_11_d1,
        q1 => output_11_q1);

    output_12_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_12_address0,
        ce0 => grp_cnn_fu_1844_output_12_ce0,
        we0 => grp_cnn_fu_1844_output_12_we0,
        d0 => grp_cnn_fu_1844_output_12_d0,
        q0 => output_12_q0,
        address1 => grp_cnn_fu_1844_output_12_address1,
        ce1 => grp_cnn_fu_1844_output_12_ce1,
        we1 => grp_cnn_fu_1844_output_12_we1,
        d1 => grp_cnn_fu_1844_output_12_d1,
        q1 => output_12_q1);

    output_13_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_13_address0,
        ce0 => grp_cnn_fu_1844_output_13_ce0,
        we0 => grp_cnn_fu_1844_output_13_we0,
        d0 => grp_cnn_fu_1844_output_13_d0,
        q0 => output_13_q0,
        address1 => grp_cnn_fu_1844_output_13_address1,
        ce1 => grp_cnn_fu_1844_output_13_ce1,
        we1 => grp_cnn_fu_1844_output_13_we1,
        d1 => grp_cnn_fu_1844_output_13_d1,
        q1 => output_13_q1);

    output_14_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_14_address0,
        ce0 => grp_cnn_fu_1844_output_14_ce0,
        we0 => grp_cnn_fu_1844_output_14_we0,
        d0 => grp_cnn_fu_1844_output_14_d0,
        q0 => output_14_q0,
        address1 => grp_cnn_fu_1844_output_14_address1,
        ce1 => grp_cnn_fu_1844_output_14_ce1,
        we1 => grp_cnn_fu_1844_output_14_we1,
        d1 => grp_cnn_fu_1844_output_14_d1,
        q1 => output_14_q1);

    output_15_U : component kernel_cnn_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_output_15_address0,
        ce0 => grp_cnn_fu_1844_output_15_ce0,
        we0 => grp_cnn_fu_1844_output_15_we0,
        d0 => grp_cnn_fu_1844_output_15_d0,
        q0 => output_15_q0,
        address1 => grp_cnn_fu_1844_output_15_address1,
        ce1 => grp_cnn_fu_1844_output_15_ce1,
        we1 => grp_cnn_fu_1844_output_15_we1,
        d1 => grp_cnn_fu_1844_output_15_d1,
        q1 => output_15_q1);

    weight_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_0_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_0_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_0_0_0_d0,
        q0 => weight_q0);

    weight_1_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_0_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_0_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_0_0_1_d0,
        q0 => weight_1_q0);

    weight_2_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_0_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_0_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_0_0_2_d0,
        q0 => weight_2_q0);

    weight_3_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_0_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_0_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_0_0_3_d0,
        q0 => weight_3_q0);

    weight_4_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_0_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_0_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_0_0_4_d0,
        q0 => weight_4_q0);

    weight_5_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_0_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_0_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_0_1_0_d0,
        q0 => weight_5_q0);

    weight_6_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_0_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_0_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_0_1_1_d0,
        q0 => weight_6_q0);

    weight_7_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_0_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_0_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_0_1_2_d0,
        q0 => weight_7_q0);

    weight_8_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_0_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_0_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_0_1_3_d0,
        q0 => weight_8_q0);

    weight_9_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_0_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_0_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_0_1_4_d0,
        q0 => weight_9_q0);

    weight_10_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_0_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_0_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_0_2_0_d0,
        q0 => weight_10_q0);

    weight_11_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_0_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_0_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_0_2_1_d0,
        q0 => weight_11_q0);

    weight_12_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_0_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_0_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_0_2_2_d0,
        q0 => weight_12_q0);

    weight_13_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_0_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_0_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_0_2_3_d0,
        q0 => weight_13_q0);

    weight_14_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_0_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_0_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_0_2_4_d0,
        q0 => weight_14_q0);

    weight_15_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_0_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_0_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_0_3_0_d0,
        q0 => weight_15_q0);

    weight_16_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_0_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_0_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_0_3_1_d0,
        q0 => weight_16_q0);

    weight_17_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_0_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_0_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_0_3_2_d0,
        q0 => weight_17_q0);

    weight_18_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_0_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_0_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_0_3_3_d0,
        q0 => weight_18_q0);

    weight_19_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_0_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_0_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_0_3_4_d0,
        q0 => weight_19_q0);

    weight_20_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_0_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_0_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_0_4_0_d0,
        q0 => weight_20_q0);

    weight_21_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_0_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_0_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_0_4_1_d0,
        q0 => weight_21_q0);

    weight_22_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_0_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_0_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_0_4_2_d0,
        q0 => weight_22_q0);

    weight_23_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_0_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_0_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_0_4_3_d0,
        q0 => weight_23_q0);

    weight_24_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_0_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_0_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_0_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_0_4_4_d0,
        q0 => weight_24_q0);

    weight_25_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_1_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_1_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_1_0_0_d0,
        q0 => weight_25_q0);

    weight_26_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_1_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_1_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_1_0_1_d0,
        q0 => weight_26_q0);

    weight_27_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_1_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_1_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_1_0_2_d0,
        q0 => weight_27_q0);

    weight_28_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_1_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_1_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_1_0_3_d0,
        q0 => weight_28_q0);

    weight_29_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_1_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_1_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_1_0_4_d0,
        q0 => weight_29_q0);

    weight_30_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_1_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_1_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_1_1_0_d0,
        q0 => weight_30_q0);

    weight_31_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_1_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_1_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_1_1_1_d0,
        q0 => weight_31_q0);

    weight_32_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_1_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_1_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_1_1_2_d0,
        q0 => weight_32_q0);

    weight_33_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_1_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_1_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_1_1_3_d0,
        q0 => weight_33_q0);

    weight_34_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_1_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_1_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_1_1_4_d0,
        q0 => weight_34_q0);

    weight_35_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_1_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_1_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_1_2_0_d0,
        q0 => weight_35_q0);

    weight_36_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_1_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_1_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_1_2_1_d0,
        q0 => weight_36_q0);

    weight_37_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_1_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_1_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_1_2_2_d0,
        q0 => weight_37_q0);

    weight_38_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_1_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_1_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_1_2_3_d0,
        q0 => weight_38_q0);

    weight_39_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_1_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_1_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_1_2_4_d0,
        q0 => weight_39_q0);

    weight_40_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_1_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_1_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_1_3_0_d0,
        q0 => weight_40_q0);

    weight_41_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_1_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_1_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_1_3_1_d0,
        q0 => weight_41_q0);

    weight_42_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_1_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_1_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_1_3_2_d0,
        q0 => weight_42_q0);

    weight_43_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_1_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_1_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_1_3_3_d0,
        q0 => weight_43_q0);

    weight_44_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_1_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_1_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_1_3_4_d0,
        q0 => weight_44_q0);

    weight_45_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_1_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_1_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_1_4_0_d0,
        q0 => weight_45_q0);

    weight_46_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_1_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_1_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_1_4_1_d0,
        q0 => weight_46_q0);

    weight_47_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_1_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_1_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_1_4_2_d0,
        q0 => weight_47_q0);

    weight_48_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_1_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_1_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_1_4_3_d0,
        q0 => weight_48_q0);

    weight_49_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_1_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_1_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_1_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_1_4_4_d0,
        q0 => weight_49_q0);

    weight_50_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_2_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_2_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_2_0_0_d0,
        q0 => weight_50_q0);

    weight_51_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_2_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_2_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_2_0_1_d0,
        q0 => weight_51_q0);

    weight_52_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_2_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_2_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_2_0_2_d0,
        q0 => weight_52_q0);

    weight_53_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_2_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_2_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_2_0_3_d0,
        q0 => weight_53_q0);

    weight_54_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_2_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_2_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_2_0_4_d0,
        q0 => weight_54_q0);

    weight_55_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_2_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_2_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_2_1_0_d0,
        q0 => weight_55_q0);

    weight_56_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_2_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_2_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_2_1_1_d0,
        q0 => weight_56_q0);

    weight_57_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_2_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_2_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_2_1_2_d0,
        q0 => weight_57_q0);

    weight_58_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_2_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_2_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_2_1_3_d0,
        q0 => weight_58_q0);

    weight_59_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_2_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_2_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_2_1_4_d0,
        q0 => weight_59_q0);

    weight_60_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_2_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_2_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_2_2_0_d0,
        q0 => weight_60_q0);

    weight_61_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_2_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_2_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_2_2_1_d0,
        q0 => weight_61_q0);

    weight_62_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_2_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_2_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_2_2_2_d0,
        q0 => weight_62_q0);

    weight_63_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_2_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_2_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_2_2_3_d0,
        q0 => weight_63_q0);

    weight_64_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_2_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_2_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_2_2_4_d0,
        q0 => weight_64_q0);

    weight_65_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_2_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_2_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_2_3_0_d0,
        q0 => weight_65_q0);

    weight_66_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_2_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_2_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_2_3_1_d0,
        q0 => weight_66_q0);

    weight_67_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_2_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_2_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_2_3_2_d0,
        q0 => weight_67_q0);

    weight_68_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_2_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_2_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_2_3_3_d0,
        q0 => weight_68_q0);

    weight_69_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_2_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_2_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_2_3_4_d0,
        q0 => weight_69_q0);

    weight_70_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_2_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_2_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_2_4_0_d0,
        q0 => weight_70_q0);

    weight_71_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_2_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_2_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_2_4_1_d0,
        q0 => weight_71_q0);

    weight_72_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_2_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_2_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_2_4_2_d0,
        q0 => weight_72_q0);

    weight_73_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_2_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_2_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_2_4_3_d0,
        q0 => weight_73_q0);

    weight_74_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_2_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_2_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_2_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_2_4_4_d0,
        q0 => weight_74_q0);

    weight_75_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_3_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_3_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_3_0_0_d0,
        q0 => weight_75_q0);

    weight_76_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_3_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_3_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_3_0_1_d0,
        q0 => weight_76_q0);

    weight_77_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_3_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_3_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_3_0_2_d0,
        q0 => weight_77_q0);

    weight_78_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_3_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_3_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_3_0_3_d0,
        q0 => weight_78_q0);

    weight_79_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_3_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_3_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_3_0_4_d0,
        q0 => weight_79_q0);

    weight_80_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_3_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_3_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_3_1_0_d0,
        q0 => weight_80_q0);

    weight_81_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_3_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_3_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_3_1_1_d0,
        q0 => weight_81_q0);

    weight_82_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_3_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_3_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_3_1_2_d0,
        q0 => weight_82_q0);

    weight_83_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_3_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_3_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_3_1_3_d0,
        q0 => weight_83_q0);

    weight_84_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_3_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_3_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_3_1_4_d0,
        q0 => weight_84_q0);

    weight_85_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_3_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_3_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_3_2_0_d0,
        q0 => weight_85_q0);

    weight_86_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_3_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_3_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_3_2_1_d0,
        q0 => weight_86_q0);

    weight_87_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_3_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_3_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_3_2_2_d0,
        q0 => weight_87_q0);

    weight_88_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_3_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_3_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_3_2_3_d0,
        q0 => weight_88_q0);

    weight_89_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_3_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_3_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_3_2_4_d0,
        q0 => weight_89_q0);

    weight_90_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_3_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_3_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_3_3_0_d0,
        q0 => weight_90_q0);

    weight_91_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_3_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_3_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_3_3_1_d0,
        q0 => weight_91_q0);

    weight_92_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_3_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_3_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_3_3_2_d0,
        q0 => weight_92_q0);

    weight_93_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_3_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_3_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_3_3_3_d0,
        q0 => weight_93_q0);

    weight_94_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_3_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_3_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_3_3_4_d0,
        q0 => weight_94_q0);

    weight_95_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_3_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_3_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_3_4_0_d0,
        q0 => weight_95_q0);

    weight_96_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_3_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_3_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_3_4_1_d0,
        q0 => weight_96_q0);

    weight_97_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_3_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_3_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_3_4_2_d0,
        q0 => weight_97_q0);

    weight_98_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_3_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_3_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_3_4_3_d0,
        q0 => weight_98_q0);

    weight_99_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_3_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_3_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_3_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_3_4_4_d0,
        q0 => weight_99_q0);

    weight_100_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_4_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_4_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_4_0_0_d0,
        q0 => weight_100_q0);

    weight_101_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_4_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_4_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_4_0_1_d0,
        q0 => weight_101_q0);

    weight_102_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_4_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_4_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_4_0_2_d0,
        q0 => weight_102_q0);

    weight_103_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_4_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_4_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_4_0_3_d0,
        q0 => weight_103_q0);

    weight_104_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_4_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_4_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_4_0_4_d0,
        q0 => weight_104_q0);

    weight_105_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_4_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_4_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_4_1_0_d0,
        q0 => weight_105_q0);

    weight_106_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_4_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_4_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_4_1_1_d0,
        q0 => weight_106_q0);

    weight_107_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_4_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_4_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_4_1_2_d0,
        q0 => weight_107_q0);

    weight_108_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_4_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_4_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_4_1_3_d0,
        q0 => weight_108_q0);

    weight_109_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_4_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_4_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_4_1_4_d0,
        q0 => weight_109_q0);

    weight_110_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_4_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_4_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_4_2_0_d0,
        q0 => weight_110_q0);

    weight_111_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_4_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_4_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_4_2_1_d0,
        q0 => weight_111_q0);

    weight_112_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_4_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_4_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_4_2_2_d0,
        q0 => weight_112_q0);

    weight_113_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_4_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_4_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_4_2_3_d0,
        q0 => weight_113_q0);

    weight_114_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_4_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_4_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_4_2_4_d0,
        q0 => weight_114_q0);

    weight_115_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_4_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_4_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_4_3_0_d0,
        q0 => weight_115_q0);

    weight_116_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_4_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_4_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_4_3_1_d0,
        q0 => weight_116_q0);

    weight_117_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_4_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_4_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_4_3_2_d0,
        q0 => weight_117_q0);

    weight_118_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_4_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_4_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_4_3_3_d0,
        q0 => weight_118_q0);

    weight_119_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_4_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_4_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_4_3_4_d0,
        q0 => weight_119_q0);

    weight_120_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_4_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_4_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_4_4_0_d0,
        q0 => weight_120_q0);

    weight_121_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_4_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_4_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_4_4_1_d0,
        q0 => weight_121_q0);

    weight_122_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_4_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_4_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_4_4_2_d0,
        q0 => weight_122_q0);

    weight_123_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_4_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_4_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_4_4_3_d0,
        q0 => weight_123_q0);

    weight_124_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_4_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_4_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_4_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_4_4_4_d0,
        q0 => weight_124_q0);

    weight_125_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_5_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_5_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_5_0_0_d0,
        q0 => weight_125_q0);

    weight_126_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_5_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_5_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_5_0_1_d0,
        q0 => weight_126_q0);

    weight_127_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_5_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_5_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_5_0_2_d0,
        q0 => weight_127_q0);

    weight_128_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_5_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_5_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_5_0_3_d0,
        q0 => weight_128_q0);

    weight_129_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_5_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_5_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_5_0_4_d0,
        q0 => weight_129_q0);

    weight_130_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_5_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_5_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_5_1_0_d0,
        q0 => weight_130_q0);

    weight_131_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_5_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_5_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_5_1_1_d0,
        q0 => weight_131_q0);

    weight_132_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_5_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_5_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_5_1_2_d0,
        q0 => weight_132_q0);

    weight_133_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_5_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_5_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_5_1_3_d0,
        q0 => weight_133_q0);

    weight_134_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_5_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_5_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_5_1_4_d0,
        q0 => weight_134_q0);

    weight_135_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_5_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_5_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_5_2_0_d0,
        q0 => weight_135_q0);

    weight_136_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_5_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_5_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_5_2_1_d0,
        q0 => weight_136_q0);

    weight_137_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_5_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_5_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_5_2_2_d0,
        q0 => weight_137_q0);

    weight_138_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_5_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_5_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_5_2_3_d0,
        q0 => weight_138_q0);

    weight_139_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_5_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_5_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_5_2_4_d0,
        q0 => weight_139_q0);

    weight_140_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_5_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_5_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_5_3_0_d0,
        q0 => weight_140_q0);

    weight_141_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_5_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_5_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_5_3_1_d0,
        q0 => weight_141_q0);

    weight_142_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_5_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_5_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_5_3_2_d0,
        q0 => weight_142_q0);

    weight_143_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_5_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_5_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_5_3_3_d0,
        q0 => weight_143_q0);

    weight_144_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_5_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_5_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_5_3_4_d0,
        q0 => weight_144_q0);

    weight_145_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_5_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_5_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_5_4_0_d0,
        q0 => weight_145_q0);

    weight_146_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_5_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_5_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_5_4_1_d0,
        q0 => weight_146_q0);

    weight_147_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_5_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_5_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_5_4_2_d0,
        q0 => weight_147_q0);

    weight_148_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_5_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_5_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_5_4_3_d0,
        q0 => weight_148_q0);

    weight_149_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_5_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_5_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_5_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_5_4_4_d0,
        q0 => weight_149_q0);

    weight_150_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_6_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_6_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_6_0_0_d0,
        q0 => weight_150_q0);

    weight_151_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_6_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_6_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_6_0_1_d0,
        q0 => weight_151_q0);

    weight_152_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_6_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_6_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_6_0_2_d0,
        q0 => weight_152_q0);

    weight_153_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_6_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_6_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_6_0_3_d0,
        q0 => weight_153_q0);

    weight_154_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_6_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_6_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_6_0_4_d0,
        q0 => weight_154_q0);

    weight_155_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_6_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_6_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_6_1_0_d0,
        q0 => weight_155_q0);

    weight_156_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_6_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_6_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_6_1_1_d0,
        q0 => weight_156_q0);

    weight_157_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_6_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_6_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_6_1_2_d0,
        q0 => weight_157_q0);

    weight_158_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_6_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_6_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_6_1_3_d0,
        q0 => weight_158_q0);

    weight_159_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_6_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_6_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_6_1_4_d0,
        q0 => weight_159_q0);

    weight_160_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_6_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_6_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_6_2_0_d0,
        q0 => weight_160_q0);

    weight_161_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_6_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_6_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_6_2_1_d0,
        q0 => weight_161_q0);

    weight_162_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_6_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_6_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_6_2_2_d0,
        q0 => weight_162_q0);

    weight_163_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_6_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_6_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_6_2_3_d0,
        q0 => weight_163_q0);

    weight_164_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_6_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_6_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_6_2_4_d0,
        q0 => weight_164_q0);

    weight_165_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_6_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_6_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_6_3_0_d0,
        q0 => weight_165_q0);

    weight_166_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_6_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_6_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_6_3_1_d0,
        q0 => weight_166_q0);

    weight_167_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_6_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_6_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_6_3_2_d0,
        q0 => weight_167_q0);

    weight_168_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_6_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_6_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_6_3_3_d0,
        q0 => weight_168_q0);

    weight_169_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_6_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_6_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_6_3_4_d0,
        q0 => weight_169_q0);

    weight_170_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_6_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_6_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_6_4_0_d0,
        q0 => weight_170_q0);

    weight_171_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_6_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_6_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_6_4_1_d0,
        q0 => weight_171_q0);

    weight_172_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_6_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_6_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_6_4_2_d0,
        q0 => weight_172_q0);

    weight_173_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_6_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_6_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_6_4_3_d0,
        q0 => weight_173_q0);

    weight_174_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_6_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_6_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_6_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_6_4_4_d0,
        q0 => weight_174_q0);

    weight_175_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_7_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_7_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_7_0_0_d0,
        q0 => weight_175_q0);

    weight_176_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_7_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_7_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_7_0_1_d0,
        q0 => weight_176_q0);

    weight_177_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_7_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_7_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_7_0_2_d0,
        q0 => weight_177_q0);

    weight_178_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_7_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_7_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_7_0_3_d0,
        q0 => weight_178_q0);

    weight_179_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_7_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_7_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_7_0_4_d0,
        q0 => weight_179_q0);

    weight_180_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_7_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_7_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_7_1_0_d0,
        q0 => weight_180_q0);

    weight_181_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_7_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_7_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_7_1_1_d0,
        q0 => weight_181_q0);

    weight_182_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_7_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_7_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_7_1_2_d0,
        q0 => weight_182_q0);

    weight_183_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_7_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_7_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_7_1_3_d0,
        q0 => weight_183_q0);

    weight_184_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_7_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_7_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_7_1_4_d0,
        q0 => weight_184_q0);

    weight_185_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_7_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_7_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_7_2_0_d0,
        q0 => weight_185_q0);

    weight_186_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_7_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_7_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_7_2_1_d0,
        q0 => weight_186_q0);

    weight_187_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_7_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_7_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_7_2_2_d0,
        q0 => weight_187_q0);

    weight_188_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_7_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_7_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_7_2_3_d0,
        q0 => weight_188_q0);

    weight_189_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_7_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_7_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_7_2_4_d0,
        q0 => weight_189_q0);

    weight_190_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_7_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_7_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_7_3_0_d0,
        q0 => weight_190_q0);

    weight_191_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_7_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_7_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_7_3_1_d0,
        q0 => weight_191_q0);

    weight_192_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_7_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_7_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_7_3_2_d0,
        q0 => weight_192_q0);

    weight_193_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_7_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_7_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_7_3_3_d0,
        q0 => weight_193_q0);

    weight_194_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_7_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_7_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_7_3_4_d0,
        q0 => weight_194_q0);

    weight_195_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_7_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_7_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_7_4_0_d0,
        q0 => weight_195_q0);

    weight_196_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_7_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_7_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_7_4_1_d0,
        q0 => weight_196_q0);

    weight_197_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_7_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_7_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_7_4_2_d0,
        q0 => weight_197_q0);

    weight_198_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_7_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_7_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_7_4_3_d0,
        q0 => weight_198_q0);

    weight_199_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_7_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_7_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_7_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_7_4_4_d0,
        q0 => weight_199_q0);

    weight_200_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_8_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_8_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_8_0_0_d0,
        q0 => weight_200_q0);

    weight_201_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_8_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_8_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_8_0_1_d0,
        q0 => weight_201_q0);

    weight_202_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_8_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_8_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_8_0_2_d0,
        q0 => weight_202_q0);

    weight_203_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_8_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_8_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_8_0_3_d0,
        q0 => weight_203_q0);

    weight_204_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_8_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_8_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_8_0_4_d0,
        q0 => weight_204_q0);

    weight_205_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_8_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_8_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_8_1_0_d0,
        q0 => weight_205_q0);

    weight_206_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_8_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_8_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_8_1_1_d0,
        q0 => weight_206_q0);

    weight_207_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_8_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_8_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_8_1_2_d0,
        q0 => weight_207_q0);

    weight_208_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_8_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_8_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_8_1_3_d0,
        q0 => weight_208_q0);

    weight_209_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_8_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_8_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_8_1_4_d0,
        q0 => weight_209_q0);

    weight_210_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_8_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_8_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_8_2_0_d0,
        q0 => weight_210_q0);

    weight_211_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_8_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_8_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_8_2_1_d0,
        q0 => weight_211_q0);

    weight_212_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_8_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_8_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_8_2_2_d0,
        q0 => weight_212_q0);

    weight_213_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_8_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_8_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_8_2_3_d0,
        q0 => weight_213_q0);

    weight_214_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_8_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_8_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_8_2_4_d0,
        q0 => weight_214_q0);

    weight_215_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_8_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_8_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_8_3_0_d0,
        q0 => weight_215_q0);

    weight_216_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_8_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_8_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_8_3_1_d0,
        q0 => weight_216_q0);

    weight_217_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_8_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_8_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_8_3_2_d0,
        q0 => weight_217_q0);

    weight_218_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_8_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_8_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_8_3_3_d0,
        q0 => weight_218_q0);

    weight_219_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_8_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_8_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_8_3_4_d0,
        q0 => weight_219_q0);

    weight_220_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_8_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_8_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_8_4_0_d0,
        q0 => weight_220_q0);

    weight_221_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_8_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_8_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_8_4_1_d0,
        q0 => weight_221_q0);

    weight_222_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_8_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_8_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_8_4_2_d0,
        q0 => weight_222_q0);

    weight_223_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_8_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_8_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_8_4_3_d0,
        q0 => weight_223_q0);

    weight_224_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_8_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_8_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_8_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_8_4_4_d0,
        q0 => weight_224_q0);

    weight_225_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_9_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_9_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_9_0_0_d0,
        q0 => weight_225_q0);

    weight_226_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_9_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_9_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_9_0_1_d0,
        q0 => weight_226_q0);

    weight_227_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_9_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_9_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_9_0_2_d0,
        q0 => weight_227_q0);

    weight_228_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_9_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_9_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_9_0_3_d0,
        q0 => weight_228_q0);

    weight_229_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_9_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_9_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_9_0_4_d0,
        q0 => weight_229_q0);

    weight_230_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_9_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_9_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_9_1_0_d0,
        q0 => weight_230_q0);

    weight_231_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_9_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_9_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_9_1_1_d0,
        q0 => weight_231_q0);

    weight_232_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_9_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_9_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_9_1_2_d0,
        q0 => weight_232_q0);

    weight_233_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_9_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_9_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_9_1_3_d0,
        q0 => weight_233_q0);

    weight_234_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_9_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_9_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_9_1_4_d0,
        q0 => weight_234_q0);

    weight_235_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_9_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_9_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_9_2_0_d0,
        q0 => weight_235_q0);

    weight_236_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_9_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_9_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_9_2_1_d0,
        q0 => weight_236_q0);

    weight_237_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_9_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_9_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_9_2_2_d0,
        q0 => weight_237_q0);

    weight_238_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_9_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_9_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_9_2_3_d0,
        q0 => weight_238_q0);

    weight_239_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_9_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_9_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_9_2_4_d0,
        q0 => weight_239_q0);

    weight_240_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_9_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_9_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_9_3_0_d0,
        q0 => weight_240_q0);

    weight_241_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_9_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_9_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_9_3_1_d0,
        q0 => weight_241_q0);

    weight_242_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_9_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_9_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_9_3_2_d0,
        q0 => weight_242_q0);

    weight_243_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_9_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_9_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_9_3_3_d0,
        q0 => weight_243_q0);

    weight_244_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_9_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_9_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_9_3_4_d0,
        q0 => weight_244_q0);

    weight_245_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_9_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_9_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_9_4_0_d0,
        q0 => weight_245_q0);

    weight_246_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_9_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_9_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_9_4_1_d0,
        q0 => weight_246_q0);

    weight_247_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_9_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_9_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_9_4_2_d0,
        q0 => weight_247_q0);

    weight_248_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_9_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_9_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_9_4_3_d0,
        q0 => weight_248_q0);

    weight_249_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_9_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_9_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_9_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_9_4_4_d0,
        q0 => weight_249_q0);

    weight_250_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_10_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_10_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_10_0_0_d0,
        q0 => weight_250_q0);

    weight_251_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_10_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_10_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_10_0_1_d0,
        q0 => weight_251_q0);

    weight_252_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_10_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_10_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_10_0_2_d0,
        q0 => weight_252_q0);

    weight_253_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_10_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_10_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_10_0_3_d0,
        q0 => weight_253_q0);

    weight_254_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_10_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_10_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_10_0_4_d0,
        q0 => weight_254_q0);

    weight_255_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_10_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_10_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_10_1_0_d0,
        q0 => weight_255_q0);

    weight_256_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_10_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_10_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_10_1_1_d0,
        q0 => weight_256_q0);

    weight_257_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_10_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_10_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_10_1_2_d0,
        q0 => weight_257_q0);

    weight_258_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_10_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_10_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_10_1_3_d0,
        q0 => weight_258_q0);

    weight_259_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_10_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_10_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_10_1_4_d0,
        q0 => weight_259_q0);

    weight_260_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_10_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_10_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_10_2_0_d0,
        q0 => weight_260_q0);

    weight_261_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_10_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_10_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_10_2_1_d0,
        q0 => weight_261_q0);

    weight_262_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_10_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_10_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_10_2_2_d0,
        q0 => weight_262_q0);

    weight_263_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_10_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_10_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_10_2_3_d0,
        q0 => weight_263_q0);

    weight_264_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_10_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_10_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_10_2_4_d0,
        q0 => weight_264_q0);

    weight_265_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_10_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_10_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_10_3_0_d0,
        q0 => weight_265_q0);

    weight_266_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_10_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_10_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_10_3_1_d0,
        q0 => weight_266_q0);

    weight_267_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_10_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_10_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_10_3_2_d0,
        q0 => weight_267_q0);

    weight_268_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_10_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_10_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_10_3_3_d0,
        q0 => weight_268_q0);

    weight_269_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_10_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_10_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_10_3_4_d0,
        q0 => weight_269_q0);

    weight_270_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_10_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_10_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_10_4_0_d0,
        q0 => weight_270_q0);

    weight_271_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_10_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_10_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_10_4_1_d0,
        q0 => weight_271_q0);

    weight_272_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_10_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_10_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_10_4_2_d0,
        q0 => weight_272_q0);

    weight_273_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_10_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_10_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_10_4_3_d0,
        q0 => weight_273_q0);

    weight_274_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_10_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_10_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_10_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_10_4_4_d0,
        q0 => weight_274_q0);

    weight_275_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_11_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_11_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_11_0_0_d0,
        q0 => weight_275_q0);

    weight_276_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_11_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_11_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_11_0_1_d0,
        q0 => weight_276_q0);

    weight_277_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_11_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_11_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_11_0_2_d0,
        q0 => weight_277_q0);

    weight_278_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_11_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_11_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_11_0_3_d0,
        q0 => weight_278_q0);

    weight_279_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_11_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_11_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_11_0_4_d0,
        q0 => weight_279_q0);

    weight_280_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_11_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_11_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_11_1_0_d0,
        q0 => weight_280_q0);

    weight_281_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_11_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_11_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_11_1_1_d0,
        q0 => weight_281_q0);

    weight_282_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_11_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_11_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_11_1_2_d0,
        q0 => weight_282_q0);

    weight_283_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_11_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_11_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_11_1_3_d0,
        q0 => weight_283_q0);

    weight_284_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_11_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_11_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_11_1_4_d0,
        q0 => weight_284_q0);

    weight_285_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_11_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_11_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_11_2_0_d0,
        q0 => weight_285_q0);

    weight_286_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_11_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_11_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_11_2_1_d0,
        q0 => weight_286_q0);

    weight_287_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_11_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_11_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_11_2_2_d0,
        q0 => weight_287_q0);

    weight_288_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_11_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_11_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_11_2_3_d0,
        q0 => weight_288_q0);

    weight_289_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_11_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_11_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_11_2_4_d0,
        q0 => weight_289_q0);

    weight_290_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_11_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_11_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_11_3_0_d0,
        q0 => weight_290_q0);

    weight_291_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_11_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_11_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_11_3_1_d0,
        q0 => weight_291_q0);

    weight_292_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_11_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_11_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_11_3_2_d0,
        q0 => weight_292_q0);

    weight_293_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_11_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_11_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_11_3_3_d0,
        q0 => weight_293_q0);

    weight_294_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_11_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_11_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_11_3_4_d0,
        q0 => weight_294_q0);

    weight_295_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_11_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_11_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_11_4_0_d0,
        q0 => weight_295_q0);

    weight_296_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_11_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_11_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_11_4_1_d0,
        q0 => weight_296_q0);

    weight_297_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_11_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_11_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_11_4_2_d0,
        q0 => weight_297_q0);

    weight_298_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_11_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_11_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_11_4_3_d0,
        q0 => weight_298_q0);

    weight_299_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_11_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_11_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_11_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_11_4_4_d0,
        q0 => weight_299_q0);

    weight_300_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_12_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_12_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_12_0_0_d0,
        q0 => weight_300_q0);

    weight_301_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_12_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_12_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_12_0_1_d0,
        q0 => weight_301_q0);

    weight_302_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_12_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_12_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_12_0_2_d0,
        q0 => weight_302_q0);

    weight_303_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_12_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_12_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_12_0_3_d0,
        q0 => weight_303_q0);

    weight_304_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_12_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_12_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_12_0_4_d0,
        q0 => weight_304_q0);

    weight_305_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_12_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_12_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_12_1_0_d0,
        q0 => weight_305_q0);

    weight_306_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_12_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_12_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_12_1_1_d0,
        q0 => weight_306_q0);

    weight_307_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_12_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_12_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_12_1_2_d0,
        q0 => weight_307_q0);

    weight_308_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_12_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_12_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_12_1_3_d0,
        q0 => weight_308_q0);

    weight_309_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_12_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_12_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_12_1_4_d0,
        q0 => weight_309_q0);

    weight_310_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_12_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_12_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_12_2_0_d0,
        q0 => weight_310_q0);

    weight_311_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_12_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_12_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_12_2_1_d0,
        q0 => weight_311_q0);

    weight_312_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_12_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_12_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_12_2_2_d0,
        q0 => weight_312_q0);

    weight_313_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_12_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_12_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_12_2_3_d0,
        q0 => weight_313_q0);

    weight_314_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_12_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_12_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_12_2_4_d0,
        q0 => weight_314_q0);

    weight_315_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_12_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_12_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_12_3_0_d0,
        q0 => weight_315_q0);

    weight_316_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_12_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_12_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_12_3_1_d0,
        q0 => weight_316_q0);

    weight_317_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_12_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_12_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_12_3_2_d0,
        q0 => weight_317_q0);

    weight_318_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_12_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_12_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_12_3_3_d0,
        q0 => weight_318_q0);

    weight_319_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_12_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_12_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_12_3_4_d0,
        q0 => weight_319_q0);

    weight_320_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_12_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_12_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_12_4_0_d0,
        q0 => weight_320_q0);

    weight_321_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_12_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_12_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_12_4_1_d0,
        q0 => weight_321_q0);

    weight_322_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_12_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_12_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_12_4_2_d0,
        q0 => weight_322_q0);

    weight_323_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_12_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_12_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_12_4_3_d0,
        q0 => weight_323_q0);

    weight_324_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_12_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_12_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_12_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_12_4_4_d0,
        q0 => weight_324_q0);

    weight_325_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_13_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_13_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_13_0_0_d0,
        q0 => weight_325_q0);

    weight_326_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_13_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_13_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_13_0_1_d0,
        q0 => weight_326_q0);

    weight_327_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_13_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_13_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_13_0_2_d0,
        q0 => weight_327_q0);

    weight_328_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_13_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_13_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_13_0_3_d0,
        q0 => weight_328_q0);

    weight_329_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_13_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_13_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_13_0_4_d0,
        q0 => weight_329_q0);

    weight_330_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_13_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_13_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_13_1_0_d0,
        q0 => weight_330_q0);

    weight_331_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_13_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_13_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_13_1_1_d0,
        q0 => weight_331_q0);

    weight_332_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_13_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_13_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_13_1_2_d0,
        q0 => weight_332_q0);

    weight_333_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_13_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_13_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_13_1_3_d0,
        q0 => weight_333_q0);

    weight_334_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_13_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_13_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_13_1_4_d0,
        q0 => weight_334_q0);

    weight_335_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_13_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_13_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_13_2_0_d0,
        q0 => weight_335_q0);

    weight_336_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_13_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_13_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_13_2_1_d0,
        q0 => weight_336_q0);

    weight_337_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_13_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_13_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_13_2_2_d0,
        q0 => weight_337_q0);

    weight_338_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_13_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_13_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_13_2_3_d0,
        q0 => weight_338_q0);

    weight_339_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_13_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_13_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_13_2_4_d0,
        q0 => weight_339_q0);

    weight_340_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_13_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_13_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_13_3_0_d0,
        q0 => weight_340_q0);

    weight_341_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_13_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_13_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_13_3_1_d0,
        q0 => weight_341_q0);

    weight_342_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_13_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_13_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_13_3_2_d0,
        q0 => weight_342_q0);

    weight_343_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_13_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_13_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_13_3_3_d0,
        q0 => weight_343_q0);

    weight_344_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_13_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_13_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_13_3_4_d0,
        q0 => weight_344_q0);

    weight_345_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_13_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_13_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_13_4_0_d0,
        q0 => weight_345_q0);

    weight_346_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_13_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_13_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_13_4_1_d0,
        q0 => weight_346_q0);

    weight_347_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_13_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_13_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_13_4_2_d0,
        q0 => weight_347_q0);

    weight_348_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_13_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_13_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_13_4_3_d0,
        q0 => weight_348_q0);

    weight_349_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_13_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_13_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_13_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_13_4_4_d0,
        q0 => weight_349_q0);

    weight_350_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_14_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_14_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_14_0_0_d0,
        q0 => weight_350_q0);

    weight_351_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_14_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_14_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_14_0_1_d0,
        q0 => weight_351_q0);

    weight_352_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_14_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_14_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_14_0_2_d0,
        q0 => weight_352_q0);

    weight_353_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_14_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_14_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_14_0_3_d0,
        q0 => weight_353_q0);

    weight_354_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_14_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_14_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_14_0_4_d0,
        q0 => weight_354_q0);

    weight_355_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_14_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_14_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_14_1_0_d0,
        q0 => weight_355_q0);

    weight_356_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_14_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_14_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_14_1_1_d0,
        q0 => weight_356_q0);

    weight_357_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_14_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_14_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_14_1_2_d0,
        q0 => weight_357_q0);

    weight_358_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_14_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_14_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_14_1_3_d0,
        q0 => weight_358_q0);

    weight_359_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_14_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_14_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_14_1_4_d0,
        q0 => weight_359_q0);

    weight_360_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_14_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_14_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_14_2_0_d0,
        q0 => weight_360_q0);

    weight_361_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_14_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_14_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_14_2_1_d0,
        q0 => weight_361_q0);

    weight_362_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_14_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_14_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_14_2_2_d0,
        q0 => weight_362_q0);

    weight_363_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_14_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_14_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_14_2_3_d0,
        q0 => weight_363_q0);

    weight_364_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_14_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_14_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_14_2_4_d0,
        q0 => weight_364_q0);

    weight_365_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_14_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_14_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_14_3_0_d0,
        q0 => weight_365_q0);

    weight_366_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_14_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_14_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_14_3_1_d0,
        q0 => weight_366_q0);

    weight_367_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_14_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_14_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_14_3_2_d0,
        q0 => weight_367_q0);

    weight_368_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_14_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_14_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_14_3_3_d0,
        q0 => weight_368_q0);

    weight_369_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_14_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_14_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_14_3_4_d0,
        q0 => weight_369_q0);

    weight_370_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_14_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_14_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_14_4_0_d0,
        q0 => weight_370_q0);

    weight_371_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_14_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_14_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_14_4_1_d0,
        q0 => weight_371_q0);

    weight_372_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_14_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_14_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_14_4_2_d0,
        q0 => weight_372_q0);

    weight_373_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_14_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_14_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_14_4_3_d0,
        q0 => weight_373_q0);

    weight_374_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_14_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_14_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_14_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_14_4_4_d0,
        q0 => weight_374_q0);

    weight_375_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_0_0_address0,
        ce0 => grp_cnn_fu_1844_weight_15_0_0_ce0,
        we0 => grp_cnn_fu_1844_weight_15_0_0_we0,
        d0 => grp_cnn_fu_1844_weight_15_0_0_d0,
        q0 => weight_375_q0);

    weight_376_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_0_1_address0,
        ce0 => grp_cnn_fu_1844_weight_15_0_1_ce0,
        we0 => grp_cnn_fu_1844_weight_15_0_1_we0,
        d0 => grp_cnn_fu_1844_weight_15_0_1_d0,
        q0 => weight_376_q0);

    weight_377_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_0_2_address0,
        ce0 => grp_cnn_fu_1844_weight_15_0_2_ce0,
        we0 => grp_cnn_fu_1844_weight_15_0_2_we0,
        d0 => grp_cnn_fu_1844_weight_15_0_2_d0,
        q0 => weight_377_q0);

    weight_378_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_0_3_address0,
        ce0 => grp_cnn_fu_1844_weight_15_0_3_ce0,
        we0 => grp_cnn_fu_1844_weight_15_0_3_we0,
        d0 => grp_cnn_fu_1844_weight_15_0_3_d0,
        q0 => weight_378_q0);

    weight_379_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_0_4_address0,
        ce0 => grp_cnn_fu_1844_weight_15_0_4_ce0,
        we0 => grp_cnn_fu_1844_weight_15_0_4_we0,
        d0 => grp_cnn_fu_1844_weight_15_0_4_d0,
        q0 => weight_379_q0);

    weight_380_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_1_0_address0,
        ce0 => grp_cnn_fu_1844_weight_15_1_0_ce0,
        we0 => grp_cnn_fu_1844_weight_15_1_0_we0,
        d0 => grp_cnn_fu_1844_weight_15_1_0_d0,
        q0 => weight_380_q0);

    weight_381_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_1_1_address0,
        ce0 => grp_cnn_fu_1844_weight_15_1_1_ce0,
        we0 => grp_cnn_fu_1844_weight_15_1_1_we0,
        d0 => grp_cnn_fu_1844_weight_15_1_1_d0,
        q0 => weight_381_q0);

    weight_382_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_1_2_address0,
        ce0 => grp_cnn_fu_1844_weight_15_1_2_ce0,
        we0 => grp_cnn_fu_1844_weight_15_1_2_we0,
        d0 => grp_cnn_fu_1844_weight_15_1_2_d0,
        q0 => weight_382_q0);

    weight_383_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_1_3_address0,
        ce0 => grp_cnn_fu_1844_weight_15_1_3_ce0,
        we0 => grp_cnn_fu_1844_weight_15_1_3_we0,
        d0 => grp_cnn_fu_1844_weight_15_1_3_d0,
        q0 => weight_383_q0);

    weight_384_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_1_4_address0,
        ce0 => grp_cnn_fu_1844_weight_15_1_4_ce0,
        we0 => grp_cnn_fu_1844_weight_15_1_4_we0,
        d0 => grp_cnn_fu_1844_weight_15_1_4_d0,
        q0 => weight_384_q0);

    weight_385_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_2_0_address0,
        ce0 => grp_cnn_fu_1844_weight_15_2_0_ce0,
        we0 => grp_cnn_fu_1844_weight_15_2_0_we0,
        d0 => grp_cnn_fu_1844_weight_15_2_0_d0,
        q0 => weight_385_q0);

    weight_386_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_2_1_address0,
        ce0 => grp_cnn_fu_1844_weight_15_2_1_ce0,
        we0 => grp_cnn_fu_1844_weight_15_2_1_we0,
        d0 => grp_cnn_fu_1844_weight_15_2_1_d0,
        q0 => weight_386_q0);

    weight_387_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_2_2_address0,
        ce0 => grp_cnn_fu_1844_weight_15_2_2_ce0,
        we0 => grp_cnn_fu_1844_weight_15_2_2_we0,
        d0 => grp_cnn_fu_1844_weight_15_2_2_d0,
        q0 => weight_387_q0);

    weight_388_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_2_3_address0,
        ce0 => grp_cnn_fu_1844_weight_15_2_3_ce0,
        we0 => grp_cnn_fu_1844_weight_15_2_3_we0,
        d0 => grp_cnn_fu_1844_weight_15_2_3_d0,
        q0 => weight_388_q0);

    weight_389_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_2_4_address0,
        ce0 => grp_cnn_fu_1844_weight_15_2_4_ce0,
        we0 => grp_cnn_fu_1844_weight_15_2_4_we0,
        d0 => grp_cnn_fu_1844_weight_15_2_4_d0,
        q0 => weight_389_q0);

    weight_390_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_3_0_address0,
        ce0 => grp_cnn_fu_1844_weight_15_3_0_ce0,
        we0 => grp_cnn_fu_1844_weight_15_3_0_we0,
        d0 => grp_cnn_fu_1844_weight_15_3_0_d0,
        q0 => weight_390_q0);

    weight_391_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_3_1_address0,
        ce0 => grp_cnn_fu_1844_weight_15_3_1_ce0,
        we0 => grp_cnn_fu_1844_weight_15_3_1_we0,
        d0 => grp_cnn_fu_1844_weight_15_3_1_d0,
        q0 => weight_391_q0);

    weight_392_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_3_2_address0,
        ce0 => grp_cnn_fu_1844_weight_15_3_2_ce0,
        we0 => grp_cnn_fu_1844_weight_15_3_2_we0,
        d0 => grp_cnn_fu_1844_weight_15_3_2_d0,
        q0 => weight_392_q0);

    weight_393_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_3_3_address0,
        ce0 => grp_cnn_fu_1844_weight_15_3_3_ce0,
        we0 => grp_cnn_fu_1844_weight_15_3_3_we0,
        d0 => grp_cnn_fu_1844_weight_15_3_3_d0,
        q0 => weight_393_q0);

    weight_394_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_3_4_address0,
        ce0 => grp_cnn_fu_1844_weight_15_3_4_ce0,
        we0 => grp_cnn_fu_1844_weight_15_3_4_we0,
        d0 => grp_cnn_fu_1844_weight_15_3_4_d0,
        q0 => weight_394_q0);

    weight_395_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_4_0_address0,
        ce0 => grp_cnn_fu_1844_weight_15_4_0_ce0,
        we0 => grp_cnn_fu_1844_weight_15_4_0_we0,
        d0 => grp_cnn_fu_1844_weight_15_4_0_d0,
        q0 => weight_395_q0);

    weight_396_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_4_1_address0,
        ce0 => grp_cnn_fu_1844_weight_15_4_1_ce0,
        we0 => grp_cnn_fu_1844_weight_15_4_1_we0,
        d0 => grp_cnn_fu_1844_weight_15_4_1_d0,
        q0 => weight_396_q0);

    weight_397_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_4_2_address0,
        ce0 => grp_cnn_fu_1844_weight_15_4_2_ce0,
        we0 => grp_cnn_fu_1844_weight_15_4_2_we0,
        d0 => grp_cnn_fu_1844_weight_15_4_2_d0,
        q0 => weight_397_q0);

    weight_398_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_4_3_address0,
        ce0 => grp_cnn_fu_1844_weight_15_4_3_ce0,
        we0 => grp_cnn_fu_1844_weight_15_4_3_we0,
        d0 => grp_cnn_fu_1844_weight_15_4_3_d0,
        q0 => weight_398_q0);

    weight_399_U : component kernel_cnn_weight_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_cnn_fu_1844_weight_15_4_4_address0,
        ce0 => grp_cnn_fu_1844_weight_15_4_4_ce0,
        we0 => grp_cnn_fu_1844_weight_15_4_4_we0,
        d0 => grp_cnn_fu_1844_weight_15_4_4_d0,
        q0 => weight_399_q0);

    grp_cnn_fu_1844 : component kernel_cnn_cnn
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_cnn_fu_1844_ap_start,
        ap_done => grp_cnn_fu_1844_ap_done,
        ap_idle => grp_cnn_fu_1844_ap_idle,
        ap_ready => grp_cnn_fu_1844_ap_ready,
        input_0_0_address0 => grp_cnn_fu_1844_input_0_0_address0,
        input_0_0_ce0 => grp_cnn_fu_1844_input_0_0_ce0,
        input_0_0_we0 => grp_cnn_fu_1844_input_0_0_we0,
        input_0_0_d0 => grp_cnn_fu_1844_input_0_0_d0,
        input_0_0_q0 => input_q0,
        input_0_1_address0 => grp_cnn_fu_1844_input_0_1_address0,
        input_0_1_ce0 => grp_cnn_fu_1844_input_0_1_ce0,
        input_0_1_we0 => grp_cnn_fu_1844_input_0_1_we0,
        input_0_1_d0 => grp_cnn_fu_1844_input_0_1_d0,
        input_0_1_q0 => input_1_q0,
        input_0_2_address0 => grp_cnn_fu_1844_input_0_2_address0,
        input_0_2_ce0 => grp_cnn_fu_1844_input_0_2_ce0,
        input_0_2_we0 => grp_cnn_fu_1844_input_0_2_we0,
        input_0_2_d0 => grp_cnn_fu_1844_input_0_2_d0,
        input_0_2_q0 => input_2_q0,
        input_0_3_address0 => grp_cnn_fu_1844_input_0_3_address0,
        input_0_3_ce0 => grp_cnn_fu_1844_input_0_3_ce0,
        input_0_3_we0 => grp_cnn_fu_1844_input_0_3_we0,
        input_0_3_d0 => grp_cnn_fu_1844_input_0_3_d0,
        input_0_3_q0 => input_3_q0,
        input_0_4_address0 => grp_cnn_fu_1844_input_0_4_address0,
        input_0_4_ce0 => grp_cnn_fu_1844_input_0_4_ce0,
        input_0_4_we0 => grp_cnn_fu_1844_input_0_4_we0,
        input_0_4_d0 => grp_cnn_fu_1844_input_0_4_d0,
        input_0_4_q0 => input_4_q0,
        input_1_0_address0 => grp_cnn_fu_1844_input_1_0_address0,
        input_1_0_ce0 => grp_cnn_fu_1844_input_1_0_ce0,
        input_1_0_we0 => grp_cnn_fu_1844_input_1_0_we0,
        input_1_0_d0 => grp_cnn_fu_1844_input_1_0_d0,
        input_1_0_q0 => input_5_q0,
        input_1_1_address0 => grp_cnn_fu_1844_input_1_1_address0,
        input_1_1_ce0 => grp_cnn_fu_1844_input_1_1_ce0,
        input_1_1_we0 => grp_cnn_fu_1844_input_1_1_we0,
        input_1_1_d0 => grp_cnn_fu_1844_input_1_1_d0,
        input_1_1_q0 => input_6_q0,
        input_1_2_address0 => grp_cnn_fu_1844_input_1_2_address0,
        input_1_2_ce0 => grp_cnn_fu_1844_input_1_2_ce0,
        input_1_2_we0 => grp_cnn_fu_1844_input_1_2_we0,
        input_1_2_d0 => grp_cnn_fu_1844_input_1_2_d0,
        input_1_2_q0 => input_7_q0,
        input_1_3_address0 => grp_cnn_fu_1844_input_1_3_address0,
        input_1_3_ce0 => grp_cnn_fu_1844_input_1_3_ce0,
        input_1_3_we0 => grp_cnn_fu_1844_input_1_3_we0,
        input_1_3_d0 => grp_cnn_fu_1844_input_1_3_d0,
        input_1_3_q0 => input_8_q0,
        input_1_4_address0 => grp_cnn_fu_1844_input_1_4_address0,
        input_1_4_ce0 => grp_cnn_fu_1844_input_1_4_ce0,
        input_1_4_we0 => grp_cnn_fu_1844_input_1_4_we0,
        input_1_4_d0 => grp_cnn_fu_1844_input_1_4_d0,
        input_1_4_q0 => input_9_q0,
        input_2_0_address0 => grp_cnn_fu_1844_input_2_0_address0,
        input_2_0_ce0 => grp_cnn_fu_1844_input_2_0_ce0,
        input_2_0_we0 => grp_cnn_fu_1844_input_2_0_we0,
        input_2_0_d0 => grp_cnn_fu_1844_input_2_0_d0,
        input_2_0_q0 => input_10_q0,
        input_2_1_address0 => grp_cnn_fu_1844_input_2_1_address0,
        input_2_1_ce0 => grp_cnn_fu_1844_input_2_1_ce0,
        input_2_1_we0 => grp_cnn_fu_1844_input_2_1_we0,
        input_2_1_d0 => grp_cnn_fu_1844_input_2_1_d0,
        input_2_1_q0 => input_11_q0,
        input_2_2_address0 => grp_cnn_fu_1844_input_2_2_address0,
        input_2_2_ce0 => grp_cnn_fu_1844_input_2_2_ce0,
        input_2_2_we0 => grp_cnn_fu_1844_input_2_2_we0,
        input_2_2_d0 => grp_cnn_fu_1844_input_2_2_d0,
        input_2_2_q0 => input_12_q0,
        input_2_3_address0 => grp_cnn_fu_1844_input_2_3_address0,
        input_2_3_ce0 => grp_cnn_fu_1844_input_2_3_ce0,
        input_2_3_we0 => grp_cnn_fu_1844_input_2_3_we0,
        input_2_3_d0 => grp_cnn_fu_1844_input_2_3_d0,
        input_2_3_q0 => input_13_q0,
        input_2_4_address0 => grp_cnn_fu_1844_input_2_4_address0,
        input_2_4_ce0 => grp_cnn_fu_1844_input_2_4_ce0,
        input_2_4_we0 => grp_cnn_fu_1844_input_2_4_we0,
        input_2_4_d0 => grp_cnn_fu_1844_input_2_4_d0,
        input_2_4_q0 => input_14_q0,
        input_3_0_address0 => grp_cnn_fu_1844_input_3_0_address0,
        input_3_0_ce0 => grp_cnn_fu_1844_input_3_0_ce0,
        input_3_0_we0 => grp_cnn_fu_1844_input_3_0_we0,
        input_3_0_d0 => grp_cnn_fu_1844_input_3_0_d0,
        input_3_0_q0 => input_15_q0,
        input_3_1_address0 => grp_cnn_fu_1844_input_3_1_address0,
        input_3_1_ce0 => grp_cnn_fu_1844_input_3_1_ce0,
        input_3_1_we0 => grp_cnn_fu_1844_input_3_1_we0,
        input_3_1_d0 => grp_cnn_fu_1844_input_3_1_d0,
        input_3_1_q0 => input_16_q0,
        input_3_2_address0 => grp_cnn_fu_1844_input_3_2_address0,
        input_3_2_ce0 => grp_cnn_fu_1844_input_3_2_ce0,
        input_3_2_we0 => grp_cnn_fu_1844_input_3_2_we0,
        input_3_2_d0 => grp_cnn_fu_1844_input_3_2_d0,
        input_3_2_q0 => input_17_q0,
        input_3_3_address0 => grp_cnn_fu_1844_input_3_3_address0,
        input_3_3_ce0 => grp_cnn_fu_1844_input_3_3_ce0,
        input_3_3_we0 => grp_cnn_fu_1844_input_3_3_we0,
        input_3_3_d0 => grp_cnn_fu_1844_input_3_3_d0,
        input_3_3_q0 => input_18_q0,
        input_3_4_address0 => grp_cnn_fu_1844_input_3_4_address0,
        input_3_4_ce0 => grp_cnn_fu_1844_input_3_4_ce0,
        input_3_4_we0 => grp_cnn_fu_1844_input_3_4_we0,
        input_3_4_d0 => grp_cnn_fu_1844_input_3_4_d0,
        input_3_4_q0 => input_19_q0,
        input_4_0_address0 => grp_cnn_fu_1844_input_4_0_address0,
        input_4_0_ce0 => grp_cnn_fu_1844_input_4_0_ce0,
        input_4_0_we0 => grp_cnn_fu_1844_input_4_0_we0,
        input_4_0_d0 => grp_cnn_fu_1844_input_4_0_d0,
        input_4_0_q0 => input_20_q0,
        input_4_1_address0 => grp_cnn_fu_1844_input_4_1_address0,
        input_4_1_ce0 => grp_cnn_fu_1844_input_4_1_ce0,
        input_4_1_we0 => grp_cnn_fu_1844_input_4_1_we0,
        input_4_1_d0 => grp_cnn_fu_1844_input_4_1_d0,
        input_4_1_q0 => input_21_q0,
        input_4_2_address0 => grp_cnn_fu_1844_input_4_2_address0,
        input_4_2_ce0 => grp_cnn_fu_1844_input_4_2_ce0,
        input_4_2_we0 => grp_cnn_fu_1844_input_4_2_we0,
        input_4_2_d0 => grp_cnn_fu_1844_input_4_2_d0,
        input_4_2_q0 => input_22_q0,
        input_4_3_address0 => grp_cnn_fu_1844_input_4_3_address0,
        input_4_3_ce0 => grp_cnn_fu_1844_input_4_3_ce0,
        input_4_3_we0 => grp_cnn_fu_1844_input_4_3_we0,
        input_4_3_d0 => grp_cnn_fu_1844_input_4_3_d0,
        input_4_3_q0 => input_23_q0,
        input_4_4_address0 => grp_cnn_fu_1844_input_4_4_address0,
        input_4_4_ce0 => grp_cnn_fu_1844_input_4_4_ce0,
        input_4_4_we0 => grp_cnn_fu_1844_input_4_4_we0,
        input_4_4_d0 => grp_cnn_fu_1844_input_4_4_d0,
        input_4_4_q0 => input_24_q0,
        output_0_address0 => grp_cnn_fu_1844_output_0_address0,
        output_0_ce0 => grp_cnn_fu_1844_output_0_ce0,
        output_0_we0 => grp_cnn_fu_1844_output_0_we0,
        output_0_d0 => grp_cnn_fu_1844_output_0_d0,
        output_0_q0 => output_q0,
        output_0_address1 => grp_cnn_fu_1844_output_0_address1,
        output_0_ce1 => grp_cnn_fu_1844_output_0_ce1,
        output_0_we1 => grp_cnn_fu_1844_output_0_we1,
        output_0_d1 => grp_cnn_fu_1844_output_0_d1,
        output_0_q1 => output_q1,
        output_1_address0 => grp_cnn_fu_1844_output_1_address0,
        output_1_ce0 => grp_cnn_fu_1844_output_1_ce0,
        output_1_we0 => grp_cnn_fu_1844_output_1_we0,
        output_1_d0 => grp_cnn_fu_1844_output_1_d0,
        output_1_q0 => output_1_q0,
        output_1_address1 => grp_cnn_fu_1844_output_1_address1,
        output_1_ce1 => grp_cnn_fu_1844_output_1_ce1,
        output_1_we1 => grp_cnn_fu_1844_output_1_we1,
        output_1_d1 => grp_cnn_fu_1844_output_1_d1,
        output_1_q1 => output_1_q1,
        output_2_address0 => grp_cnn_fu_1844_output_2_address0,
        output_2_ce0 => grp_cnn_fu_1844_output_2_ce0,
        output_2_we0 => grp_cnn_fu_1844_output_2_we0,
        output_2_d0 => grp_cnn_fu_1844_output_2_d0,
        output_2_q0 => output_2_q0,
        output_2_address1 => grp_cnn_fu_1844_output_2_address1,
        output_2_ce1 => grp_cnn_fu_1844_output_2_ce1,
        output_2_we1 => grp_cnn_fu_1844_output_2_we1,
        output_2_d1 => grp_cnn_fu_1844_output_2_d1,
        output_2_q1 => output_2_q1,
        output_3_address0 => grp_cnn_fu_1844_output_3_address0,
        output_3_ce0 => grp_cnn_fu_1844_output_3_ce0,
        output_3_we0 => grp_cnn_fu_1844_output_3_we0,
        output_3_d0 => grp_cnn_fu_1844_output_3_d0,
        output_3_q0 => output_3_q0,
        output_3_address1 => grp_cnn_fu_1844_output_3_address1,
        output_3_ce1 => grp_cnn_fu_1844_output_3_ce1,
        output_3_we1 => grp_cnn_fu_1844_output_3_we1,
        output_3_d1 => grp_cnn_fu_1844_output_3_d1,
        output_3_q1 => output_3_q1,
        output_4_address0 => grp_cnn_fu_1844_output_4_address0,
        output_4_ce0 => grp_cnn_fu_1844_output_4_ce0,
        output_4_we0 => grp_cnn_fu_1844_output_4_we0,
        output_4_d0 => grp_cnn_fu_1844_output_4_d0,
        output_4_q0 => output_4_q0,
        output_4_address1 => grp_cnn_fu_1844_output_4_address1,
        output_4_ce1 => grp_cnn_fu_1844_output_4_ce1,
        output_4_we1 => grp_cnn_fu_1844_output_4_we1,
        output_4_d1 => grp_cnn_fu_1844_output_4_d1,
        output_4_q1 => output_4_q1,
        output_5_address0 => grp_cnn_fu_1844_output_5_address0,
        output_5_ce0 => grp_cnn_fu_1844_output_5_ce0,
        output_5_we0 => grp_cnn_fu_1844_output_5_we0,
        output_5_d0 => grp_cnn_fu_1844_output_5_d0,
        output_5_q0 => output_5_q0,
        output_5_address1 => grp_cnn_fu_1844_output_5_address1,
        output_5_ce1 => grp_cnn_fu_1844_output_5_ce1,
        output_5_we1 => grp_cnn_fu_1844_output_5_we1,
        output_5_d1 => grp_cnn_fu_1844_output_5_d1,
        output_5_q1 => output_5_q1,
        output_6_address0 => grp_cnn_fu_1844_output_6_address0,
        output_6_ce0 => grp_cnn_fu_1844_output_6_ce0,
        output_6_we0 => grp_cnn_fu_1844_output_6_we0,
        output_6_d0 => grp_cnn_fu_1844_output_6_d0,
        output_6_q0 => output_6_q0,
        output_6_address1 => grp_cnn_fu_1844_output_6_address1,
        output_6_ce1 => grp_cnn_fu_1844_output_6_ce1,
        output_6_we1 => grp_cnn_fu_1844_output_6_we1,
        output_6_d1 => grp_cnn_fu_1844_output_6_d1,
        output_6_q1 => output_6_q1,
        output_7_address0 => grp_cnn_fu_1844_output_7_address0,
        output_7_ce0 => grp_cnn_fu_1844_output_7_ce0,
        output_7_we0 => grp_cnn_fu_1844_output_7_we0,
        output_7_d0 => grp_cnn_fu_1844_output_7_d0,
        output_7_q0 => output_7_q0,
        output_7_address1 => grp_cnn_fu_1844_output_7_address1,
        output_7_ce1 => grp_cnn_fu_1844_output_7_ce1,
        output_7_we1 => grp_cnn_fu_1844_output_7_we1,
        output_7_d1 => grp_cnn_fu_1844_output_7_d1,
        output_7_q1 => output_7_q1,
        output_8_address0 => grp_cnn_fu_1844_output_8_address0,
        output_8_ce0 => grp_cnn_fu_1844_output_8_ce0,
        output_8_we0 => grp_cnn_fu_1844_output_8_we0,
        output_8_d0 => grp_cnn_fu_1844_output_8_d0,
        output_8_q0 => output_8_q0,
        output_8_address1 => grp_cnn_fu_1844_output_8_address1,
        output_8_ce1 => grp_cnn_fu_1844_output_8_ce1,
        output_8_we1 => grp_cnn_fu_1844_output_8_we1,
        output_8_d1 => grp_cnn_fu_1844_output_8_d1,
        output_8_q1 => output_8_q1,
        output_9_address0 => grp_cnn_fu_1844_output_9_address0,
        output_9_ce0 => grp_cnn_fu_1844_output_9_ce0,
        output_9_we0 => grp_cnn_fu_1844_output_9_we0,
        output_9_d0 => grp_cnn_fu_1844_output_9_d0,
        output_9_q0 => output_9_q0,
        output_9_address1 => grp_cnn_fu_1844_output_9_address1,
        output_9_ce1 => grp_cnn_fu_1844_output_9_ce1,
        output_9_we1 => grp_cnn_fu_1844_output_9_we1,
        output_9_d1 => grp_cnn_fu_1844_output_9_d1,
        output_9_q1 => output_9_q1,
        output_10_address0 => grp_cnn_fu_1844_output_10_address0,
        output_10_ce0 => grp_cnn_fu_1844_output_10_ce0,
        output_10_we0 => grp_cnn_fu_1844_output_10_we0,
        output_10_d0 => grp_cnn_fu_1844_output_10_d0,
        output_10_q0 => output_10_q0,
        output_10_address1 => grp_cnn_fu_1844_output_10_address1,
        output_10_ce1 => grp_cnn_fu_1844_output_10_ce1,
        output_10_we1 => grp_cnn_fu_1844_output_10_we1,
        output_10_d1 => grp_cnn_fu_1844_output_10_d1,
        output_10_q1 => output_10_q1,
        output_11_address0 => grp_cnn_fu_1844_output_11_address0,
        output_11_ce0 => grp_cnn_fu_1844_output_11_ce0,
        output_11_we0 => grp_cnn_fu_1844_output_11_we0,
        output_11_d0 => grp_cnn_fu_1844_output_11_d0,
        output_11_q0 => output_11_q0,
        output_11_address1 => grp_cnn_fu_1844_output_11_address1,
        output_11_ce1 => grp_cnn_fu_1844_output_11_ce1,
        output_11_we1 => grp_cnn_fu_1844_output_11_we1,
        output_11_d1 => grp_cnn_fu_1844_output_11_d1,
        output_11_q1 => output_11_q1,
        output_12_address0 => grp_cnn_fu_1844_output_12_address0,
        output_12_ce0 => grp_cnn_fu_1844_output_12_ce0,
        output_12_we0 => grp_cnn_fu_1844_output_12_we0,
        output_12_d0 => grp_cnn_fu_1844_output_12_d0,
        output_12_q0 => output_12_q0,
        output_12_address1 => grp_cnn_fu_1844_output_12_address1,
        output_12_ce1 => grp_cnn_fu_1844_output_12_ce1,
        output_12_we1 => grp_cnn_fu_1844_output_12_we1,
        output_12_d1 => grp_cnn_fu_1844_output_12_d1,
        output_12_q1 => output_12_q1,
        output_13_address0 => grp_cnn_fu_1844_output_13_address0,
        output_13_ce0 => grp_cnn_fu_1844_output_13_ce0,
        output_13_we0 => grp_cnn_fu_1844_output_13_we0,
        output_13_d0 => grp_cnn_fu_1844_output_13_d0,
        output_13_q0 => output_13_q0,
        output_13_address1 => grp_cnn_fu_1844_output_13_address1,
        output_13_ce1 => grp_cnn_fu_1844_output_13_ce1,
        output_13_we1 => grp_cnn_fu_1844_output_13_we1,
        output_13_d1 => grp_cnn_fu_1844_output_13_d1,
        output_13_q1 => output_13_q1,
        output_14_address0 => grp_cnn_fu_1844_output_14_address0,
        output_14_ce0 => grp_cnn_fu_1844_output_14_ce0,
        output_14_we0 => grp_cnn_fu_1844_output_14_we0,
        output_14_d0 => grp_cnn_fu_1844_output_14_d0,
        output_14_q0 => output_14_q0,
        output_14_address1 => grp_cnn_fu_1844_output_14_address1,
        output_14_ce1 => grp_cnn_fu_1844_output_14_ce1,
        output_14_we1 => grp_cnn_fu_1844_output_14_we1,
        output_14_d1 => grp_cnn_fu_1844_output_14_d1,
        output_14_q1 => output_14_q1,
        output_15_address0 => grp_cnn_fu_1844_output_15_address0,
        output_15_ce0 => grp_cnn_fu_1844_output_15_ce0,
        output_15_we0 => grp_cnn_fu_1844_output_15_we0,
        output_15_d0 => grp_cnn_fu_1844_output_15_d0,
        output_15_q0 => output_15_q0,
        output_15_address1 => grp_cnn_fu_1844_output_15_address1,
        output_15_ce1 => grp_cnn_fu_1844_output_15_ce1,
        output_15_we1 => grp_cnn_fu_1844_output_15_we1,
        output_15_d1 => grp_cnn_fu_1844_output_15_d1,
        output_15_q1 => output_15_q1,
        weight_0_0_0_address0 => grp_cnn_fu_1844_weight_0_0_0_address0,
        weight_0_0_0_ce0 => grp_cnn_fu_1844_weight_0_0_0_ce0,
        weight_0_0_0_we0 => grp_cnn_fu_1844_weight_0_0_0_we0,
        weight_0_0_0_d0 => grp_cnn_fu_1844_weight_0_0_0_d0,
        weight_0_0_0_q0 => weight_q0,
        weight_0_0_1_address0 => grp_cnn_fu_1844_weight_0_0_1_address0,
        weight_0_0_1_ce0 => grp_cnn_fu_1844_weight_0_0_1_ce0,
        weight_0_0_1_we0 => grp_cnn_fu_1844_weight_0_0_1_we0,
        weight_0_0_1_d0 => grp_cnn_fu_1844_weight_0_0_1_d0,
        weight_0_0_1_q0 => weight_1_q0,
        weight_0_0_2_address0 => grp_cnn_fu_1844_weight_0_0_2_address0,
        weight_0_0_2_ce0 => grp_cnn_fu_1844_weight_0_0_2_ce0,
        weight_0_0_2_we0 => grp_cnn_fu_1844_weight_0_0_2_we0,
        weight_0_0_2_d0 => grp_cnn_fu_1844_weight_0_0_2_d0,
        weight_0_0_2_q0 => weight_2_q0,
        weight_0_0_3_address0 => grp_cnn_fu_1844_weight_0_0_3_address0,
        weight_0_0_3_ce0 => grp_cnn_fu_1844_weight_0_0_3_ce0,
        weight_0_0_3_we0 => grp_cnn_fu_1844_weight_0_0_3_we0,
        weight_0_0_3_d0 => grp_cnn_fu_1844_weight_0_0_3_d0,
        weight_0_0_3_q0 => weight_3_q0,
        weight_0_0_4_address0 => grp_cnn_fu_1844_weight_0_0_4_address0,
        weight_0_0_4_ce0 => grp_cnn_fu_1844_weight_0_0_4_ce0,
        weight_0_0_4_we0 => grp_cnn_fu_1844_weight_0_0_4_we0,
        weight_0_0_4_d0 => grp_cnn_fu_1844_weight_0_0_4_d0,
        weight_0_0_4_q0 => weight_4_q0,
        weight_0_1_0_address0 => grp_cnn_fu_1844_weight_0_1_0_address0,
        weight_0_1_0_ce0 => grp_cnn_fu_1844_weight_0_1_0_ce0,
        weight_0_1_0_we0 => grp_cnn_fu_1844_weight_0_1_0_we0,
        weight_0_1_0_d0 => grp_cnn_fu_1844_weight_0_1_0_d0,
        weight_0_1_0_q0 => weight_5_q0,
        weight_0_1_1_address0 => grp_cnn_fu_1844_weight_0_1_1_address0,
        weight_0_1_1_ce0 => grp_cnn_fu_1844_weight_0_1_1_ce0,
        weight_0_1_1_we0 => grp_cnn_fu_1844_weight_0_1_1_we0,
        weight_0_1_1_d0 => grp_cnn_fu_1844_weight_0_1_1_d0,
        weight_0_1_1_q0 => weight_6_q0,
        weight_0_1_2_address0 => grp_cnn_fu_1844_weight_0_1_2_address0,
        weight_0_1_2_ce0 => grp_cnn_fu_1844_weight_0_1_2_ce0,
        weight_0_1_2_we0 => grp_cnn_fu_1844_weight_0_1_2_we0,
        weight_0_1_2_d0 => grp_cnn_fu_1844_weight_0_1_2_d0,
        weight_0_1_2_q0 => weight_7_q0,
        weight_0_1_3_address0 => grp_cnn_fu_1844_weight_0_1_3_address0,
        weight_0_1_3_ce0 => grp_cnn_fu_1844_weight_0_1_3_ce0,
        weight_0_1_3_we0 => grp_cnn_fu_1844_weight_0_1_3_we0,
        weight_0_1_3_d0 => grp_cnn_fu_1844_weight_0_1_3_d0,
        weight_0_1_3_q0 => weight_8_q0,
        weight_0_1_4_address0 => grp_cnn_fu_1844_weight_0_1_4_address0,
        weight_0_1_4_ce0 => grp_cnn_fu_1844_weight_0_1_4_ce0,
        weight_0_1_4_we0 => grp_cnn_fu_1844_weight_0_1_4_we0,
        weight_0_1_4_d0 => grp_cnn_fu_1844_weight_0_1_4_d0,
        weight_0_1_4_q0 => weight_9_q0,
        weight_0_2_0_address0 => grp_cnn_fu_1844_weight_0_2_0_address0,
        weight_0_2_0_ce0 => grp_cnn_fu_1844_weight_0_2_0_ce0,
        weight_0_2_0_we0 => grp_cnn_fu_1844_weight_0_2_0_we0,
        weight_0_2_0_d0 => grp_cnn_fu_1844_weight_0_2_0_d0,
        weight_0_2_0_q0 => weight_10_q0,
        weight_0_2_1_address0 => grp_cnn_fu_1844_weight_0_2_1_address0,
        weight_0_2_1_ce0 => grp_cnn_fu_1844_weight_0_2_1_ce0,
        weight_0_2_1_we0 => grp_cnn_fu_1844_weight_0_2_1_we0,
        weight_0_2_1_d0 => grp_cnn_fu_1844_weight_0_2_1_d0,
        weight_0_2_1_q0 => weight_11_q0,
        weight_0_2_2_address0 => grp_cnn_fu_1844_weight_0_2_2_address0,
        weight_0_2_2_ce0 => grp_cnn_fu_1844_weight_0_2_2_ce0,
        weight_0_2_2_we0 => grp_cnn_fu_1844_weight_0_2_2_we0,
        weight_0_2_2_d0 => grp_cnn_fu_1844_weight_0_2_2_d0,
        weight_0_2_2_q0 => weight_12_q0,
        weight_0_2_3_address0 => grp_cnn_fu_1844_weight_0_2_3_address0,
        weight_0_2_3_ce0 => grp_cnn_fu_1844_weight_0_2_3_ce0,
        weight_0_2_3_we0 => grp_cnn_fu_1844_weight_0_2_3_we0,
        weight_0_2_3_d0 => grp_cnn_fu_1844_weight_0_2_3_d0,
        weight_0_2_3_q0 => weight_13_q0,
        weight_0_2_4_address0 => grp_cnn_fu_1844_weight_0_2_4_address0,
        weight_0_2_4_ce0 => grp_cnn_fu_1844_weight_0_2_4_ce0,
        weight_0_2_4_we0 => grp_cnn_fu_1844_weight_0_2_4_we0,
        weight_0_2_4_d0 => grp_cnn_fu_1844_weight_0_2_4_d0,
        weight_0_2_4_q0 => weight_14_q0,
        weight_0_3_0_address0 => grp_cnn_fu_1844_weight_0_3_0_address0,
        weight_0_3_0_ce0 => grp_cnn_fu_1844_weight_0_3_0_ce0,
        weight_0_3_0_we0 => grp_cnn_fu_1844_weight_0_3_0_we0,
        weight_0_3_0_d0 => grp_cnn_fu_1844_weight_0_3_0_d0,
        weight_0_3_0_q0 => weight_15_q0,
        weight_0_3_1_address0 => grp_cnn_fu_1844_weight_0_3_1_address0,
        weight_0_3_1_ce0 => grp_cnn_fu_1844_weight_0_3_1_ce0,
        weight_0_3_1_we0 => grp_cnn_fu_1844_weight_0_3_1_we0,
        weight_0_3_1_d0 => grp_cnn_fu_1844_weight_0_3_1_d0,
        weight_0_3_1_q0 => weight_16_q0,
        weight_0_3_2_address0 => grp_cnn_fu_1844_weight_0_3_2_address0,
        weight_0_3_2_ce0 => grp_cnn_fu_1844_weight_0_3_2_ce0,
        weight_0_3_2_we0 => grp_cnn_fu_1844_weight_0_3_2_we0,
        weight_0_3_2_d0 => grp_cnn_fu_1844_weight_0_3_2_d0,
        weight_0_3_2_q0 => weight_17_q0,
        weight_0_3_3_address0 => grp_cnn_fu_1844_weight_0_3_3_address0,
        weight_0_3_3_ce0 => grp_cnn_fu_1844_weight_0_3_3_ce0,
        weight_0_3_3_we0 => grp_cnn_fu_1844_weight_0_3_3_we0,
        weight_0_3_3_d0 => grp_cnn_fu_1844_weight_0_3_3_d0,
        weight_0_3_3_q0 => weight_18_q0,
        weight_0_3_4_address0 => grp_cnn_fu_1844_weight_0_3_4_address0,
        weight_0_3_4_ce0 => grp_cnn_fu_1844_weight_0_3_4_ce0,
        weight_0_3_4_we0 => grp_cnn_fu_1844_weight_0_3_4_we0,
        weight_0_3_4_d0 => grp_cnn_fu_1844_weight_0_3_4_d0,
        weight_0_3_4_q0 => weight_19_q0,
        weight_0_4_0_address0 => grp_cnn_fu_1844_weight_0_4_0_address0,
        weight_0_4_0_ce0 => grp_cnn_fu_1844_weight_0_4_0_ce0,
        weight_0_4_0_we0 => grp_cnn_fu_1844_weight_0_4_0_we0,
        weight_0_4_0_d0 => grp_cnn_fu_1844_weight_0_4_0_d0,
        weight_0_4_0_q0 => weight_20_q0,
        weight_0_4_1_address0 => grp_cnn_fu_1844_weight_0_4_1_address0,
        weight_0_4_1_ce0 => grp_cnn_fu_1844_weight_0_4_1_ce0,
        weight_0_4_1_we0 => grp_cnn_fu_1844_weight_0_4_1_we0,
        weight_0_4_1_d0 => grp_cnn_fu_1844_weight_0_4_1_d0,
        weight_0_4_1_q0 => weight_21_q0,
        weight_0_4_2_address0 => grp_cnn_fu_1844_weight_0_4_2_address0,
        weight_0_4_2_ce0 => grp_cnn_fu_1844_weight_0_4_2_ce0,
        weight_0_4_2_we0 => grp_cnn_fu_1844_weight_0_4_2_we0,
        weight_0_4_2_d0 => grp_cnn_fu_1844_weight_0_4_2_d0,
        weight_0_4_2_q0 => weight_22_q0,
        weight_0_4_3_address0 => grp_cnn_fu_1844_weight_0_4_3_address0,
        weight_0_4_3_ce0 => grp_cnn_fu_1844_weight_0_4_3_ce0,
        weight_0_4_3_we0 => grp_cnn_fu_1844_weight_0_4_3_we0,
        weight_0_4_3_d0 => grp_cnn_fu_1844_weight_0_4_3_d0,
        weight_0_4_3_q0 => weight_23_q0,
        weight_0_4_4_address0 => grp_cnn_fu_1844_weight_0_4_4_address0,
        weight_0_4_4_ce0 => grp_cnn_fu_1844_weight_0_4_4_ce0,
        weight_0_4_4_we0 => grp_cnn_fu_1844_weight_0_4_4_we0,
        weight_0_4_4_d0 => grp_cnn_fu_1844_weight_0_4_4_d0,
        weight_0_4_4_q0 => weight_24_q0,
        weight_1_0_0_address0 => grp_cnn_fu_1844_weight_1_0_0_address0,
        weight_1_0_0_ce0 => grp_cnn_fu_1844_weight_1_0_0_ce0,
        weight_1_0_0_we0 => grp_cnn_fu_1844_weight_1_0_0_we0,
        weight_1_0_0_d0 => grp_cnn_fu_1844_weight_1_0_0_d0,
        weight_1_0_0_q0 => weight_25_q0,
        weight_1_0_1_address0 => grp_cnn_fu_1844_weight_1_0_1_address0,
        weight_1_0_1_ce0 => grp_cnn_fu_1844_weight_1_0_1_ce0,
        weight_1_0_1_we0 => grp_cnn_fu_1844_weight_1_0_1_we0,
        weight_1_0_1_d0 => grp_cnn_fu_1844_weight_1_0_1_d0,
        weight_1_0_1_q0 => weight_26_q0,
        weight_1_0_2_address0 => grp_cnn_fu_1844_weight_1_0_2_address0,
        weight_1_0_2_ce0 => grp_cnn_fu_1844_weight_1_0_2_ce0,
        weight_1_0_2_we0 => grp_cnn_fu_1844_weight_1_0_2_we0,
        weight_1_0_2_d0 => grp_cnn_fu_1844_weight_1_0_2_d0,
        weight_1_0_2_q0 => weight_27_q0,
        weight_1_0_3_address0 => grp_cnn_fu_1844_weight_1_0_3_address0,
        weight_1_0_3_ce0 => grp_cnn_fu_1844_weight_1_0_3_ce0,
        weight_1_0_3_we0 => grp_cnn_fu_1844_weight_1_0_3_we0,
        weight_1_0_3_d0 => grp_cnn_fu_1844_weight_1_0_3_d0,
        weight_1_0_3_q0 => weight_28_q0,
        weight_1_0_4_address0 => grp_cnn_fu_1844_weight_1_0_4_address0,
        weight_1_0_4_ce0 => grp_cnn_fu_1844_weight_1_0_4_ce0,
        weight_1_0_4_we0 => grp_cnn_fu_1844_weight_1_0_4_we0,
        weight_1_0_4_d0 => grp_cnn_fu_1844_weight_1_0_4_d0,
        weight_1_0_4_q0 => weight_29_q0,
        weight_1_1_0_address0 => grp_cnn_fu_1844_weight_1_1_0_address0,
        weight_1_1_0_ce0 => grp_cnn_fu_1844_weight_1_1_0_ce0,
        weight_1_1_0_we0 => grp_cnn_fu_1844_weight_1_1_0_we0,
        weight_1_1_0_d0 => grp_cnn_fu_1844_weight_1_1_0_d0,
        weight_1_1_0_q0 => weight_30_q0,
        weight_1_1_1_address0 => grp_cnn_fu_1844_weight_1_1_1_address0,
        weight_1_1_1_ce0 => grp_cnn_fu_1844_weight_1_1_1_ce0,
        weight_1_1_1_we0 => grp_cnn_fu_1844_weight_1_1_1_we0,
        weight_1_1_1_d0 => grp_cnn_fu_1844_weight_1_1_1_d0,
        weight_1_1_1_q0 => weight_31_q0,
        weight_1_1_2_address0 => grp_cnn_fu_1844_weight_1_1_2_address0,
        weight_1_1_2_ce0 => grp_cnn_fu_1844_weight_1_1_2_ce0,
        weight_1_1_2_we0 => grp_cnn_fu_1844_weight_1_1_2_we0,
        weight_1_1_2_d0 => grp_cnn_fu_1844_weight_1_1_2_d0,
        weight_1_1_2_q0 => weight_32_q0,
        weight_1_1_3_address0 => grp_cnn_fu_1844_weight_1_1_3_address0,
        weight_1_1_3_ce0 => grp_cnn_fu_1844_weight_1_1_3_ce0,
        weight_1_1_3_we0 => grp_cnn_fu_1844_weight_1_1_3_we0,
        weight_1_1_3_d0 => grp_cnn_fu_1844_weight_1_1_3_d0,
        weight_1_1_3_q0 => weight_33_q0,
        weight_1_1_4_address0 => grp_cnn_fu_1844_weight_1_1_4_address0,
        weight_1_1_4_ce0 => grp_cnn_fu_1844_weight_1_1_4_ce0,
        weight_1_1_4_we0 => grp_cnn_fu_1844_weight_1_1_4_we0,
        weight_1_1_4_d0 => grp_cnn_fu_1844_weight_1_1_4_d0,
        weight_1_1_4_q0 => weight_34_q0,
        weight_1_2_0_address0 => grp_cnn_fu_1844_weight_1_2_0_address0,
        weight_1_2_0_ce0 => grp_cnn_fu_1844_weight_1_2_0_ce0,
        weight_1_2_0_we0 => grp_cnn_fu_1844_weight_1_2_0_we0,
        weight_1_2_0_d0 => grp_cnn_fu_1844_weight_1_2_0_d0,
        weight_1_2_0_q0 => weight_35_q0,
        weight_1_2_1_address0 => grp_cnn_fu_1844_weight_1_2_1_address0,
        weight_1_2_1_ce0 => grp_cnn_fu_1844_weight_1_2_1_ce0,
        weight_1_2_1_we0 => grp_cnn_fu_1844_weight_1_2_1_we0,
        weight_1_2_1_d0 => grp_cnn_fu_1844_weight_1_2_1_d0,
        weight_1_2_1_q0 => weight_36_q0,
        weight_1_2_2_address0 => grp_cnn_fu_1844_weight_1_2_2_address0,
        weight_1_2_2_ce0 => grp_cnn_fu_1844_weight_1_2_2_ce0,
        weight_1_2_2_we0 => grp_cnn_fu_1844_weight_1_2_2_we0,
        weight_1_2_2_d0 => grp_cnn_fu_1844_weight_1_2_2_d0,
        weight_1_2_2_q0 => weight_37_q0,
        weight_1_2_3_address0 => grp_cnn_fu_1844_weight_1_2_3_address0,
        weight_1_2_3_ce0 => grp_cnn_fu_1844_weight_1_2_3_ce0,
        weight_1_2_3_we0 => grp_cnn_fu_1844_weight_1_2_3_we0,
        weight_1_2_3_d0 => grp_cnn_fu_1844_weight_1_2_3_d0,
        weight_1_2_3_q0 => weight_38_q0,
        weight_1_2_4_address0 => grp_cnn_fu_1844_weight_1_2_4_address0,
        weight_1_2_4_ce0 => grp_cnn_fu_1844_weight_1_2_4_ce0,
        weight_1_2_4_we0 => grp_cnn_fu_1844_weight_1_2_4_we0,
        weight_1_2_4_d0 => grp_cnn_fu_1844_weight_1_2_4_d0,
        weight_1_2_4_q0 => weight_39_q0,
        weight_1_3_0_address0 => grp_cnn_fu_1844_weight_1_3_0_address0,
        weight_1_3_0_ce0 => grp_cnn_fu_1844_weight_1_3_0_ce0,
        weight_1_3_0_we0 => grp_cnn_fu_1844_weight_1_3_0_we0,
        weight_1_3_0_d0 => grp_cnn_fu_1844_weight_1_3_0_d0,
        weight_1_3_0_q0 => weight_40_q0,
        weight_1_3_1_address0 => grp_cnn_fu_1844_weight_1_3_1_address0,
        weight_1_3_1_ce0 => grp_cnn_fu_1844_weight_1_3_1_ce0,
        weight_1_3_1_we0 => grp_cnn_fu_1844_weight_1_3_1_we0,
        weight_1_3_1_d0 => grp_cnn_fu_1844_weight_1_3_1_d0,
        weight_1_3_1_q0 => weight_41_q0,
        weight_1_3_2_address0 => grp_cnn_fu_1844_weight_1_3_2_address0,
        weight_1_3_2_ce0 => grp_cnn_fu_1844_weight_1_3_2_ce0,
        weight_1_3_2_we0 => grp_cnn_fu_1844_weight_1_3_2_we0,
        weight_1_3_2_d0 => grp_cnn_fu_1844_weight_1_3_2_d0,
        weight_1_3_2_q0 => weight_42_q0,
        weight_1_3_3_address0 => grp_cnn_fu_1844_weight_1_3_3_address0,
        weight_1_3_3_ce0 => grp_cnn_fu_1844_weight_1_3_3_ce0,
        weight_1_3_3_we0 => grp_cnn_fu_1844_weight_1_3_3_we0,
        weight_1_3_3_d0 => grp_cnn_fu_1844_weight_1_3_3_d0,
        weight_1_3_3_q0 => weight_43_q0,
        weight_1_3_4_address0 => grp_cnn_fu_1844_weight_1_3_4_address0,
        weight_1_3_4_ce0 => grp_cnn_fu_1844_weight_1_3_4_ce0,
        weight_1_3_4_we0 => grp_cnn_fu_1844_weight_1_3_4_we0,
        weight_1_3_4_d0 => grp_cnn_fu_1844_weight_1_3_4_d0,
        weight_1_3_4_q0 => weight_44_q0,
        weight_1_4_0_address0 => grp_cnn_fu_1844_weight_1_4_0_address0,
        weight_1_4_0_ce0 => grp_cnn_fu_1844_weight_1_4_0_ce0,
        weight_1_4_0_we0 => grp_cnn_fu_1844_weight_1_4_0_we0,
        weight_1_4_0_d0 => grp_cnn_fu_1844_weight_1_4_0_d0,
        weight_1_4_0_q0 => weight_45_q0,
        weight_1_4_1_address0 => grp_cnn_fu_1844_weight_1_4_1_address0,
        weight_1_4_1_ce0 => grp_cnn_fu_1844_weight_1_4_1_ce0,
        weight_1_4_1_we0 => grp_cnn_fu_1844_weight_1_4_1_we0,
        weight_1_4_1_d0 => grp_cnn_fu_1844_weight_1_4_1_d0,
        weight_1_4_1_q0 => weight_46_q0,
        weight_1_4_2_address0 => grp_cnn_fu_1844_weight_1_4_2_address0,
        weight_1_4_2_ce0 => grp_cnn_fu_1844_weight_1_4_2_ce0,
        weight_1_4_2_we0 => grp_cnn_fu_1844_weight_1_4_2_we0,
        weight_1_4_2_d0 => grp_cnn_fu_1844_weight_1_4_2_d0,
        weight_1_4_2_q0 => weight_47_q0,
        weight_1_4_3_address0 => grp_cnn_fu_1844_weight_1_4_3_address0,
        weight_1_4_3_ce0 => grp_cnn_fu_1844_weight_1_4_3_ce0,
        weight_1_4_3_we0 => grp_cnn_fu_1844_weight_1_4_3_we0,
        weight_1_4_3_d0 => grp_cnn_fu_1844_weight_1_4_3_d0,
        weight_1_4_3_q0 => weight_48_q0,
        weight_1_4_4_address0 => grp_cnn_fu_1844_weight_1_4_4_address0,
        weight_1_4_4_ce0 => grp_cnn_fu_1844_weight_1_4_4_ce0,
        weight_1_4_4_we0 => grp_cnn_fu_1844_weight_1_4_4_we0,
        weight_1_4_4_d0 => grp_cnn_fu_1844_weight_1_4_4_d0,
        weight_1_4_4_q0 => weight_49_q0,
        weight_2_0_0_address0 => grp_cnn_fu_1844_weight_2_0_0_address0,
        weight_2_0_0_ce0 => grp_cnn_fu_1844_weight_2_0_0_ce0,
        weight_2_0_0_we0 => grp_cnn_fu_1844_weight_2_0_0_we0,
        weight_2_0_0_d0 => grp_cnn_fu_1844_weight_2_0_0_d0,
        weight_2_0_0_q0 => weight_50_q0,
        weight_2_0_1_address0 => grp_cnn_fu_1844_weight_2_0_1_address0,
        weight_2_0_1_ce0 => grp_cnn_fu_1844_weight_2_0_1_ce0,
        weight_2_0_1_we0 => grp_cnn_fu_1844_weight_2_0_1_we0,
        weight_2_0_1_d0 => grp_cnn_fu_1844_weight_2_0_1_d0,
        weight_2_0_1_q0 => weight_51_q0,
        weight_2_0_2_address0 => grp_cnn_fu_1844_weight_2_0_2_address0,
        weight_2_0_2_ce0 => grp_cnn_fu_1844_weight_2_0_2_ce0,
        weight_2_0_2_we0 => grp_cnn_fu_1844_weight_2_0_2_we0,
        weight_2_0_2_d0 => grp_cnn_fu_1844_weight_2_0_2_d0,
        weight_2_0_2_q0 => weight_52_q0,
        weight_2_0_3_address0 => grp_cnn_fu_1844_weight_2_0_3_address0,
        weight_2_0_3_ce0 => grp_cnn_fu_1844_weight_2_0_3_ce0,
        weight_2_0_3_we0 => grp_cnn_fu_1844_weight_2_0_3_we0,
        weight_2_0_3_d0 => grp_cnn_fu_1844_weight_2_0_3_d0,
        weight_2_0_3_q0 => weight_53_q0,
        weight_2_0_4_address0 => grp_cnn_fu_1844_weight_2_0_4_address0,
        weight_2_0_4_ce0 => grp_cnn_fu_1844_weight_2_0_4_ce0,
        weight_2_0_4_we0 => grp_cnn_fu_1844_weight_2_0_4_we0,
        weight_2_0_4_d0 => grp_cnn_fu_1844_weight_2_0_4_d0,
        weight_2_0_4_q0 => weight_54_q0,
        weight_2_1_0_address0 => grp_cnn_fu_1844_weight_2_1_0_address0,
        weight_2_1_0_ce0 => grp_cnn_fu_1844_weight_2_1_0_ce0,
        weight_2_1_0_we0 => grp_cnn_fu_1844_weight_2_1_0_we0,
        weight_2_1_0_d0 => grp_cnn_fu_1844_weight_2_1_0_d0,
        weight_2_1_0_q0 => weight_55_q0,
        weight_2_1_1_address0 => grp_cnn_fu_1844_weight_2_1_1_address0,
        weight_2_1_1_ce0 => grp_cnn_fu_1844_weight_2_1_1_ce0,
        weight_2_1_1_we0 => grp_cnn_fu_1844_weight_2_1_1_we0,
        weight_2_1_1_d0 => grp_cnn_fu_1844_weight_2_1_1_d0,
        weight_2_1_1_q0 => weight_56_q0,
        weight_2_1_2_address0 => grp_cnn_fu_1844_weight_2_1_2_address0,
        weight_2_1_2_ce0 => grp_cnn_fu_1844_weight_2_1_2_ce0,
        weight_2_1_2_we0 => grp_cnn_fu_1844_weight_2_1_2_we0,
        weight_2_1_2_d0 => grp_cnn_fu_1844_weight_2_1_2_d0,
        weight_2_1_2_q0 => weight_57_q0,
        weight_2_1_3_address0 => grp_cnn_fu_1844_weight_2_1_3_address0,
        weight_2_1_3_ce0 => grp_cnn_fu_1844_weight_2_1_3_ce0,
        weight_2_1_3_we0 => grp_cnn_fu_1844_weight_2_1_3_we0,
        weight_2_1_3_d0 => grp_cnn_fu_1844_weight_2_1_3_d0,
        weight_2_1_3_q0 => weight_58_q0,
        weight_2_1_4_address0 => grp_cnn_fu_1844_weight_2_1_4_address0,
        weight_2_1_4_ce0 => grp_cnn_fu_1844_weight_2_1_4_ce0,
        weight_2_1_4_we0 => grp_cnn_fu_1844_weight_2_1_4_we0,
        weight_2_1_4_d0 => grp_cnn_fu_1844_weight_2_1_4_d0,
        weight_2_1_4_q0 => weight_59_q0,
        weight_2_2_0_address0 => grp_cnn_fu_1844_weight_2_2_0_address0,
        weight_2_2_0_ce0 => grp_cnn_fu_1844_weight_2_2_0_ce0,
        weight_2_2_0_we0 => grp_cnn_fu_1844_weight_2_2_0_we0,
        weight_2_2_0_d0 => grp_cnn_fu_1844_weight_2_2_0_d0,
        weight_2_2_0_q0 => weight_60_q0,
        weight_2_2_1_address0 => grp_cnn_fu_1844_weight_2_2_1_address0,
        weight_2_2_1_ce0 => grp_cnn_fu_1844_weight_2_2_1_ce0,
        weight_2_2_1_we0 => grp_cnn_fu_1844_weight_2_2_1_we0,
        weight_2_2_1_d0 => grp_cnn_fu_1844_weight_2_2_1_d0,
        weight_2_2_1_q0 => weight_61_q0,
        weight_2_2_2_address0 => grp_cnn_fu_1844_weight_2_2_2_address0,
        weight_2_2_2_ce0 => grp_cnn_fu_1844_weight_2_2_2_ce0,
        weight_2_2_2_we0 => grp_cnn_fu_1844_weight_2_2_2_we0,
        weight_2_2_2_d0 => grp_cnn_fu_1844_weight_2_2_2_d0,
        weight_2_2_2_q0 => weight_62_q0,
        weight_2_2_3_address0 => grp_cnn_fu_1844_weight_2_2_3_address0,
        weight_2_2_3_ce0 => grp_cnn_fu_1844_weight_2_2_3_ce0,
        weight_2_2_3_we0 => grp_cnn_fu_1844_weight_2_2_3_we0,
        weight_2_2_3_d0 => grp_cnn_fu_1844_weight_2_2_3_d0,
        weight_2_2_3_q0 => weight_63_q0,
        weight_2_2_4_address0 => grp_cnn_fu_1844_weight_2_2_4_address0,
        weight_2_2_4_ce0 => grp_cnn_fu_1844_weight_2_2_4_ce0,
        weight_2_2_4_we0 => grp_cnn_fu_1844_weight_2_2_4_we0,
        weight_2_2_4_d0 => grp_cnn_fu_1844_weight_2_2_4_d0,
        weight_2_2_4_q0 => weight_64_q0,
        weight_2_3_0_address0 => grp_cnn_fu_1844_weight_2_3_0_address0,
        weight_2_3_0_ce0 => grp_cnn_fu_1844_weight_2_3_0_ce0,
        weight_2_3_0_we0 => grp_cnn_fu_1844_weight_2_3_0_we0,
        weight_2_3_0_d0 => grp_cnn_fu_1844_weight_2_3_0_d0,
        weight_2_3_0_q0 => weight_65_q0,
        weight_2_3_1_address0 => grp_cnn_fu_1844_weight_2_3_1_address0,
        weight_2_3_1_ce0 => grp_cnn_fu_1844_weight_2_3_1_ce0,
        weight_2_3_1_we0 => grp_cnn_fu_1844_weight_2_3_1_we0,
        weight_2_3_1_d0 => grp_cnn_fu_1844_weight_2_3_1_d0,
        weight_2_3_1_q0 => weight_66_q0,
        weight_2_3_2_address0 => grp_cnn_fu_1844_weight_2_3_2_address0,
        weight_2_3_2_ce0 => grp_cnn_fu_1844_weight_2_3_2_ce0,
        weight_2_3_2_we0 => grp_cnn_fu_1844_weight_2_3_2_we0,
        weight_2_3_2_d0 => grp_cnn_fu_1844_weight_2_3_2_d0,
        weight_2_3_2_q0 => weight_67_q0,
        weight_2_3_3_address0 => grp_cnn_fu_1844_weight_2_3_3_address0,
        weight_2_3_3_ce0 => grp_cnn_fu_1844_weight_2_3_3_ce0,
        weight_2_3_3_we0 => grp_cnn_fu_1844_weight_2_3_3_we0,
        weight_2_3_3_d0 => grp_cnn_fu_1844_weight_2_3_3_d0,
        weight_2_3_3_q0 => weight_68_q0,
        weight_2_3_4_address0 => grp_cnn_fu_1844_weight_2_3_4_address0,
        weight_2_3_4_ce0 => grp_cnn_fu_1844_weight_2_3_4_ce0,
        weight_2_3_4_we0 => grp_cnn_fu_1844_weight_2_3_4_we0,
        weight_2_3_4_d0 => grp_cnn_fu_1844_weight_2_3_4_d0,
        weight_2_3_4_q0 => weight_69_q0,
        weight_2_4_0_address0 => grp_cnn_fu_1844_weight_2_4_0_address0,
        weight_2_4_0_ce0 => grp_cnn_fu_1844_weight_2_4_0_ce0,
        weight_2_4_0_we0 => grp_cnn_fu_1844_weight_2_4_0_we0,
        weight_2_4_0_d0 => grp_cnn_fu_1844_weight_2_4_0_d0,
        weight_2_4_0_q0 => weight_70_q0,
        weight_2_4_1_address0 => grp_cnn_fu_1844_weight_2_4_1_address0,
        weight_2_4_1_ce0 => grp_cnn_fu_1844_weight_2_4_1_ce0,
        weight_2_4_1_we0 => grp_cnn_fu_1844_weight_2_4_1_we0,
        weight_2_4_1_d0 => grp_cnn_fu_1844_weight_2_4_1_d0,
        weight_2_4_1_q0 => weight_71_q0,
        weight_2_4_2_address0 => grp_cnn_fu_1844_weight_2_4_2_address0,
        weight_2_4_2_ce0 => grp_cnn_fu_1844_weight_2_4_2_ce0,
        weight_2_4_2_we0 => grp_cnn_fu_1844_weight_2_4_2_we0,
        weight_2_4_2_d0 => grp_cnn_fu_1844_weight_2_4_2_d0,
        weight_2_4_2_q0 => weight_72_q0,
        weight_2_4_3_address0 => grp_cnn_fu_1844_weight_2_4_3_address0,
        weight_2_4_3_ce0 => grp_cnn_fu_1844_weight_2_4_3_ce0,
        weight_2_4_3_we0 => grp_cnn_fu_1844_weight_2_4_3_we0,
        weight_2_4_3_d0 => grp_cnn_fu_1844_weight_2_4_3_d0,
        weight_2_4_3_q0 => weight_73_q0,
        weight_2_4_4_address0 => grp_cnn_fu_1844_weight_2_4_4_address0,
        weight_2_4_4_ce0 => grp_cnn_fu_1844_weight_2_4_4_ce0,
        weight_2_4_4_we0 => grp_cnn_fu_1844_weight_2_4_4_we0,
        weight_2_4_4_d0 => grp_cnn_fu_1844_weight_2_4_4_d0,
        weight_2_4_4_q0 => weight_74_q0,
        weight_3_0_0_address0 => grp_cnn_fu_1844_weight_3_0_0_address0,
        weight_3_0_0_ce0 => grp_cnn_fu_1844_weight_3_0_0_ce0,
        weight_3_0_0_we0 => grp_cnn_fu_1844_weight_3_0_0_we0,
        weight_3_0_0_d0 => grp_cnn_fu_1844_weight_3_0_0_d0,
        weight_3_0_0_q0 => weight_75_q0,
        weight_3_0_1_address0 => grp_cnn_fu_1844_weight_3_0_1_address0,
        weight_3_0_1_ce0 => grp_cnn_fu_1844_weight_3_0_1_ce0,
        weight_3_0_1_we0 => grp_cnn_fu_1844_weight_3_0_1_we0,
        weight_3_0_1_d0 => grp_cnn_fu_1844_weight_3_0_1_d0,
        weight_3_0_1_q0 => weight_76_q0,
        weight_3_0_2_address0 => grp_cnn_fu_1844_weight_3_0_2_address0,
        weight_3_0_2_ce0 => grp_cnn_fu_1844_weight_3_0_2_ce0,
        weight_3_0_2_we0 => grp_cnn_fu_1844_weight_3_0_2_we0,
        weight_3_0_2_d0 => grp_cnn_fu_1844_weight_3_0_2_d0,
        weight_3_0_2_q0 => weight_77_q0,
        weight_3_0_3_address0 => grp_cnn_fu_1844_weight_3_0_3_address0,
        weight_3_0_3_ce0 => grp_cnn_fu_1844_weight_3_0_3_ce0,
        weight_3_0_3_we0 => grp_cnn_fu_1844_weight_3_0_3_we0,
        weight_3_0_3_d0 => grp_cnn_fu_1844_weight_3_0_3_d0,
        weight_3_0_3_q0 => weight_78_q0,
        weight_3_0_4_address0 => grp_cnn_fu_1844_weight_3_0_4_address0,
        weight_3_0_4_ce0 => grp_cnn_fu_1844_weight_3_0_4_ce0,
        weight_3_0_4_we0 => grp_cnn_fu_1844_weight_3_0_4_we0,
        weight_3_0_4_d0 => grp_cnn_fu_1844_weight_3_0_4_d0,
        weight_3_0_4_q0 => weight_79_q0,
        weight_3_1_0_address0 => grp_cnn_fu_1844_weight_3_1_0_address0,
        weight_3_1_0_ce0 => grp_cnn_fu_1844_weight_3_1_0_ce0,
        weight_3_1_0_we0 => grp_cnn_fu_1844_weight_3_1_0_we0,
        weight_3_1_0_d0 => grp_cnn_fu_1844_weight_3_1_0_d0,
        weight_3_1_0_q0 => weight_80_q0,
        weight_3_1_1_address0 => grp_cnn_fu_1844_weight_3_1_1_address0,
        weight_3_1_1_ce0 => grp_cnn_fu_1844_weight_3_1_1_ce0,
        weight_3_1_1_we0 => grp_cnn_fu_1844_weight_3_1_1_we0,
        weight_3_1_1_d0 => grp_cnn_fu_1844_weight_3_1_1_d0,
        weight_3_1_1_q0 => weight_81_q0,
        weight_3_1_2_address0 => grp_cnn_fu_1844_weight_3_1_2_address0,
        weight_3_1_2_ce0 => grp_cnn_fu_1844_weight_3_1_2_ce0,
        weight_3_1_2_we0 => grp_cnn_fu_1844_weight_3_1_2_we0,
        weight_3_1_2_d0 => grp_cnn_fu_1844_weight_3_1_2_d0,
        weight_3_1_2_q0 => weight_82_q0,
        weight_3_1_3_address0 => grp_cnn_fu_1844_weight_3_1_3_address0,
        weight_3_1_3_ce0 => grp_cnn_fu_1844_weight_3_1_3_ce0,
        weight_3_1_3_we0 => grp_cnn_fu_1844_weight_3_1_3_we0,
        weight_3_1_3_d0 => grp_cnn_fu_1844_weight_3_1_3_d0,
        weight_3_1_3_q0 => weight_83_q0,
        weight_3_1_4_address0 => grp_cnn_fu_1844_weight_3_1_4_address0,
        weight_3_1_4_ce0 => grp_cnn_fu_1844_weight_3_1_4_ce0,
        weight_3_1_4_we0 => grp_cnn_fu_1844_weight_3_1_4_we0,
        weight_3_1_4_d0 => grp_cnn_fu_1844_weight_3_1_4_d0,
        weight_3_1_4_q0 => weight_84_q0,
        weight_3_2_0_address0 => grp_cnn_fu_1844_weight_3_2_0_address0,
        weight_3_2_0_ce0 => grp_cnn_fu_1844_weight_3_2_0_ce0,
        weight_3_2_0_we0 => grp_cnn_fu_1844_weight_3_2_0_we0,
        weight_3_2_0_d0 => grp_cnn_fu_1844_weight_3_2_0_d0,
        weight_3_2_0_q0 => weight_85_q0,
        weight_3_2_1_address0 => grp_cnn_fu_1844_weight_3_2_1_address0,
        weight_3_2_1_ce0 => grp_cnn_fu_1844_weight_3_2_1_ce0,
        weight_3_2_1_we0 => grp_cnn_fu_1844_weight_3_2_1_we0,
        weight_3_2_1_d0 => grp_cnn_fu_1844_weight_3_2_1_d0,
        weight_3_2_1_q0 => weight_86_q0,
        weight_3_2_2_address0 => grp_cnn_fu_1844_weight_3_2_2_address0,
        weight_3_2_2_ce0 => grp_cnn_fu_1844_weight_3_2_2_ce0,
        weight_3_2_2_we0 => grp_cnn_fu_1844_weight_3_2_2_we0,
        weight_3_2_2_d0 => grp_cnn_fu_1844_weight_3_2_2_d0,
        weight_3_2_2_q0 => weight_87_q0,
        weight_3_2_3_address0 => grp_cnn_fu_1844_weight_3_2_3_address0,
        weight_3_2_3_ce0 => grp_cnn_fu_1844_weight_3_2_3_ce0,
        weight_3_2_3_we0 => grp_cnn_fu_1844_weight_3_2_3_we0,
        weight_3_2_3_d0 => grp_cnn_fu_1844_weight_3_2_3_d0,
        weight_3_2_3_q0 => weight_88_q0,
        weight_3_2_4_address0 => grp_cnn_fu_1844_weight_3_2_4_address0,
        weight_3_2_4_ce0 => grp_cnn_fu_1844_weight_3_2_4_ce0,
        weight_3_2_4_we0 => grp_cnn_fu_1844_weight_3_2_4_we0,
        weight_3_2_4_d0 => grp_cnn_fu_1844_weight_3_2_4_d0,
        weight_3_2_4_q0 => weight_89_q0,
        weight_3_3_0_address0 => grp_cnn_fu_1844_weight_3_3_0_address0,
        weight_3_3_0_ce0 => grp_cnn_fu_1844_weight_3_3_0_ce0,
        weight_3_3_0_we0 => grp_cnn_fu_1844_weight_3_3_0_we0,
        weight_3_3_0_d0 => grp_cnn_fu_1844_weight_3_3_0_d0,
        weight_3_3_0_q0 => weight_90_q0,
        weight_3_3_1_address0 => grp_cnn_fu_1844_weight_3_3_1_address0,
        weight_3_3_1_ce0 => grp_cnn_fu_1844_weight_3_3_1_ce0,
        weight_3_3_1_we0 => grp_cnn_fu_1844_weight_3_3_1_we0,
        weight_3_3_1_d0 => grp_cnn_fu_1844_weight_3_3_1_d0,
        weight_3_3_1_q0 => weight_91_q0,
        weight_3_3_2_address0 => grp_cnn_fu_1844_weight_3_3_2_address0,
        weight_3_3_2_ce0 => grp_cnn_fu_1844_weight_3_3_2_ce0,
        weight_3_3_2_we0 => grp_cnn_fu_1844_weight_3_3_2_we0,
        weight_3_3_2_d0 => grp_cnn_fu_1844_weight_3_3_2_d0,
        weight_3_3_2_q0 => weight_92_q0,
        weight_3_3_3_address0 => grp_cnn_fu_1844_weight_3_3_3_address0,
        weight_3_3_3_ce0 => grp_cnn_fu_1844_weight_3_3_3_ce0,
        weight_3_3_3_we0 => grp_cnn_fu_1844_weight_3_3_3_we0,
        weight_3_3_3_d0 => grp_cnn_fu_1844_weight_3_3_3_d0,
        weight_3_3_3_q0 => weight_93_q0,
        weight_3_3_4_address0 => grp_cnn_fu_1844_weight_3_3_4_address0,
        weight_3_3_4_ce0 => grp_cnn_fu_1844_weight_3_3_4_ce0,
        weight_3_3_4_we0 => grp_cnn_fu_1844_weight_3_3_4_we0,
        weight_3_3_4_d0 => grp_cnn_fu_1844_weight_3_3_4_d0,
        weight_3_3_4_q0 => weight_94_q0,
        weight_3_4_0_address0 => grp_cnn_fu_1844_weight_3_4_0_address0,
        weight_3_4_0_ce0 => grp_cnn_fu_1844_weight_3_4_0_ce0,
        weight_3_4_0_we0 => grp_cnn_fu_1844_weight_3_4_0_we0,
        weight_3_4_0_d0 => grp_cnn_fu_1844_weight_3_4_0_d0,
        weight_3_4_0_q0 => weight_95_q0,
        weight_3_4_1_address0 => grp_cnn_fu_1844_weight_3_4_1_address0,
        weight_3_4_1_ce0 => grp_cnn_fu_1844_weight_3_4_1_ce0,
        weight_3_4_1_we0 => grp_cnn_fu_1844_weight_3_4_1_we0,
        weight_3_4_1_d0 => grp_cnn_fu_1844_weight_3_4_1_d0,
        weight_3_4_1_q0 => weight_96_q0,
        weight_3_4_2_address0 => grp_cnn_fu_1844_weight_3_4_2_address0,
        weight_3_4_2_ce0 => grp_cnn_fu_1844_weight_3_4_2_ce0,
        weight_3_4_2_we0 => grp_cnn_fu_1844_weight_3_4_2_we0,
        weight_3_4_2_d0 => grp_cnn_fu_1844_weight_3_4_2_d0,
        weight_3_4_2_q0 => weight_97_q0,
        weight_3_4_3_address0 => grp_cnn_fu_1844_weight_3_4_3_address0,
        weight_3_4_3_ce0 => grp_cnn_fu_1844_weight_3_4_3_ce0,
        weight_3_4_3_we0 => grp_cnn_fu_1844_weight_3_4_3_we0,
        weight_3_4_3_d0 => grp_cnn_fu_1844_weight_3_4_3_d0,
        weight_3_4_3_q0 => weight_98_q0,
        weight_3_4_4_address0 => grp_cnn_fu_1844_weight_3_4_4_address0,
        weight_3_4_4_ce0 => grp_cnn_fu_1844_weight_3_4_4_ce0,
        weight_3_4_4_we0 => grp_cnn_fu_1844_weight_3_4_4_we0,
        weight_3_4_4_d0 => grp_cnn_fu_1844_weight_3_4_4_d0,
        weight_3_4_4_q0 => weight_99_q0,
        weight_4_0_0_address0 => grp_cnn_fu_1844_weight_4_0_0_address0,
        weight_4_0_0_ce0 => grp_cnn_fu_1844_weight_4_0_0_ce0,
        weight_4_0_0_we0 => grp_cnn_fu_1844_weight_4_0_0_we0,
        weight_4_0_0_d0 => grp_cnn_fu_1844_weight_4_0_0_d0,
        weight_4_0_0_q0 => weight_100_q0,
        weight_4_0_1_address0 => grp_cnn_fu_1844_weight_4_0_1_address0,
        weight_4_0_1_ce0 => grp_cnn_fu_1844_weight_4_0_1_ce0,
        weight_4_0_1_we0 => grp_cnn_fu_1844_weight_4_0_1_we0,
        weight_4_0_1_d0 => grp_cnn_fu_1844_weight_4_0_1_d0,
        weight_4_0_1_q0 => weight_101_q0,
        weight_4_0_2_address0 => grp_cnn_fu_1844_weight_4_0_2_address0,
        weight_4_0_2_ce0 => grp_cnn_fu_1844_weight_4_0_2_ce0,
        weight_4_0_2_we0 => grp_cnn_fu_1844_weight_4_0_2_we0,
        weight_4_0_2_d0 => grp_cnn_fu_1844_weight_4_0_2_d0,
        weight_4_0_2_q0 => weight_102_q0,
        weight_4_0_3_address0 => grp_cnn_fu_1844_weight_4_0_3_address0,
        weight_4_0_3_ce0 => grp_cnn_fu_1844_weight_4_0_3_ce0,
        weight_4_0_3_we0 => grp_cnn_fu_1844_weight_4_0_3_we0,
        weight_4_0_3_d0 => grp_cnn_fu_1844_weight_4_0_3_d0,
        weight_4_0_3_q0 => weight_103_q0,
        weight_4_0_4_address0 => grp_cnn_fu_1844_weight_4_0_4_address0,
        weight_4_0_4_ce0 => grp_cnn_fu_1844_weight_4_0_4_ce0,
        weight_4_0_4_we0 => grp_cnn_fu_1844_weight_4_0_4_we0,
        weight_4_0_4_d0 => grp_cnn_fu_1844_weight_4_0_4_d0,
        weight_4_0_4_q0 => weight_104_q0,
        weight_4_1_0_address0 => grp_cnn_fu_1844_weight_4_1_0_address0,
        weight_4_1_0_ce0 => grp_cnn_fu_1844_weight_4_1_0_ce0,
        weight_4_1_0_we0 => grp_cnn_fu_1844_weight_4_1_0_we0,
        weight_4_1_0_d0 => grp_cnn_fu_1844_weight_4_1_0_d0,
        weight_4_1_0_q0 => weight_105_q0,
        weight_4_1_1_address0 => grp_cnn_fu_1844_weight_4_1_1_address0,
        weight_4_1_1_ce0 => grp_cnn_fu_1844_weight_4_1_1_ce0,
        weight_4_1_1_we0 => grp_cnn_fu_1844_weight_4_1_1_we0,
        weight_4_1_1_d0 => grp_cnn_fu_1844_weight_4_1_1_d0,
        weight_4_1_1_q0 => weight_106_q0,
        weight_4_1_2_address0 => grp_cnn_fu_1844_weight_4_1_2_address0,
        weight_4_1_2_ce0 => grp_cnn_fu_1844_weight_4_1_2_ce0,
        weight_4_1_2_we0 => grp_cnn_fu_1844_weight_4_1_2_we0,
        weight_4_1_2_d0 => grp_cnn_fu_1844_weight_4_1_2_d0,
        weight_4_1_2_q0 => weight_107_q0,
        weight_4_1_3_address0 => grp_cnn_fu_1844_weight_4_1_3_address0,
        weight_4_1_3_ce0 => grp_cnn_fu_1844_weight_4_1_3_ce0,
        weight_4_1_3_we0 => grp_cnn_fu_1844_weight_4_1_3_we0,
        weight_4_1_3_d0 => grp_cnn_fu_1844_weight_4_1_3_d0,
        weight_4_1_3_q0 => weight_108_q0,
        weight_4_1_4_address0 => grp_cnn_fu_1844_weight_4_1_4_address0,
        weight_4_1_4_ce0 => grp_cnn_fu_1844_weight_4_1_4_ce0,
        weight_4_1_4_we0 => grp_cnn_fu_1844_weight_4_1_4_we0,
        weight_4_1_4_d0 => grp_cnn_fu_1844_weight_4_1_4_d0,
        weight_4_1_4_q0 => weight_109_q0,
        weight_4_2_0_address0 => grp_cnn_fu_1844_weight_4_2_0_address0,
        weight_4_2_0_ce0 => grp_cnn_fu_1844_weight_4_2_0_ce0,
        weight_4_2_0_we0 => grp_cnn_fu_1844_weight_4_2_0_we0,
        weight_4_2_0_d0 => grp_cnn_fu_1844_weight_4_2_0_d0,
        weight_4_2_0_q0 => weight_110_q0,
        weight_4_2_1_address0 => grp_cnn_fu_1844_weight_4_2_1_address0,
        weight_4_2_1_ce0 => grp_cnn_fu_1844_weight_4_2_1_ce0,
        weight_4_2_1_we0 => grp_cnn_fu_1844_weight_4_2_1_we0,
        weight_4_2_1_d0 => grp_cnn_fu_1844_weight_4_2_1_d0,
        weight_4_2_1_q0 => weight_111_q0,
        weight_4_2_2_address0 => grp_cnn_fu_1844_weight_4_2_2_address0,
        weight_4_2_2_ce0 => grp_cnn_fu_1844_weight_4_2_2_ce0,
        weight_4_2_2_we0 => grp_cnn_fu_1844_weight_4_2_2_we0,
        weight_4_2_2_d0 => grp_cnn_fu_1844_weight_4_2_2_d0,
        weight_4_2_2_q0 => weight_112_q0,
        weight_4_2_3_address0 => grp_cnn_fu_1844_weight_4_2_3_address0,
        weight_4_2_3_ce0 => grp_cnn_fu_1844_weight_4_2_3_ce0,
        weight_4_2_3_we0 => grp_cnn_fu_1844_weight_4_2_3_we0,
        weight_4_2_3_d0 => grp_cnn_fu_1844_weight_4_2_3_d0,
        weight_4_2_3_q0 => weight_113_q0,
        weight_4_2_4_address0 => grp_cnn_fu_1844_weight_4_2_4_address0,
        weight_4_2_4_ce0 => grp_cnn_fu_1844_weight_4_2_4_ce0,
        weight_4_2_4_we0 => grp_cnn_fu_1844_weight_4_2_4_we0,
        weight_4_2_4_d0 => grp_cnn_fu_1844_weight_4_2_4_d0,
        weight_4_2_4_q0 => weight_114_q0,
        weight_4_3_0_address0 => grp_cnn_fu_1844_weight_4_3_0_address0,
        weight_4_3_0_ce0 => grp_cnn_fu_1844_weight_4_3_0_ce0,
        weight_4_3_0_we0 => grp_cnn_fu_1844_weight_4_3_0_we0,
        weight_4_3_0_d0 => grp_cnn_fu_1844_weight_4_3_0_d0,
        weight_4_3_0_q0 => weight_115_q0,
        weight_4_3_1_address0 => grp_cnn_fu_1844_weight_4_3_1_address0,
        weight_4_3_1_ce0 => grp_cnn_fu_1844_weight_4_3_1_ce0,
        weight_4_3_1_we0 => grp_cnn_fu_1844_weight_4_3_1_we0,
        weight_4_3_1_d0 => grp_cnn_fu_1844_weight_4_3_1_d0,
        weight_4_3_1_q0 => weight_116_q0,
        weight_4_3_2_address0 => grp_cnn_fu_1844_weight_4_3_2_address0,
        weight_4_3_2_ce0 => grp_cnn_fu_1844_weight_4_3_2_ce0,
        weight_4_3_2_we0 => grp_cnn_fu_1844_weight_4_3_2_we0,
        weight_4_3_2_d0 => grp_cnn_fu_1844_weight_4_3_2_d0,
        weight_4_3_2_q0 => weight_117_q0,
        weight_4_3_3_address0 => grp_cnn_fu_1844_weight_4_3_3_address0,
        weight_4_3_3_ce0 => grp_cnn_fu_1844_weight_4_3_3_ce0,
        weight_4_3_3_we0 => grp_cnn_fu_1844_weight_4_3_3_we0,
        weight_4_3_3_d0 => grp_cnn_fu_1844_weight_4_3_3_d0,
        weight_4_3_3_q0 => weight_118_q0,
        weight_4_3_4_address0 => grp_cnn_fu_1844_weight_4_3_4_address0,
        weight_4_3_4_ce0 => grp_cnn_fu_1844_weight_4_3_4_ce0,
        weight_4_3_4_we0 => grp_cnn_fu_1844_weight_4_3_4_we0,
        weight_4_3_4_d0 => grp_cnn_fu_1844_weight_4_3_4_d0,
        weight_4_3_4_q0 => weight_119_q0,
        weight_4_4_0_address0 => grp_cnn_fu_1844_weight_4_4_0_address0,
        weight_4_4_0_ce0 => grp_cnn_fu_1844_weight_4_4_0_ce0,
        weight_4_4_0_we0 => grp_cnn_fu_1844_weight_4_4_0_we0,
        weight_4_4_0_d0 => grp_cnn_fu_1844_weight_4_4_0_d0,
        weight_4_4_0_q0 => weight_120_q0,
        weight_4_4_1_address0 => grp_cnn_fu_1844_weight_4_4_1_address0,
        weight_4_4_1_ce0 => grp_cnn_fu_1844_weight_4_4_1_ce0,
        weight_4_4_1_we0 => grp_cnn_fu_1844_weight_4_4_1_we0,
        weight_4_4_1_d0 => grp_cnn_fu_1844_weight_4_4_1_d0,
        weight_4_4_1_q0 => weight_121_q0,
        weight_4_4_2_address0 => grp_cnn_fu_1844_weight_4_4_2_address0,
        weight_4_4_2_ce0 => grp_cnn_fu_1844_weight_4_4_2_ce0,
        weight_4_4_2_we0 => grp_cnn_fu_1844_weight_4_4_2_we0,
        weight_4_4_2_d0 => grp_cnn_fu_1844_weight_4_4_2_d0,
        weight_4_4_2_q0 => weight_122_q0,
        weight_4_4_3_address0 => grp_cnn_fu_1844_weight_4_4_3_address0,
        weight_4_4_3_ce0 => grp_cnn_fu_1844_weight_4_4_3_ce0,
        weight_4_4_3_we0 => grp_cnn_fu_1844_weight_4_4_3_we0,
        weight_4_4_3_d0 => grp_cnn_fu_1844_weight_4_4_3_d0,
        weight_4_4_3_q0 => weight_123_q0,
        weight_4_4_4_address0 => grp_cnn_fu_1844_weight_4_4_4_address0,
        weight_4_4_4_ce0 => grp_cnn_fu_1844_weight_4_4_4_ce0,
        weight_4_4_4_we0 => grp_cnn_fu_1844_weight_4_4_4_we0,
        weight_4_4_4_d0 => grp_cnn_fu_1844_weight_4_4_4_d0,
        weight_4_4_4_q0 => weight_124_q0,
        weight_5_0_0_address0 => grp_cnn_fu_1844_weight_5_0_0_address0,
        weight_5_0_0_ce0 => grp_cnn_fu_1844_weight_5_0_0_ce0,
        weight_5_0_0_we0 => grp_cnn_fu_1844_weight_5_0_0_we0,
        weight_5_0_0_d0 => grp_cnn_fu_1844_weight_5_0_0_d0,
        weight_5_0_0_q0 => weight_125_q0,
        weight_5_0_1_address0 => grp_cnn_fu_1844_weight_5_0_1_address0,
        weight_5_0_1_ce0 => grp_cnn_fu_1844_weight_5_0_1_ce0,
        weight_5_0_1_we0 => grp_cnn_fu_1844_weight_5_0_1_we0,
        weight_5_0_1_d0 => grp_cnn_fu_1844_weight_5_0_1_d0,
        weight_5_0_1_q0 => weight_126_q0,
        weight_5_0_2_address0 => grp_cnn_fu_1844_weight_5_0_2_address0,
        weight_5_0_2_ce0 => grp_cnn_fu_1844_weight_5_0_2_ce0,
        weight_5_0_2_we0 => grp_cnn_fu_1844_weight_5_0_2_we0,
        weight_5_0_2_d0 => grp_cnn_fu_1844_weight_5_0_2_d0,
        weight_5_0_2_q0 => weight_127_q0,
        weight_5_0_3_address0 => grp_cnn_fu_1844_weight_5_0_3_address0,
        weight_5_0_3_ce0 => grp_cnn_fu_1844_weight_5_0_3_ce0,
        weight_5_0_3_we0 => grp_cnn_fu_1844_weight_5_0_3_we0,
        weight_5_0_3_d0 => grp_cnn_fu_1844_weight_5_0_3_d0,
        weight_5_0_3_q0 => weight_128_q0,
        weight_5_0_4_address0 => grp_cnn_fu_1844_weight_5_0_4_address0,
        weight_5_0_4_ce0 => grp_cnn_fu_1844_weight_5_0_4_ce0,
        weight_5_0_4_we0 => grp_cnn_fu_1844_weight_5_0_4_we0,
        weight_5_0_4_d0 => grp_cnn_fu_1844_weight_5_0_4_d0,
        weight_5_0_4_q0 => weight_129_q0,
        weight_5_1_0_address0 => grp_cnn_fu_1844_weight_5_1_0_address0,
        weight_5_1_0_ce0 => grp_cnn_fu_1844_weight_5_1_0_ce0,
        weight_5_1_0_we0 => grp_cnn_fu_1844_weight_5_1_0_we0,
        weight_5_1_0_d0 => grp_cnn_fu_1844_weight_5_1_0_d0,
        weight_5_1_0_q0 => weight_130_q0,
        weight_5_1_1_address0 => grp_cnn_fu_1844_weight_5_1_1_address0,
        weight_5_1_1_ce0 => grp_cnn_fu_1844_weight_5_1_1_ce0,
        weight_5_1_1_we0 => grp_cnn_fu_1844_weight_5_1_1_we0,
        weight_5_1_1_d0 => grp_cnn_fu_1844_weight_5_1_1_d0,
        weight_5_1_1_q0 => weight_131_q0,
        weight_5_1_2_address0 => grp_cnn_fu_1844_weight_5_1_2_address0,
        weight_5_1_2_ce0 => grp_cnn_fu_1844_weight_5_1_2_ce0,
        weight_5_1_2_we0 => grp_cnn_fu_1844_weight_5_1_2_we0,
        weight_5_1_2_d0 => grp_cnn_fu_1844_weight_5_1_2_d0,
        weight_5_1_2_q0 => weight_132_q0,
        weight_5_1_3_address0 => grp_cnn_fu_1844_weight_5_1_3_address0,
        weight_5_1_3_ce0 => grp_cnn_fu_1844_weight_5_1_3_ce0,
        weight_5_1_3_we0 => grp_cnn_fu_1844_weight_5_1_3_we0,
        weight_5_1_3_d0 => grp_cnn_fu_1844_weight_5_1_3_d0,
        weight_5_1_3_q0 => weight_133_q0,
        weight_5_1_4_address0 => grp_cnn_fu_1844_weight_5_1_4_address0,
        weight_5_1_4_ce0 => grp_cnn_fu_1844_weight_5_1_4_ce0,
        weight_5_1_4_we0 => grp_cnn_fu_1844_weight_5_1_4_we0,
        weight_5_1_4_d0 => grp_cnn_fu_1844_weight_5_1_4_d0,
        weight_5_1_4_q0 => weight_134_q0,
        weight_5_2_0_address0 => grp_cnn_fu_1844_weight_5_2_0_address0,
        weight_5_2_0_ce0 => grp_cnn_fu_1844_weight_5_2_0_ce0,
        weight_5_2_0_we0 => grp_cnn_fu_1844_weight_5_2_0_we0,
        weight_5_2_0_d0 => grp_cnn_fu_1844_weight_5_2_0_d0,
        weight_5_2_0_q0 => weight_135_q0,
        weight_5_2_1_address0 => grp_cnn_fu_1844_weight_5_2_1_address0,
        weight_5_2_1_ce0 => grp_cnn_fu_1844_weight_5_2_1_ce0,
        weight_5_2_1_we0 => grp_cnn_fu_1844_weight_5_2_1_we0,
        weight_5_2_1_d0 => grp_cnn_fu_1844_weight_5_2_1_d0,
        weight_5_2_1_q0 => weight_136_q0,
        weight_5_2_2_address0 => grp_cnn_fu_1844_weight_5_2_2_address0,
        weight_5_2_2_ce0 => grp_cnn_fu_1844_weight_5_2_2_ce0,
        weight_5_2_2_we0 => grp_cnn_fu_1844_weight_5_2_2_we0,
        weight_5_2_2_d0 => grp_cnn_fu_1844_weight_5_2_2_d0,
        weight_5_2_2_q0 => weight_137_q0,
        weight_5_2_3_address0 => grp_cnn_fu_1844_weight_5_2_3_address0,
        weight_5_2_3_ce0 => grp_cnn_fu_1844_weight_5_2_3_ce0,
        weight_5_2_3_we0 => grp_cnn_fu_1844_weight_5_2_3_we0,
        weight_5_2_3_d0 => grp_cnn_fu_1844_weight_5_2_3_d0,
        weight_5_2_3_q0 => weight_138_q0,
        weight_5_2_4_address0 => grp_cnn_fu_1844_weight_5_2_4_address0,
        weight_5_2_4_ce0 => grp_cnn_fu_1844_weight_5_2_4_ce0,
        weight_5_2_4_we0 => grp_cnn_fu_1844_weight_5_2_4_we0,
        weight_5_2_4_d0 => grp_cnn_fu_1844_weight_5_2_4_d0,
        weight_5_2_4_q0 => weight_139_q0,
        weight_5_3_0_address0 => grp_cnn_fu_1844_weight_5_3_0_address0,
        weight_5_3_0_ce0 => grp_cnn_fu_1844_weight_5_3_0_ce0,
        weight_5_3_0_we0 => grp_cnn_fu_1844_weight_5_3_0_we0,
        weight_5_3_0_d0 => grp_cnn_fu_1844_weight_5_3_0_d0,
        weight_5_3_0_q0 => weight_140_q0,
        weight_5_3_1_address0 => grp_cnn_fu_1844_weight_5_3_1_address0,
        weight_5_3_1_ce0 => grp_cnn_fu_1844_weight_5_3_1_ce0,
        weight_5_3_1_we0 => grp_cnn_fu_1844_weight_5_3_1_we0,
        weight_5_3_1_d0 => grp_cnn_fu_1844_weight_5_3_1_d0,
        weight_5_3_1_q0 => weight_141_q0,
        weight_5_3_2_address0 => grp_cnn_fu_1844_weight_5_3_2_address0,
        weight_5_3_2_ce0 => grp_cnn_fu_1844_weight_5_3_2_ce0,
        weight_5_3_2_we0 => grp_cnn_fu_1844_weight_5_3_2_we0,
        weight_5_3_2_d0 => grp_cnn_fu_1844_weight_5_3_2_d0,
        weight_5_3_2_q0 => weight_142_q0,
        weight_5_3_3_address0 => grp_cnn_fu_1844_weight_5_3_3_address0,
        weight_5_3_3_ce0 => grp_cnn_fu_1844_weight_5_3_3_ce0,
        weight_5_3_3_we0 => grp_cnn_fu_1844_weight_5_3_3_we0,
        weight_5_3_3_d0 => grp_cnn_fu_1844_weight_5_3_3_d0,
        weight_5_3_3_q0 => weight_143_q0,
        weight_5_3_4_address0 => grp_cnn_fu_1844_weight_5_3_4_address0,
        weight_5_3_4_ce0 => grp_cnn_fu_1844_weight_5_3_4_ce0,
        weight_5_3_4_we0 => grp_cnn_fu_1844_weight_5_3_4_we0,
        weight_5_3_4_d0 => grp_cnn_fu_1844_weight_5_3_4_d0,
        weight_5_3_4_q0 => weight_144_q0,
        weight_5_4_0_address0 => grp_cnn_fu_1844_weight_5_4_0_address0,
        weight_5_4_0_ce0 => grp_cnn_fu_1844_weight_5_4_0_ce0,
        weight_5_4_0_we0 => grp_cnn_fu_1844_weight_5_4_0_we0,
        weight_5_4_0_d0 => grp_cnn_fu_1844_weight_5_4_0_d0,
        weight_5_4_0_q0 => weight_145_q0,
        weight_5_4_1_address0 => grp_cnn_fu_1844_weight_5_4_1_address0,
        weight_5_4_1_ce0 => grp_cnn_fu_1844_weight_5_4_1_ce0,
        weight_5_4_1_we0 => grp_cnn_fu_1844_weight_5_4_1_we0,
        weight_5_4_1_d0 => grp_cnn_fu_1844_weight_5_4_1_d0,
        weight_5_4_1_q0 => weight_146_q0,
        weight_5_4_2_address0 => grp_cnn_fu_1844_weight_5_4_2_address0,
        weight_5_4_2_ce0 => grp_cnn_fu_1844_weight_5_4_2_ce0,
        weight_5_4_2_we0 => grp_cnn_fu_1844_weight_5_4_2_we0,
        weight_5_4_2_d0 => grp_cnn_fu_1844_weight_5_4_2_d0,
        weight_5_4_2_q0 => weight_147_q0,
        weight_5_4_3_address0 => grp_cnn_fu_1844_weight_5_4_3_address0,
        weight_5_4_3_ce0 => grp_cnn_fu_1844_weight_5_4_3_ce0,
        weight_5_4_3_we0 => grp_cnn_fu_1844_weight_5_4_3_we0,
        weight_5_4_3_d0 => grp_cnn_fu_1844_weight_5_4_3_d0,
        weight_5_4_3_q0 => weight_148_q0,
        weight_5_4_4_address0 => grp_cnn_fu_1844_weight_5_4_4_address0,
        weight_5_4_4_ce0 => grp_cnn_fu_1844_weight_5_4_4_ce0,
        weight_5_4_4_we0 => grp_cnn_fu_1844_weight_5_4_4_we0,
        weight_5_4_4_d0 => grp_cnn_fu_1844_weight_5_4_4_d0,
        weight_5_4_4_q0 => weight_149_q0,
        weight_6_0_0_address0 => grp_cnn_fu_1844_weight_6_0_0_address0,
        weight_6_0_0_ce0 => grp_cnn_fu_1844_weight_6_0_0_ce0,
        weight_6_0_0_we0 => grp_cnn_fu_1844_weight_6_0_0_we0,
        weight_6_0_0_d0 => grp_cnn_fu_1844_weight_6_0_0_d0,
        weight_6_0_0_q0 => weight_150_q0,
        weight_6_0_1_address0 => grp_cnn_fu_1844_weight_6_0_1_address0,
        weight_6_0_1_ce0 => grp_cnn_fu_1844_weight_6_0_1_ce0,
        weight_6_0_1_we0 => grp_cnn_fu_1844_weight_6_0_1_we0,
        weight_6_0_1_d0 => grp_cnn_fu_1844_weight_6_0_1_d0,
        weight_6_0_1_q0 => weight_151_q0,
        weight_6_0_2_address0 => grp_cnn_fu_1844_weight_6_0_2_address0,
        weight_6_0_2_ce0 => grp_cnn_fu_1844_weight_6_0_2_ce0,
        weight_6_0_2_we0 => grp_cnn_fu_1844_weight_6_0_2_we0,
        weight_6_0_2_d0 => grp_cnn_fu_1844_weight_6_0_2_d0,
        weight_6_0_2_q0 => weight_152_q0,
        weight_6_0_3_address0 => grp_cnn_fu_1844_weight_6_0_3_address0,
        weight_6_0_3_ce0 => grp_cnn_fu_1844_weight_6_0_3_ce0,
        weight_6_0_3_we0 => grp_cnn_fu_1844_weight_6_0_3_we0,
        weight_6_0_3_d0 => grp_cnn_fu_1844_weight_6_0_3_d0,
        weight_6_0_3_q0 => weight_153_q0,
        weight_6_0_4_address0 => grp_cnn_fu_1844_weight_6_0_4_address0,
        weight_6_0_4_ce0 => grp_cnn_fu_1844_weight_6_0_4_ce0,
        weight_6_0_4_we0 => grp_cnn_fu_1844_weight_6_0_4_we0,
        weight_6_0_4_d0 => grp_cnn_fu_1844_weight_6_0_4_d0,
        weight_6_0_4_q0 => weight_154_q0,
        weight_6_1_0_address0 => grp_cnn_fu_1844_weight_6_1_0_address0,
        weight_6_1_0_ce0 => grp_cnn_fu_1844_weight_6_1_0_ce0,
        weight_6_1_0_we0 => grp_cnn_fu_1844_weight_6_1_0_we0,
        weight_6_1_0_d0 => grp_cnn_fu_1844_weight_6_1_0_d0,
        weight_6_1_0_q0 => weight_155_q0,
        weight_6_1_1_address0 => grp_cnn_fu_1844_weight_6_1_1_address0,
        weight_6_1_1_ce0 => grp_cnn_fu_1844_weight_6_1_1_ce0,
        weight_6_1_1_we0 => grp_cnn_fu_1844_weight_6_1_1_we0,
        weight_6_1_1_d0 => grp_cnn_fu_1844_weight_6_1_1_d0,
        weight_6_1_1_q0 => weight_156_q0,
        weight_6_1_2_address0 => grp_cnn_fu_1844_weight_6_1_2_address0,
        weight_6_1_2_ce0 => grp_cnn_fu_1844_weight_6_1_2_ce0,
        weight_6_1_2_we0 => grp_cnn_fu_1844_weight_6_1_2_we0,
        weight_6_1_2_d0 => grp_cnn_fu_1844_weight_6_1_2_d0,
        weight_6_1_2_q0 => weight_157_q0,
        weight_6_1_3_address0 => grp_cnn_fu_1844_weight_6_1_3_address0,
        weight_6_1_3_ce0 => grp_cnn_fu_1844_weight_6_1_3_ce0,
        weight_6_1_3_we0 => grp_cnn_fu_1844_weight_6_1_3_we0,
        weight_6_1_3_d0 => grp_cnn_fu_1844_weight_6_1_3_d0,
        weight_6_1_3_q0 => weight_158_q0,
        weight_6_1_4_address0 => grp_cnn_fu_1844_weight_6_1_4_address0,
        weight_6_1_4_ce0 => grp_cnn_fu_1844_weight_6_1_4_ce0,
        weight_6_1_4_we0 => grp_cnn_fu_1844_weight_6_1_4_we0,
        weight_6_1_4_d0 => grp_cnn_fu_1844_weight_6_1_4_d0,
        weight_6_1_4_q0 => weight_159_q0,
        weight_6_2_0_address0 => grp_cnn_fu_1844_weight_6_2_0_address0,
        weight_6_2_0_ce0 => grp_cnn_fu_1844_weight_6_2_0_ce0,
        weight_6_2_0_we0 => grp_cnn_fu_1844_weight_6_2_0_we0,
        weight_6_2_0_d0 => grp_cnn_fu_1844_weight_6_2_0_d0,
        weight_6_2_0_q0 => weight_160_q0,
        weight_6_2_1_address0 => grp_cnn_fu_1844_weight_6_2_1_address0,
        weight_6_2_1_ce0 => grp_cnn_fu_1844_weight_6_2_1_ce0,
        weight_6_2_1_we0 => grp_cnn_fu_1844_weight_6_2_1_we0,
        weight_6_2_1_d0 => grp_cnn_fu_1844_weight_6_2_1_d0,
        weight_6_2_1_q0 => weight_161_q0,
        weight_6_2_2_address0 => grp_cnn_fu_1844_weight_6_2_2_address0,
        weight_6_2_2_ce0 => grp_cnn_fu_1844_weight_6_2_2_ce0,
        weight_6_2_2_we0 => grp_cnn_fu_1844_weight_6_2_2_we0,
        weight_6_2_2_d0 => grp_cnn_fu_1844_weight_6_2_2_d0,
        weight_6_2_2_q0 => weight_162_q0,
        weight_6_2_3_address0 => grp_cnn_fu_1844_weight_6_2_3_address0,
        weight_6_2_3_ce0 => grp_cnn_fu_1844_weight_6_2_3_ce0,
        weight_6_2_3_we0 => grp_cnn_fu_1844_weight_6_2_3_we0,
        weight_6_2_3_d0 => grp_cnn_fu_1844_weight_6_2_3_d0,
        weight_6_2_3_q0 => weight_163_q0,
        weight_6_2_4_address0 => grp_cnn_fu_1844_weight_6_2_4_address0,
        weight_6_2_4_ce0 => grp_cnn_fu_1844_weight_6_2_4_ce0,
        weight_6_2_4_we0 => grp_cnn_fu_1844_weight_6_2_4_we0,
        weight_6_2_4_d0 => grp_cnn_fu_1844_weight_6_2_4_d0,
        weight_6_2_4_q0 => weight_164_q0,
        weight_6_3_0_address0 => grp_cnn_fu_1844_weight_6_3_0_address0,
        weight_6_3_0_ce0 => grp_cnn_fu_1844_weight_6_3_0_ce0,
        weight_6_3_0_we0 => grp_cnn_fu_1844_weight_6_3_0_we0,
        weight_6_3_0_d0 => grp_cnn_fu_1844_weight_6_3_0_d0,
        weight_6_3_0_q0 => weight_165_q0,
        weight_6_3_1_address0 => grp_cnn_fu_1844_weight_6_3_1_address0,
        weight_6_3_1_ce0 => grp_cnn_fu_1844_weight_6_3_1_ce0,
        weight_6_3_1_we0 => grp_cnn_fu_1844_weight_6_3_1_we0,
        weight_6_3_1_d0 => grp_cnn_fu_1844_weight_6_3_1_d0,
        weight_6_3_1_q0 => weight_166_q0,
        weight_6_3_2_address0 => grp_cnn_fu_1844_weight_6_3_2_address0,
        weight_6_3_2_ce0 => grp_cnn_fu_1844_weight_6_3_2_ce0,
        weight_6_3_2_we0 => grp_cnn_fu_1844_weight_6_3_2_we0,
        weight_6_3_2_d0 => grp_cnn_fu_1844_weight_6_3_2_d0,
        weight_6_3_2_q0 => weight_167_q0,
        weight_6_3_3_address0 => grp_cnn_fu_1844_weight_6_3_3_address0,
        weight_6_3_3_ce0 => grp_cnn_fu_1844_weight_6_3_3_ce0,
        weight_6_3_3_we0 => grp_cnn_fu_1844_weight_6_3_3_we0,
        weight_6_3_3_d0 => grp_cnn_fu_1844_weight_6_3_3_d0,
        weight_6_3_3_q0 => weight_168_q0,
        weight_6_3_4_address0 => grp_cnn_fu_1844_weight_6_3_4_address0,
        weight_6_3_4_ce0 => grp_cnn_fu_1844_weight_6_3_4_ce0,
        weight_6_3_4_we0 => grp_cnn_fu_1844_weight_6_3_4_we0,
        weight_6_3_4_d0 => grp_cnn_fu_1844_weight_6_3_4_d0,
        weight_6_3_4_q0 => weight_169_q0,
        weight_6_4_0_address0 => grp_cnn_fu_1844_weight_6_4_0_address0,
        weight_6_4_0_ce0 => grp_cnn_fu_1844_weight_6_4_0_ce0,
        weight_6_4_0_we0 => grp_cnn_fu_1844_weight_6_4_0_we0,
        weight_6_4_0_d0 => grp_cnn_fu_1844_weight_6_4_0_d0,
        weight_6_4_0_q0 => weight_170_q0,
        weight_6_4_1_address0 => grp_cnn_fu_1844_weight_6_4_1_address0,
        weight_6_4_1_ce0 => grp_cnn_fu_1844_weight_6_4_1_ce0,
        weight_6_4_1_we0 => grp_cnn_fu_1844_weight_6_4_1_we0,
        weight_6_4_1_d0 => grp_cnn_fu_1844_weight_6_4_1_d0,
        weight_6_4_1_q0 => weight_171_q0,
        weight_6_4_2_address0 => grp_cnn_fu_1844_weight_6_4_2_address0,
        weight_6_4_2_ce0 => grp_cnn_fu_1844_weight_6_4_2_ce0,
        weight_6_4_2_we0 => grp_cnn_fu_1844_weight_6_4_2_we0,
        weight_6_4_2_d0 => grp_cnn_fu_1844_weight_6_4_2_d0,
        weight_6_4_2_q0 => weight_172_q0,
        weight_6_4_3_address0 => grp_cnn_fu_1844_weight_6_4_3_address0,
        weight_6_4_3_ce0 => grp_cnn_fu_1844_weight_6_4_3_ce0,
        weight_6_4_3_we0 => grp_cnn_fu_1844_weight_6_4_3_we0,
        weight_6_4_3_d0 => grp_cnn_fu_1844_weight_6_4_3_d0,
        weight_6_4_3_q0 => weight_173_q0,
        weight_6_4_4_address0 => grp_cnn_fu_1844_weight_6_4_4_address0,
        weight_6_4_4_ce0 => grp_cnn_fu_1844_weight_6_4_4_ce0,
        weight_6_4_4_we0 => grp_cnn_fu_1844_weight_6_4_4_we0,
        weight_6_4_4_d0 => grp_cnn_fu_1844_weight_6_4_4_d0,
        weight_6_4_4_q0 => weight_174_q0,
        weight_7_0_0_address0 => grp_cnn_fu_1844_weight_7_0_0_address0,
        weight_7_0_0_ce0 => grp_cnn_fu_1844_weight_7_0_0_ce0,
        weight_7_0_0_we0 => grp_cnn_fu_1844_weight_7_0_0_we0,
        weight_7_0_0_d0 => grp_cnn_fu_1844_weight_7_0_0_d0,
        weight_7_0_0_q0 => weight_175_q0,
        weight_7_0_1_address0 => grp_cnn_fu_1844_weight_7_0_1_address0,
        weight_7_0_1_ce0 => grp_cnn_fu_1844_weight_7_0_1_ce0,
        weight_7_0_1_we0 => grp_cnn_fu_1844_weight_7_0_1_we0,
        weight_7_0_1_d0 => grp_cnn_fu_1844_weight_7_0_1_d0,
        weight_7_0_1_q0 => weight_176_q0,
        weight_7_0_2_address0 => grp_cnn_fu_1844_weight_7_0_2_address0,
        weight_7_0_2_ce0 => grp_cnn_fu_1844_weight_7_0_2_ce0,
        weight_7_0_2_we0 => grp_cnn_fu_1844_weight_7_0_2_we0,
        weight_7_0_2_d0 => grp_cnn_fu_1844_weight_7_0_2_d0,
        weight_7_0_2_q0 => weight_177_q0,
        weight_7_0_3_address0 => grp_cnn_fu_1844_weight_7_0_3_address0,
        weight_7_0_3_ce0 => grp_cnn_fu_1844_weight_7_0_3_ce0,
        weight_7_0_3_we0 => grp_cnn_fu_1844_weight_7_0_3_we0,
        weight_7_0_3_d0 => grp_cnn_fu_1844_weight_7_0_3_d0,
        weight_7_0_3_q0 => weight_178_q0,
        weight_7_0_4_address0 => grp_cnn_fu_1844_weight_7_0_4_address0,
        weight_7_0_4_ce0 => grp_cnn_fu_1844_weight_7_0_4_ce0,
        weight_7_0_4_we0 => grp_cnn_fu_1844_weight_7_0_4_we0,
        weight_7_0_4_d0 => grp_cnn_fu_1844_weight_7_0_4_d0,
        weight_7_0_4_q0 => weight_179_q0,
        weight_7_1_0_address0 => grp_cnn_fu_1844_weight_7_1_0_address0,
        weight_7_1_0_ce0 => grp_cnn_fu_1844_weight_7_1_0_ce0,
        weight_7_1_0_we0 => grp_cnn_fu_1844_weight_7_1_0_we0,
        weight_7_1_0_d0 => grp_cnn_fu_1844_weight_7_1_0_d0,
        weight_7_1_0_q0 => weight_180_q0,
        weight_7_1_1_address0 => grp_cnn_fu_1844_weight_7_1_1_address0,
        weight_7_1_1_ce0 => grp_cnn_fu_1844_weight_7_1_1_ce0,
        weight_7_1_1_we0 => grp_cnn_fu_1844_weight_7_1_1_we0,
        weight_7_1_1_d0 => grp_cnn_fu_1844_weight_7_1_1_d0,
        weight_7_1_1_q0 => weight_181_q0,
        weight_7_1_2_address0 => grp_cnn_fu_1844_weight_7_1_2_address0,
        weight_7_1_2_ce0 => grp_cnn_fu_1844_weight_7_1_2_ce0,
        weight_7_1_2_we0 => grp_cnn_fu_1844_weight_7_1_2_we0,
        weight_7_1_2_d0 => grp_cnn_fu_1844_weight_7_1_2_d0,
        weight_7_1_2_q0 => weight_182_q0,
        weight_7_1_3_address0 => grp_cnn_fu_1844_weight_7_1_3_address0,
        weight_7_1_3_ce0 => grp_cnn_fu_1844_weight_7_1_3_ce0,
        weight_7_1_3_we0 => grp_cnn_fu_1844_weight_7_1_3_we0,
        weight_7_1_3_d0 => grp_cnn_fu_1844_weight_7_1_3_d0,
        weight_7_1_3_q0 => weight_183_q0,
        weight_7_1_4_address0 => grp_cnn_fu_1844_weight_7_1_4_address0,
        weight_7_1_4_ce0 => grp_cnn_fu_1844_weight_7_1_4_ce0,
        weight_7_1_4_we0 => grp_cnn_fu_1844_weight_7_1_4_we0,
        weight_7_1_4_d0 => grp_cnn_fu_1844_weight_7_1_4_d0,
        weight_7_1_4_q0 => weight_184_q0,
        weight_7_2_0_address0 => grp_cnn_fu_1844_weight_7_2_0_address0,
        weight_7_2_0_ce0 => grp_cnn_fu_1844_weight_7_2_0_ce0,
        weight_7_2_0_we0 => grp_cnn_fu_1844_weight_7_2_0_we0,
        weight_7_2_0_d0 => grp_cnn_fu_1844_weight_7_2_0_d0,
        weight_7_2_0_q0 => weight_185_q0,
        weight_7_2_1_address0 => grp_cnn_fu_1844_weight_7_2_1_address0,
        weight_7_2_1_ce0 => grp_cnn_fu_1844_weight_7_2_1_ce0,
        weight_7_2_1_we0 => grp_cnn_fu_1844_weight_7_2_1_we0,
        weight_7_2_1_d0 => grp_cnn_fu_1844_weight_7_2_1_d0,
        weight_7_2_1_q0 => weight_186_q0,
        weight_7_2_2_address0 => grp_cnn_fu_1844_weight_7_2_2_address0,
        weight_7_2_2_ce0 => grp_cnn_fu_1844_weight_7_2_2_ce0,
        weight_7_2_2_we0 => grp_cnn_fu_1844_weight_7_2_2_we0,
        weight_7_2_2_d0 => grp_cnn_fu_1844_weight_7_2_2_d0,
        weight_7_2_2_q0 => weight_187_q0,
        weight_7_2_3_address0 => grp_cnn_fu_1844_weight_7_2_3_address0,
        weight_7_2_3_ce0 => grp_cnn_fu_1844_weight_7_2_3_ce0,
        weight_7_2_3_we0 => grp_cnn_fu_1844_weight_7_2_3_we0,
        weight_7_2_3_d0 => grp_cnn_fu_1844_weight_7_2_3_d0,
        weight_7_2_3_q0 => weight_188_q0,
        weight_7_2_4_address0 => grp_cnn_fu_1844_weight_7_2_4_address0,
        weight_7_2_4_ce0 => grp_cnn_fu_1844_weight_7_2_4_ce0,
        weight_7_2_4_we0 => grp_cnn_fu_1844_weight_7_2_4_we0,
        weight_7_2_4_d0 => grp_cnn_fu_1844_weight_7_2_4_d0,
        weight_7_2_4_q0 => weight_189_q0,
        weight_7_3_0_address0 => grp_cnn_fu_1844_weight_7_3_0_address0,
        weight_7_3_0_ce0 => grp_cnn_fu_1844_weight_7_3_0_ce0,
        weight_7_3_0_we0 => grp_cnn_fu_1844_weight_7_3_0_we0,
        weight_7_3_0_d0 => grp_cnn_fu_1844_weight_7_3_0_d0,
        weight_7_3_0_q0 => weight_190_q0,
        weight_7_3_1_address0 => grp_cnn_fu_1844_weight_7_3_1_address0,
        weight_7_3_1_ce0 => grp_cnn_fu_1844_weight_7_3_1_ce0,
        weight_7_3_1_we0 => grp_cnn_fu_1844_weight_7_3_1_we0,
        weight_7_3_1_d0 => grp_cnn_fu_1844_weight_7_3_1_d0,
        weight_7_3_1_q0 => weight_191_q0,
        weight_7_3_2_address0 => grp_cnn_fu_1844_weight_7_3_2_address0,
        weight_7_3_2_ce0 => grp_cnn_fu_1844_weight_7_3_2_ce0,
        weight_7_3_2_we0 => grp_cnn_fu_1844_weight_7_3_2_we0,
        weight_7_3_2_d0 => grp_cnn_fu_1844_weight_7_3_2_d0,
        weight_7_3_2_q0 => weight_192_q0,
        weight_7_3_3_address0 => grp_cnn_fu_1844_weight_7_3_3_address0,
        weight_7_3_3_ce0 => grp_cnn_fu_1844_weight_7_3_3_ce0,
        weight_7_3_3_we0 => grp_cnn_fu_1844_weight_7_3_3_we0,
        weight_7_3_3_d0 => grp_cnn_fu_1844_weight_7_3_3_d0,
        weight_7_3_3_q0 => weight_193_q0,
        weight_7_3_4_address0 => grp_cnn_fu_1844_weight_7_3_4_address0,
        weight_7_3_4_ce0 => grp_cnn_fu_1844_weight_7_3_4_ce0,
        weight_7_3_4_we0 => grp_cnn_fu_1844_weight_7_3_4_we0,
        weight_7_3_4_d0 => grp_cnn_fu_1844_weight_7_3_4_d0,
        weight_7_3_4_q0 => weight_194_q0,
        weight_7_4_0_address0 => grp_cnn_fu_1844_weight_7_4_0_address0,
        weight_7_4_0_ce0 => grp_cnn_fu_1844_weight_7_4_0_ce0,
        weight_7_4_0_we0 => grp_cnn_fu_1844_weight_7_4_0_we0,
        weight_7_4_0_d0 => grp_cnn_fu_1844_weight_7_4_0_d0,
        weight_7_4_0_q0 => weight_195_q0,
        weight_7_4_1_address0 => grp_cnn_fu_1844_weight_7_4_1_address0,
        weight_7_4_1_ce0 => grp_cnn_fu_1844_weight_7_4_1_ce0,
        weight_7_4_1_we0 => grp_cnn_fu_1844_weight_7_4_1_we0,
        weight_7_4_1_d0 => grp_cnn_fu_1844_weight_7_4_1_d0,
        weight_7_4_1_q0 => weight_196_q0,
        weight_7_4_2_address0 => grp_cnn_fu_1844_weight_7_4_2_address0,
        weight_7_4_2_ce0 => grp_cnn_fu_1844_weight_7_4_2_ce0,
        weight_7_4_2_we0 => grp_cnn_fu_1844_weight_7_4_2_we0,
        weight_7_4_2_d0 => grp_cnn_fu_1844_weight_7_4_2_d0,
        weight_7_4_2_q0 => weight_197_q0,
        weight_7_4_3_address0 => grp_cnn_fu_1844_weight_7_4_3_address0,
        weight_7_4_3_ce0 => grp_cnn_fu_1844_weight_7_4_3_ce0,
        weight_7_4_3_we0 => grp_cnn_fu_1844_weight_7_4_3_we0,
        weight_7_4_3_d0 => grp_cnn_fu_1844_weight_7_4_3_d0,
        weight_7_4_3_q0 => weight_198_q0,
        weight_7_4_4_address0 => grp_cnn_fu_1844_weight_7_4_4_address0,
        weight_7_4_4_ce0 => grp_cnn_fu_1844_weight_7_4_4_ce0,
        weight_7_4_4_we0 => grp_cnn_fu_1844_weight_7_4_4_we0,
        weight_7_4_4_d0 => grp_cnn_fu_1844_weight_7_4_4_d0,
        weight_7_4_4_q0 => weight_199_q0,
        weight_8_0_0_address0 => grp_cnn_fu_1844_weight_8_0_0_address0,
        weight_8_0_0_ce0 => grp_cnn_fu_1844_weight_8_0_0_ce0,
        weight_8_0_0_we0 => grp_cnn_fu_1844_weight_8_0_0_we0,
        weight_8_0_0_d0 => grp_cnn_fu_1844_weight_8_0_0_d0,
        weight_8_0_0_q0 => weight_200_q0,
        weight_8_0_1_address0 => grp_cnn_fu_1844_weight_8_0_1_address0,
        weight_8_0_1_ce0 => grp_cnn_fu_1844_weight_8_0_1_ce0,
        weight_8_0_1_we0 => grp_cnn_fu_1844_weight_8_0_1_we0,
        weight_8_0_1_d0 => grp_cnn_fu_1844_weight_8_0_1_d0,
        weight_8_0_1_q0 => weight_201_q0,
        weight_8_0_2_address0 => grp_cnn_fu_1844_weight_8_0_2_address0,
        weight_8_0_2_ce0 => grp_cnn_fu_1844_weight_8_0_2_ce0,
        weight_8_0_2_we0 => grp_cnn_fu_1844_weight_8_0_2_we0,
        weight_8_0_2_d0 => grp_cnn_fu_1844_weight_8_0_2_d0,
        weight_8_0_2_q0 => weight_202_q0,
        weight_8_0_3_address0 => grp_cnn_fu_1844_weight_8_0_3_address0,
        weight_8_0_3_ce0 => grp_cnn_fu_1844_weight_8_0_3_ce0,
        weight_8_0_3_we0 => grp_cnn_fu_1844_weight_8_0_3_we0,
        weight_8_0_3_d0 => grp_cnn_fu_1844_weight_8_0_3_d0,
        weight_8_0_3_q0 => weight_203_q0,
        weight_8_0_4_address0 => grp_cnn_fu_1844_weight_8_0_4_address0,
        weight_8_0_4_ce0 => grp_cnn_fu_1844_weight_8_0_4_ce0,
        weight_8_0_4_we0 => grp_cnn_fu_1844_weight_8_0_4_we0,
        weight_8_0_4_d0 => grp_cnn_fu_1844_weight_8_0_4_d0,
        weight_8_0_4_q0 => weight_204_q0,
        weight_8_1_0_address0 => grp_cnn_fu_1844_weight_8_1_0_address0,
        weight_8_1_0_ce0 => grp_cnn_fu_1844_weight_8_1_0_ce0,
        weight_8_1_0_we0 => grp_cnn_fu_1844_weight_8_1_0_we0,
        weight_8_1_0_d0 => grp_cnn_fu_1844_weight_8_1_0_d0,
        weight_8_1_0_q0 => weight_205_q0,
        weight_8_1_1_address0 => grp_cnn_fu_1844_weight_8_1_1_address0,
        weight_8_1_1_ce0 => grp_cnn_fu_1844_weight_8_1_1_ce0,
        weight_8_1_1_we0 => grp_cnn_fu_1844_weight_8_1_1_we0,
        weight_8_1_1_d0 => grp_cnn_fu_1844_weight_8_1_1_d0,
        weight_8_1_1_q0 => weight_206_q0,
        weight_8_1_2_address0 => grp_cnn_fu_1844_weight_8_1_2_address0,
        weight_8_1_2_ce0 => grp_cnn_fu_1844_weight_8_1_2_ce0,
        weight_8_1_2_we0 => grp_cnn_fu_1844_weight_8_1_2_we0,
        weight_8_1_2_d0 => grp_cnn_fu_1844_weight_8_1_2_d0,
        weight_8_1_2_q0 => weight_207_q0,
        weight_8_1_3_address0 => grp_cnn_fu_1844_weight_8_1_3_address0,
        weight_8_1_3_ce0 => grp_cnn_fu_1844_weight_8_1_3_ce0,
        weight_8_1_3_we0 => grp_cnn_fu_1844_weight_8_1_3_we0,
        weight_8_1_3_d0 => grp_cnn_fu_1844_weight_8_1_3_d0,
        weight_8_1_3_q0 => weight_208_q0,
        weight_8_1_4_address0 => grp_cnn_fu_1844_weight_8_1_4_address0,
        weight_8_1_4_ce0 => grp_cnn_fu_1844_weight_8_1_4_ce0,
        weight_8_1_4_we0 => grp_cnn_fu_1844_weight_8_1_4_we0,
        weight_8_1_4_d0 => grp_cnn_fu_1844_weight_8_1_4_d0,
        weight_8_1_4_q0 => weight_209_q0,
        weight_8_2_0_address0 => grp_cnn_fu_1844_weight_8_2_0_address0,
        weight_8_2_0_ce0 => grp_cnn_fu_1844_weight_8_2_0_ce0,
        weight_8_2_0_we0 => grp_cnn_fu_1844_weight_8_2_0_we0,
        weight_8_2_0_d0 => grp_cnn_fu_1844_weight_8_2_0_d0,
        weight_8_2_0_q0 => weight_210_q0,
        weight_8_2_1_address0 => grp_cnn_fu_1844_weight_8_2_1_address0,
        weight_8_2_1_ce0 => grp_cnn_fu_1844_weight_8_2_1_ce0,
        weight_8_2_1_we0 => grp_cnn_fu_1844_weight_8_2_1_we0,
        weight_8_2_1_d0 => grp_cnn_fu_1844_weight_8_2_1_d0,
        weight_8_2_1_q0 => weight_211_q0,
        weight_8_2_2_address0 => grp_cnn_fu_1844_weight_8_2_2_address0,
        weight_8_2_2_ce0 => grp_cnn_fu_1844_weight_8_2_2_ce0,
        weight_8_2_2_we0 => grp_cnn_fu_1844_weight_8_2_2_we0,
        weight_8_2_2_d0 => grp_cnn_fu_1844_weight_8_2_2_d0,
        weight_8_2_2_q0 => weight_212_q0,
        weight_8_2_3_address0 => grp_cnn_fu_1844_weight_8_2_3_address0,
        weight_8_2_3_ce0 => grp_cnn_fu_1844_weight_8_2_3_ce0,
        weight_8_2_3_we0 => grp_cnn_fu_1844_weight_8_2_3_we0,
        weight_8_2_3_d0 => grp_cnn_fu_1844_weight_8_2_3_d0,
        weight_8_2_3_q0 => weight_213_q0,
        weight_8_2_4_address0 => grp_cnn_fu_1844_weight_8_2_4_address0,
        weight_8_2_4_ce0 => grp_cnn_fu_1844_weight_8_2_4_ce0,
        weight_8_2_4_we0 => grp_cnn_fu_1844_weight_8_2_4_we0,
        weight_8_2_4_d0 => grp_cnn_fu_1844_weight_8_2_4_d0,
        weight_8_2_4_q0 => weight_214_q0,
        weight_8_3_0_address0 => grp_cnn_fu_1844_weight_8_3_0_address0,
        weight_8_3_0_ce0 => grp_cnn_fu_1844_weight_8_3_0_ce0,
        weight_8_3_0_we0 => grp_cnn_fu_1844_weight_8_3_0_we0,
        weight_8_3_0_d0 => grp_cnn_fu_1844_weight_8_3_0_d0,
        weight_8_3_0_q0 => weight_215_q0,
        weight_8_3_1_address0 => grp_cnn_fu_1844_weight_8_3_1_address0,
        weight_8_3_1_ce0 => grp_cnn_fu_1844_weight_8_3_1_ce0,
        weight_8_3_1_we0 => grp_cnn_fu_1844_weight_8_3_1_we0,
        weight_8_3_1_d0 => grp_cnn_fu_1844_weight_8_3_1_d0,
        weight_8_3_1_q0 => weight_216_q0,
        weight_8_3_2_address0 => grp_cnn_fu_1844_weight_8_3_2_address0,
        weight_8_3_2_ce0 => grp_cnn_fu_1844_weight_8_3_2_ce0,
        weight_8_3_2_we0 => grp_cnn_fu_1844_weight_8_3_2_we0,
        weight_8_3_2_d0 => grp_cnn_fu_1844_weight_8_3_2_d0,
        weight_8_3_2_q0 => weight_217_q0,
        weight_8_3_3_address0 => grp_cnn_fu_1844_weight_8_3_3_address0,
        weight_8_3_3_ce0 => grp_cnn_fu_1844_weight_8_3_3_ce0,
        weight_8_3_3_we0 => grp_cnn_fu_1844_weight_8_3_3_we0,
        weight_8_3_3_d0 => grp_cnn_fu_1844_weight_8_3_3_d0,
        weight_8_3_3_q0 => weight_218_q0,
        weight_8_3_4_address0 => grp_cnn_fu_1844_weight_8_3_4_address0,
        weight_8_3_4_ce0 => grp_cnn_fu_1844_weight_8_3_4_ce0,
        weight_8_3_4_we0 => grp_cnn_fu_1844_weight_8_3_4_we0,
        weight_8_3_4_d0 => grp_cnn_fu_1844_weight_8_3_4_d0,
        weight_8_3_4_q0 => weight_219_q0,
        weight_8_4_0_address0 => grp_cnn_fu_1844_weight_8_4_0_address0,
        weight_8_4_0_ce0 => grp_cnn_fu_1844_weight_8_4_0_ce0,
        weight_8_4_0_we0 => grp_cnn_fu_1844_weight_8_4_0_we0,
        weight_8_4_0_d0 => grp_cnn_fu_1844_weight_8_4_0_d0,
        weight_8_4_0_q0 => weight_220_q0,
        weight_8_4_1_address0 => grp_cnn_fu_1844_weight_8_4_1_address0,
        weight_8_4_1_ce0 => grp_cnn_fu_1844_weight_8_4_1_ce0,
        weight_8_4_1_we0 => grp_cnn_fu_1844_weight_8_4_1_we0,
        weight_8_4_1_d0 => grp_cnn_fu_1844_weight_8_4_1_d0,
        weight_8_4_1_q0 => weight_221_q0,
        weight_8_4_2_address0 => grp_cnn_fu_1844_weight_8_4_2_address0,
        weight_8_4_2_ce0 => grp_cnn_fu_1844_weight_8_4_2_ce0,
        weight_8_4_2_we0 => grp_cnn_fu_1844_weight_8_4_2_we0,
        weight_8_4_2_d0 => grp_cnn_fu_1844_weight_8_4_2_d0,
        weight_8_4_2_q0 => weight_222_q0,
        weight_8_4_3_address0 => grp_cnn_fu_1844_weight_8_4_3_address0,
        weight_8_4_3_ce0 => grp_cnn_fu_1844_weight_8_4_3_ce0,
        weight_8_4_3_we0 => grp_cnn_fu_1844_weight_8_4_3_we0,
        weight_8_4_3_d0 => grp_cnn_fu_1844_weight_8_4_3_d0,
        weight_8_4_3_q0 => weight_223_q0,
        weight_8_4_4_address0 => grp_cnn_fu_1844_weight_8_4_4_address0,
        weight_8_4_4_ce0 => grp_cnn_fu_1844_weight_8_4_4_ce0,
        weight_8_4_4_we0 => grp_cnn_fu_1844_weight_8_4_4_we0,
        weight_8_4_4_d0 => grp_cnn_fu_1844_weight_8_4_4_d0,
        weight_8_4_4_q0 => weight_224_q0,
        weight_9_0_0_address0 => grp_cnn_fu_1844_weight_9_0_0_address0,
        weight_9_0_0_ce0 => grp_cnn_fu_1844_weight_9_0_0_ce0,
        weight_9_0_0_we0 => grp_cnn_fu_1844_weight_9_0_0_we0,
        weight_9_0_0_d0 => grp_cnn_fu_1844_weight_9_0_0_d0,
        weight_9_0_0_q0 => weight_225_q0,
        weight_9_0_1_address0 => grp_cnn_fu_1844_weight_9_0_1_address0,
        weight_9_0_1_ce0 => grp_cnn_fu_1844_weight_9_0_1_ce0,
        weight_9_0_1_we0 => grp_cnn_fu_1844_weight_9_0_1_we0,
        weight_9_0_1_d0 => grp_cnn_fu_1844_weight_9_0_1_d0,
        weight_9_0_1_q0 => weight_226_q0,
        weight_9_0_2_address0 => grp_cnn_fu_1844_weight_9_0_2_address0,
        weight_9_0_2_ce0 => grp_cnn_fu_1844_weight_9_0_2_ce0,
        weight_9_0_2_we0 => grp_cnn_fu_1844_weight_9_0_2_we0,
        weight_9_0_2_d0 => grp_cnn_fu_1844_weight_9_0_2_d0,
        weight_9_0_2_q0 => weight_227_q0,
        weight_9_0_3_address0 => grp_cnn_fu_1844_weight_9_0_3_address0,
        weight_9_0_3_ce0 => grp_cnn_fu_1844_weight_9_0_3_ce0,
        weight_9_0_3_we0 => grp_cnn_fu_1844_weight_9_0_3_we0,
        weight_9_0_3_d0 => grp_cnn_fu_1844_weight_9_0_3_d0,
        weight_9_0_3_q0 => weight_228_q0,
        weight_9_0_4_address0 => grp_cnn_fu_1844_weight_9_0_4_address0,
        weight_9_0_4_ce0 => grp_cnn_fu_1844_weight_9_0_4_ce0,
        weight_9_0_4_we0 => grp_cnn_fu_1844_weight_9_0_4_we0,
        weight_9_0_4_d0 => grp_cnn_fu_1844_weight_9_0_4_d0,
        weight_9_0_4_q0 => weight_229_q0,
        weight_9_1_0_address0 => grp_cnn_fu_1844_weight_9_1_0_address0,
        weight_9_1_0_ce0 => grp_cnn_fu_1844_weight_9_1_0_ce0,
        weight_9_1_0_we0 => grp_cnn_fu_1844_weight_9_1_0_we0,
        weight_9_1_0_d0 => grp_cnn_fu_1844_weight_9_1_0_d0,
        weight_9_1_0_q0 => weight_230_q0,
        weight_9_1_1_address0 => grp_cnn_fu_1844_weight_9_1_1_address0,
        weight_9_1_1_ce0 => grp_cnn_fu_1844_weight_9_1_1_ce0,
        weight_9_1_1_we0 => grp_cnn_fu_1844_weight_9_1_1_we0,
        weight_9_1_1_d0 => grp_cnn_fu_1844_weight_9_1_1_d0,
        weight_9_1_1_q0 => weight_231_q0,
        weight_9_1_2_address0 => grp_cnn_fu_1844_weight_9_1_2_address0,
        weight_9_1_2_ce0 => grp_cnn_fu_1844_weight_9_1_2_ce0,
        weight_9_1_2_we0 => grp_cnn_fu_1844_weight_9_1_2_we0,
        weight_9_1_2_d0 => grp_cnn_fu_1844_weight_9_1_2_d0,
        weight_9_1_2_q0 => weight_232_q0,
        weight_9_1_3_address0 => grp_cnn_fu_1844_weight_9_1_3_address0,
        weight_9_1_3_ce0 => grp_cnn_fu_1844_weight_9_1_3_ce0,
        weight_9_1_3_we0 => grp_cnn_fu_1844_weight_9_1_3_we0,
        weight_9_1_3_d0 => grp_cnn_fu_1844_weight_9_1_3_d0,
        weight_9_1_3_q0 => weight_233_q0,
        weight_9_1_4_address0 => grp_cnn_fu_1844_weight_9_1_4_address0,
        weight_9_1_4_ce0 => grp_cnn_fu_1844_weight_9_1_4_ce0,
        weight_9_1_4_we0 => grp_cnn_fu_1844_weight_9_1_4_we0,
        weight_9_1_4_d0 => grp_cnn_fu_1844_weight_9_1_4_d0,
        weight_9_1_4_q0 => weight_234_q0,
        weight_9_2_0_address0 => grp_cnn_fu_1844_weight_9_2_0_address0,
        weight_9_2_0_ce0 => grp_cnn_fu_1844_weight_9_2_0_ce0,
        weight_9_2_0_we0 => grp_cnn_fu_1844_weight_9_2_0_we0,
        weight_9_2_0_d0 => grp_cnn_fu_1844_weight_9_2_0_d0,
        weight_9_2_0_q0 => weight_235_q0,
        weight_9_2_1_address0 => grp_cnn_fu_1844_weight_9_2_1_address0,
        weight_9_2_1_ce0 => grp_cnn_fu_1844_weight_9_2_1_ce0,
        weight_9_2_1_we0 => grp_cnn_fu_1844_weight_9_2_1_we0,
        weight_9_2_1_d0 => grp_cnn_fu_1844_weight_9_2_1_d0,
        weight_9_2_1_q0 => weight_236_q0,
        weight_9_2_2_address0 => grp_cnn_fu_1844_weight_9_2_2_address0,
        weight_9_2_2_ce0 => grp_cnn_fu_1844_weight_9_2_2_ce0,
        weight_9_2_2_we0 => grp_cnn_fu_1844_weight_9_2_2_we0,
        weight_9_2_2_d0 => grp_cnn_fu_1844_weight_9_2_2_d0,
        weight_9_2_2_q0 => weight_237_q0,
        weight_9_2_3_address0 => grp_cnn_fu_1844_weight_9_2_3_address0,
        weight_9_2_3_ce0 => grp_cnn_fu_1844_weight_9_2_3_ce0,
        weight_9_2_3_we0 => grp_cnn_fu_1844_weight_9_2_3_we0,
        weight_9_2_3_d0 => grp_cnn_fu_1844_weight_9_2_3_d0,
        weight_9_2_3_q0 => weight_238_q0,
        weight_9_2_4_address0 => grp_cnn_fu_1844_weight_9_2_4_address0,
        weight_9_2_4_ce0 => grp_cnn_fu_1844_weight_9_2_4_ce0,
        weight_9_2_4_we0 => grp_cnn_fu_1844_weight_9_2_4_we0,
        weight_9_2_4_d0 => grp_cnn_fu_1844_weight_9_2_4_d0,
        weight_9_2_4_q0 => weight_239_q0,
        weight_9_3_0_address0 => grp_cnn_fu_1844_weight_9_3_0_address0,
        weight_9_3_0_ce0 => grp_cnn_fu_1844_weight_9_3_0_ce0,
        weight_9_3_0_we0 => grp_cnn_fu_1844_weight_9_3_0_we0,
        weight_9_3_0_d0 => grp_cnn_fu_1844_weight_9_3_0_d0,
        weight_9_3_0_q0 => weight_240_q0,
        weight_9_3_1_address0 => grp_cnn_fu_1844_weight_9_3_1_address0,
        weight_9_3_1_ce0 => grp_cnn_fu_1844_weight_9_3_1_ce0,
        weight_9_3_1_we0 => grp_cnn_fu_1844_weight_9_3_1_we0,
        weight_9_3_1_d0 => grp_cnn_fu_1844_weight_9_3_1_d0,
        weight_9_3_1_q0 => weight_241_q0,
        weight_9_3_2_address0 => grp_cnn_fu_1844_weight_9_3_2_address0,
        weight_9_3_2_ce0 => grp_cnn_fu_1844_weight_9_3_2_ce0,
        weight_9_3_2_we0 => grp_cnn_fu_1844_weight_9_3_2_we0,
        weight_9_3_2_d0 => grp_cnn_fu_1844_weight_9_3_2_d0,
        weight_9_3_2_q0 => weight_242_q0,
        weight_9_3_3_address0 => grp_cnn_fu_1844_weight_9_3_3_address0,
        weight_9_3_3_ce0 => grp_cnn_fu_1844_weight_9_3_3_ce0,
        weight_9_3_3_we0 => grp_cnn_fu_1844_weight_9_3_3_we0,
        weight_9_3_3_d0 => grp_cnn_fu_1844_weight_9_3_3_d0,
        weight_9_3_3_q0 => weight_243_q0,
        weight_9_3_4_address0 => grp_cnn_fu_1844_weight_9_3_4_address0,
        weight_9_3_4_ce0 => grp_cnn_fu_1844_weight_9_3_4_ce0,
        weight_9_3_4_we0 => grp_cnn_fu_1844_weight_9_3_4_we0,
        weight_9_3_4_d0 => grp_cnn_fu_1844_weight_9_3_4_d0,
        weight_9_3_4_q0 => weight_244_q0,
        weight_9_4_0_address0 => grp_cnn_fu_1844_weight_9_4_0_address0,
        weight_9_4_0_ce0 => grp_cnn_fu_1844_weight_9_4_0_ce0,
        weight_9_4_0_we0 => grp_cnn_fu_1844_weight_9_4_0_we0,
        weight_9_4_0_d0 => grp_cnn_fu_1844_weight_9_4_0_d0,
        weight_9_4_0_q0 => weight_245_q0,
        weight_9_4_1_address0 => grp_cnn_fu_1844_weight_9_4_1_address0,
        weight_9_4_1_ce0 => grp_cnn_fu_1844_weight_9_4_1_ce0,
        weight_9_4_1_we0 => grp_cnn_fu_1844_weight_9_4_1_we0,
        weight_9_4_1_d0 => grp_cnn_fu_1844_weight_9_4_1_d0,
        weight_9_4_1_q0 => weight_246_q0,
        weight_9_4_2_address0 => grp_cnn_fu_1844_weight_9_4_2_address0,
        weight_9_4_2_ce0 => grp_cnn_fu_1844_weight_9_4_2_ce0,
        weight_9_4_2_we0 => grp_cnn_fu_1844_weight_9_4_2_we0,
        weight_9_4_2_d0 => grp_cnn_fu_1844_weight_9_4_2_d0,
        weight_9_4_2_q0 => weight_247_q0,
        weight_9_4_3_address0 => grp_cnn_fu_1844_weight_9_4_3_address0,
        weight_9_4_3_ce0 => grp_cnn_fu_1844_weight_9_4_3_ce0,
        weight_9_4_3_we0 => grp_cnn_fu_1844_weight_9_4_3_we0,
        weight_9_4_3_d0 => grp_cnn_fu_1844_weight_9_4_3_d0,
        weight_9_4_3_q0 => weight_248_q0,
        weight_9_4_4_address0 => grp_cnn_fu_1844_weight_9_4_4_address0,
        weight_9_4_4_ce0 => grp_cnn_fu_1844_weight_9_4_4_ce0,
        weight_9_4_4_we0 => grp_cnn_fu_1844_weight_9_4_4_we0,
        weight_9_4_4_d0 => grp_cnn_fu_1844_weight_9_4_4_d0,
        weight_9_4_4_q0 => weight_249_q0,
        weight_10_0_0_address0 => grp_cnn_fu_1844_weight_10_0_0_address0,
        weight_10_0_0_ce0 => grp_cnn_fu_1844_weight_10_0_0_ce0,
        weight_10_0_0_we0 => grp_cnn_fu_1844_weight_10_0_0_we0,
        weight_10_0_0_d0 => grp_cnn_fu_1844_weight_10_0_0_d0,
        weight_10_0_0_q0 => weight_250_q0,
        weight_10_0_1_address0 => grp_cnn_fu_1844_weight_10_0_1_address0,
        weight_10_0_1_ce0 => grp_cnn_fu_1844_weight_10_0_1_ce0,
        weight_10_0_1_we0 => grp_cnn_fu_1844_weight_10_0_1_we0,
        weight_10_0_1_d0 => grp_cnn_fu_1844_weight_10_0_1_d0,
        weight_10_0_1_q0 => weight_251_q0,
        weight_10_0_2_address0 => grp_cnn_fu_1844_weight_10_0_2_address0,
        weight_10_0_2_ce0 => grp_cnn_fu_1844_weight_10_0_2_ce0,
        weight_10_0_2_we0 => grp_cnn_fu_1844_weight_10_0_2_we0,
        weight_10_0_2_d0 => grp_cnn_fu_1844_weight_10_0_2_d0,
        weight_10_0_2_q0 => weight_252_q0,
        weight_10_0_3_address0 => grp_cnn_fu_1844_weight_10_0_3_address0,
        weight_10_0_3_ce0 => grp_cnn_fu_1844_weight_10_0_3_ce0,
        weight_10_0_3_we0 => grp_cnn_fu_1844_weight_10_0_3_we0,
        weight_10_0_3_d0 => grp_cnn_fu_1844_weight_10_0_3_d0,
        weight_10_0_3_q0 => weight_253_q0,
        weight_10_0_4_address0 => grp_cnn_fu_1844_weight_10_0_4_address0,
        weight_10_0_4_ce0 => grp_cnn_fu_1844_weight_10_0_4_ce0,
        weight_10_0_4_we0 => grp_cnn_fu_1844_weight_10_0_4_we0,
        weight_10_0_4_d0 => grp_cnn_fu_1844_weight_10_0_4_d0,
        weight_10_0_4_q0 => weight_254_q0,
        weight_10_1_0_address0 => grp_cnn_fu_1844_weight_10_1_0_address0,
        weight_10_1_0_ce0 => grp_cnn_fu_1844_weight_10_1_0_ce0,
        weight_10_1_0_we0 => grp_cnn_fu_1844_weight_10_1_0_we0,
        weight_10_1_0_d0 => grp_cnn_fu_1844_weight_10_1_0_d0,
        weight_10_1_0_q0 => weight_255_q0,
        weight_10_1_1_address0 => grp_cnn_fu_1844_weight_10_1_1_address0,
        weight_10_1_1_ce0 => grp_cnn_fu_1844_weight_10_1_1_ce0,
        weight_10_1_1_we0 => grp_cnn_fu_1844_weight_10_1_1_we0,
        weight_10_1_1_d0 => grp_cnn_fu_1844_weight_10_1_1_d0,
        weight_10_1_1_q0 => weight_256_q0,
        weight_10_1_2_address0 => grp_cnn_fu_1844_weight_10_1_2_address0,
        weight_10_1_2_ce0 => grp_cnn_fu_1844_weight_10_1_2_ce0,
        weight_10_1_2_we0 => grp_cnn_fu_1844_weight_10_1_2_we0,
        weight_10_1_2_d0 => grp_cnn_fu_1844_weight_10_1_2_d0,
        weight_10_1_2_q0 => weight_257_q0,
        weight_10_1_3_address0 => grp_cnn_fu_1844_weight_10_1_3_address0,
        weight_10_1_3_ce0 => grp_cnn_fu_1844_weight_10_1_3_ce0,
        weight_10_1_3_we0 => grp_cnn_fu_1844_weight_10_1_3_we0,
        weight_10_1_3_d0 => grp_cnn_fu_1844_weight_10_1_3_d0,
        weight_10_1_3_q0 => weight_258_q0,
        weight_10_1_4_address0 => grp_cnn_fu_1844_weight_10_1_4_address0,
        weight_10_1_4_ce0 => grp_cnn_fu_1844_weight_10_1_4_ce0,
        weight_10_1_4_we0 => grp_cnn_fu_1844_weight_10_1_4_we0,
        weight_10_1_4_d0 => grp_cnn_fu_1844_weight_10_1_4_d0,
        weight_10_1_4_q0 => weight_259_q0,
        weight_10_2_0_address0 => grp_cnn_fu_1844_weight_10_2_0_address0,
        weight_10_2_0_ce0 => grp_cnn_fu_1844_weight_10_2_0_ce0,
        weight_10_2_0_we0 => grp_cnn_fu_1844_weight_10_2_0_we0,
        weight_10_2_0_d0 => grp_cnn_fu_1844_weight_10_2_0_d0,
        weight_10_2_0_q0 => weight_260_q0,
        weight_10_2_1_address0 => grp_cnn_fu_1844_weight_10_2_1_address0,
        weight_10_2_1_ce0 => grp_cnn_fu_1844_weight_10_2_1_ce0,
        weight_10_2_1_we0 => grp_cnn_fu_1844_weight_10_2_1_we0,
        weight_10_2_1_d0 => grp_cnn_fu_1844_weight_10_2_1_d0,
        weight_10_2_1_q0 => weight_261_q0,
        weight_10_2_2_address0 => grp_cnn_fu_1844_weight_10_2_2_address0,
        weight_10_2_2_ce0 => grp_cnn_fu_1844_weight_10_2_2_ce0,
        weight_10_2_2_we0 => grp_cnn_fu_1844_weight_10_2_2_we0,
        weight_10_2_2_d0 => grp_cnn_fu_1844_weight_10_2_2_d0,
        weight_10_2_2_q0 => weight_262_q0,
        weight_10_2_3_address0 => grp_cnn_fu_1844_weight_10_2_3_address0,
        weight_10_2_3_ce0 => grp_cnn_fu_1844_weight_10_2_3_ce0,
        weight_10_2_3_we0 => grp_cnn_fu_1844_weight_10_2_3_we0,
        weight_10_2_3_d0 => grp_cnn_fu_1844_weight_10_2_3_d0,
        weight_10_2_3_q0 => weight_263_q0,
        weight_10_2_4_address0 => grp_cnn_fu_1844_weight_10_2_4_address0,
        weight_10_2_4_ce0 => grp_cnn_fu_1844_weight_10_2_4_ce0,
        weight_10_2_4_we0 => grp_cnn_fu_1844_weight_10_2_4_we0,
        weight_10_2_4_d0 => grp_cnn_fu_1844_weight_10_2_4_d0,
        weight_10_2_4_q0 => weight_264_q0,
        weight_10_3_0_address0 => grp_cnn_fu_1844_weight_10_3_0_address0,
        weight_10_3_0_ce0 => grp_cnn_fu_1844_weight_10_3_0_ce0,
        weight_10_3_0_we0 => grp_cnn_fu_1844_weight_10_3_0_we0,
        weight_10_3_0_d0 => grp_cnn_fu_1844_weight_10_3_0_d0,
        weight_10_3_0_q0 => weight_265_q0,
        weight_10_3_1_address0 => grp_cnn_fu_1844_weight_10_3_1_address0,
        weight_10_3_1_ce0 => grp_cnn_fu_1844_weight_10_3_1_ce0,
        weight_10_3_1_we0 => grp_cnn_fu_1844_weight_10_3_1_we0,
        weight_10_3_1_d0 => grp_cnn_fu_1844_weight_10_3_1_d0,
        weight_10_3_1_q0 => weight_266_q0,
        weight_10_3_2_address0 => grp_cnn_fu_1844_weight_10_3_2_address0,
        weight_10_3_2_ce0 => grp_cnn_fu_1844_weight_10_3_2_ce0,
        weight_10_3_2_we0 => grp_cnn_fu_1844_weight_10_3_2_we0,
        weight_10_3_2_d0 => grp_cnn_fu_1844_weight_10_3_2_d0,
        weight_10_3_2_q0 => weight_267_q0,
        weight_10_3_3_address0 => grp_cnn_fu_1844_weight_10_3_3_address0,
        weight_10_3_3_ce0 => grp_cnn_fu_1844_weight_10_3_3_ce0,
        weight_10_3_3_we0 => grp_cnn_fu_1844_weight_10_3_3_we0,
        weight_10_3_3_d0 => grp_cnn_fu_1844_weight_10_3_3_d0,
        weight_10_3_3_q0 => weight_268_q0,
        weight_10_3_4_address0 => grp_cnn_fu_1844_weight_10_3_4_address0,
        weight_10_3_4_ce0 => grp_cnn_fu_1844_weight_10_3_4_ce0,
        weight_10_3_4_we0 => grp_cnn_fu_1844_weight_10_3_4_we0,
        weight_10_3_4_d0 => grp_cnn_fu_1844_weight_10_3_4_d0,
        weight_10_3_4_q0 => weight_269_q0,
        weight_10_4_0_address0 => grp_cnn_fu_1844_weight_10_4_0_address0,
        weight_10_4_0_ce0 => grp_cnn_fu_1844_weight_10_4_0_ce0,
        weight_10_4_0_we0 => grp_cnn_fu_1844_weight_10_4_0_we0,
        weight_10_4_0_d0 => grp_cnn_fu_1844_weight_10_4_0_d0,
        weight_10_4_0_q0 => weight_270_q0,
        weight_10_4_1_address0 => grp_cnn_fu_1844_weight_10_4_1_address0,
        weight_10_4_1_ce0 => grp_cnn_fu_1844_weight_10_4_1_ce0,
        weight_10_4_1_we0 => grp_cnn_fu_1844_weight_10_4_1_we0,
        weight_10_4_1_d0 => grp_cnn_fu_1844_weight_10_4_1_d0,
        weight_10_4_1_q0 => weight_271_q0,
        weight_10_4_2_address0 => grp_cnn_fu_1844_weight_10_4_2_address0,
        weight_10_4_2_ce0 => grp_cnn_fu_1844_weight_10_4_2_ce0,
        weight_10_4_2_we0 => grp_cnn_fu_1844_weight_10_4_2_we0,
        weight_10_4_2_d0 => grp_cnn_fu_1844_weight_10_4_2_d0,
        weight_10_4_2_q0 => weight_272_q0,
        weight_10_4_3_address0 => grp_cnn_fu_1844_weight_10_4_3_address0,
        weight_10_4_3_ce0 => grp_cnn_fu_1844_weight_10_4_3_ce0,
        weight_10_4_3_we0 => grp_cnn_fu_1844_weight_10_4_3_we0,
        weight_10_4_3_d0 => grp_cnn_fu_1844_weight_10_4_3_d0,
        weight_10_4_3_q0 => weight_273_q0,
        weight_10_4_4_address0 => grp_cnn_fu_1844_weight_10_4_4_address0,
        weight_10_4_4_ce0 => grp_cnn_fu_1844_weight_10_4_4_ce0,
        weight_10_4_4_we0 => grp_cnn_fu_1844_weight_10_4_4_we0,
        weight_10_4_4_d0 => grp_cnn_fu_1844_weight_10_4_4_d0,
        weight_10_4_4_q0 => weight_274_q0,
        weight_11_0_0_address0 => grp_cnn_fu_1844_weight_11_0_0_address0,
        weight_11_0_0_ce0 => grp_cnn_fu_1844_weight_11_0_0_ce0,
        weight_11_0_0_we0 => grp_cnn_fu_1844_weight_11_0_0_we0,
        weight_11_0_0_d0 => grp_cnn_fu_1844_weight_11_0_0_d0,
        weight_11_0_0_q0 => weight_275_q0,
        weight_11_0_1_address0 => grp_cnn_fu_1844_weight_11_0_1_address0,
        weight_11_0_1_ce0 => grp_cnn_fu_1844_weight_11_0_1_ce0,
        weight_11_0_1_we0 => grp_cnn_fu_1844_weight_11_0_1_we0,
        weight_11_0_1_d0 => grp_cnn_fu_1844_weight_11_0_1_d0,
        weight_11_0_1_q0 => weight_276_q0,
        weight_11_0_2_address0 => grp_cnn_fu_1844_weight_11_0_2_address0,
        weight_11_0_2_ce0 => grp_cnn_fu_1844_weight_11_0_2_ce0,
        weight_11_0_2_we0 => grp_cnn_fu_1844_weight_11_0_2_we0,
        weight_11_0_2_d0 => grp_cnn_fu_1844_weight_11_0_2_d0,
        weight_11_0_2_q0 => weight_277_q0,
        weight_11_0_3_address0 => grp_cnn_fu_1844_weight_11_0_3_address0,
        weight_11_0_3_ce0 => grp_cnn_fu_1844_weight_11_0_3_ce0,
        weight_11_0_3_we0 => grp_cnn_fu_1844_weight_11_0_3_we0,
        weight_11_0_3_d0 => grp_cnn_fu_1844_weight_11_0_3_d0,
        weight_11_0_3_q0 => weight_278_q0,
        weight_11_0_4_address0 => grp_cnn_fu_1844_weight_11_0_4_address0,
        weight_11_0_4_ce0 => grp_cnn_fu_1844_weight_11_0_4_ce0,
        weight_11_0_4_we0 => grp_cnn_fu_1844_weight_11_0_4_we0,
        weight_11_0_4_d0 => grp_cnn_fu_1844_weight_11_0_4_d0,
        weight_11_0_4_q0 => weight_279_q0,
        weight_11_1_0_address0 => grp_cnn_fu_1844_weight_11_1_0_address0,
        weight_11_1_0_ce0 => grp_cnn_fu_1844_weight_11_1_0_ce0,
        weight_11_1_0_we0 => grp_cnn_fu_1844_weight_11_1_0_we0,
        weight_11_1_0_d0 => grp_cnn_fu_1844_weight_11_1_0_d0,
        weight_11_1_0_q0 => weight_280_q0,
        weight_11_1_1_address0 => grp_cnn_fu_1844_weight_11_1_1_address0,
        weight_11_1_1_ce0 => grp_cnn_fu_1844_weight_11_1_1_ce0,
        weight_11_1_1_we0 => grp_cnn_fu_1844_weight_11_1_1_we0,
        weight_11_1_1_d0 => grp_cnn_fu_1844_weight_11_1_1_d0,
        weight_11_1_1_q0 => weight_281_q0,
        weight_11_1_2_address0 => grp_cnn_fu_1844_weight_11_1_2_address0,
        weight_11_1_2_ce0 => grp_cnn_fu_1844_weight_11_1_2_ce0,
        weight_11_1_2_we0 => grp_cnn_fu_1844_weight_11_1_2_we0,
        weight_11_1_2_d0 => grp_cnn_fu_1844_weight_11_1_2_d0,
        weight_11_1_2_q0 => weight_282_q0,
        weight_11_1_3_address0 => grp_cnn_fu_1844_weight_11_1_3_address0,
        weight_11_1_3_ce0 => grp_cnn_fu_1844_weight_11_1_3_ce0,
        weight_11_1_3_we0 => grp_cnn_fu_1844_weight_11_1_3_we0,
        weight_11_1_3_d0 => grp_cnn_fu_1844_weight_11_1_3_d0,
        weight_11_1_3_q0 => weight_283_q0,
        weight_11_1_4_address0 => grp_cnn_fu_1844_weight_11_1_4_address0,
        weight_11_1_4_ce0 => grp_cnn_fu_1844_weight_11_1_4_ce0,
        weight_11_1_4_we0 => grp_cnn_fu_1844_weight_11_1_4_we0,
        weight_11_1_4_d0 => grp_cnn_fu_1844_weight_11_1_4_d0,
        weight_11_1_4_q0 => weight_284_q0,
        weight_11_2_0_address0 => grp_cnn_fu_1844_weight_11_2_0_address0,
        weight_11_2_0_ce0 => grp_cnn_fu_1844_weight_11_2_0_ce0,
        weight_11_2_0_we0 => grp_cnn_fu_1844_weight_11_2_0_we0,
        weight_11_2_0_d0 => grp_cnn_fu_1844_weight_11_2_0_d0,
        weight_11_2_0_q0 => weight_285_q0,
        weight_11_2_1_address0 => grp_cnn_fu_1844_weight_11_2_1_address0,
        weight_11_2_1_ce0 => grp_cnn_fu_1844_weight_11_2_1_ce0,
        weight_11_2_1_we0 => grp_cnn_fu_1844_weight_11_2_1_we0,
        weight_11_2_1_d0 => grp_cnn_fu_1844_weight_11_2_1_d0,
        weight_11_2_1_q0 => weight_286_q0,
        weight_11_2_2_address0 => grp_cnn_fu_1844_weight_11_2_2_address0,
        weight_11_2_2_ce0 => grp_cnn_fu_1844_weight_11_2_2_ce0,
        weight_11_2_2_we0 => grp_cnn_fu_1844_weight_11_2_2_we0,
        weight_11_2_2_d0 => grp_cnn_fu_1844_weight_11_2_2_d0,
        weight_11_2_2_q0 => weight_287_q0,
        weight_11_2_3_address0 => grp_cnn_fu_1844_weight_11_2_3_address0,
        weight_11_2_3_ce0 => grp_cnn_fu_1844_weight_11_2_3_ce0,
        weight_11_2_3_we0 => grp_cnn_fu_1844_weight_11_2_3_we0,
        weight_11_2_3_d0 => grp_cnn_fu_1844_weight_11_2_3_d0,
        weight_11_2_3_q0 => weight_288_q0,
        weight_11_2_4_address0 => grp_cnn_fu_1844_weight_11_2_4_address0,
        weight_11_2_4_ce0 => grp_cnn_fu_1844_weight_11_2_4_ce0,
        weight_11_2_4_we0 => grp_cnn_fu_1844_weight_11_2_4_we0,
        weight_11_2_4_d0 => grp_cnn_fu_1844_weight_11_2_4_d0,
        weight_11_2_4_q0 => weight_289_q0,
        weight_11_3_0_address0 => grp_cnn_fu_1844_weight_11_3_0_address0,
        weight_11_3_0_ce0 => grp_cnn_fu_1844_weight_11_3_0_ce0,
        weight_11_3_0_we0 => grp_cnn_fu_1844_weight_11_3_0_we0,
        weight_11_3_0_d0 => grp_cnn_fu_1844_weight_11_3_0_d0,
        weight_11_3_0_q0 => weight_290_q0,
        weight_11_3_1_address0 => grp_cnn_fu_1844_weight_11_3_1_address0,
        weight_11_3_1_ce0 => grp_cnn_fu_1844_weight_11_3_1_ce0,
        weight_11_3_1_we0 => grp_cnn_fu_1844_weight_11_3_1_we0,
        weight_11_3_1_d0 => grp_cnn_fu_1844_weight_11_3_1_d0,
        weight_11_3_1_q0 => weight_291_q0,
        weight_11_3_2_address0 => grp_cnn_fu_1844_weight_11_3_2_address0,
        weight_11_3_2_ce0 => grp_cnn_fu_1844_weight_11_3_2_ce0,
        weight_11_3_2_we0 => grp_cnn_fu_1844_weight_11_3_2_we0,
        weight_11_3_2_d0 => grp_cnn_fu_1844_weight_11_3_2_d0,
        weight_11_3_2_q0 => weight_292_q0,
        weight_11_3_3_address0 => grp_cnn_fu_1844_weight_11_3_3_address0,
        weight_11_3_3_ce0 => grp_cnn_fu_1844_weight_11_3_3_ce0,
        weight_11_3_3_we0 => grp_cnn_fu_1844_weight_11_3_3_we0,
        weight_11_3_3_d0 => grp_cnn_fu_1844_weight_11_3_3_d0,
        weight_11_3_3_q0 => weight_293_q0,
        weight_11_3_4_address0 => grp_cnn_fu_1844_weight_11_3_4_address0,
        weight_11_3_4_ce0 => grp_cnn_fu_1844_weight_11_3_4_ce0,
        weight_11_3_4_we0 => grp_cnn_fu_1844_weight_11_3_4_we0,
        weight_11_3_4_d0 => grp_cnn_fu_1844_weight_11_3_4_d0,
        weight_11_3_4_q0 => weight_294_q0,
        weight_11_4_0_address0 => grp_cnn_fu_1844_weight_11_4_0_address0,
        weight_11_4_0_ce0 => grp_cnn_fu_1844_weight_11_4_0_ce0,
        weight_11_4_0_we0 => grp_cnn_fu_1844_weight_11_4_0_we0,
        weight_11_4_0_d0 => grp_cnn_fu_1844_weight_11_4_0_d0,
        weight_11_4_0_q0 => weight_295_q0,
        weight_11_4_1_address0 => grp_cnn_fu_1844_weight_11_4_1_address0,
        weight_11_4_1_ce0 => grp_cnn_fu_1844_weight_11_4_1_ce0,
        weight_11_4_1_we0 => grp_cnn_fu_1844_weight_11_4_1_we0,
        weight_11_4_1_d0 => grp_cnn_fu_1844_weight_11_4_1_d0,
        weight_11_4_1_q0 => weight_296_q0,
        weight_11_4_2_address0 => grp_cnn_fu_1844_weight_11_4_2_address0,
        weight_11_4_2_ce0 => grp_cnn_fu_1844_weight_11_4_2_ce0,
        weight_11_4_2_we0 => grp_cnn_fu_1844_weight_11_4_2_we0,
        weight_11_4_2_d0 => grp_cnn_fu_1844_weight_11_4_2_d0,
        weight_11_4_2_q0 => weight_297_q0,
        weight_11_4_3_address0 => grp_cnn_fu_1844_weight_11_4_3_address0,
        weight_11_4_3_ce0 => grp_cnn_fu_1844_weight_11_4_3_ce0,
        weight_11_4_3_we0 => grp_cnn_fu_1844_weight_11_4_3_we0,
        weight_11_4_3_d0 => grp_cnn_fu_1844_weight_11_4_3_d0,
        weight_11_4_3_q0 => weight_298_q0,
        weight_11_4_4_address0 => grp_cnn_fu_1844_weight_11_4_4_address0,
        weight_11_4_4_ce0 => grp_cnn_fu_1844_weight_11_4_4_ce0,
        weight_11_4_4_we0 => grp_cnn_fu_1844_weight_11_4_4_we0,
        weight_11_4_4_d0 => grp_cnn_fu_1844_weight_11_4_4_d0,
        weight_11_4_4_q0 => weight_299_q0,
        weight_12_0_0_address0 => grp_cnn_fu_1844_weight_12_0_0_address0,
        weight_12_0_0_ce0 => grp_cnn_fu_1844_weight_12_0_0_ce0,
        weight_12_0_0_we0 => grp_cnn_fu_1844_weight_12_0_0_we0,
        weight_12_0_0_d0 => grp_cnn_fu_1844_weight_12_0_0_d0,
        weight_12_0_0_q0 => weight_300_q0,
        weight_12_0_1_address0 => grp_cnn_fu_1844_weight_12_0_1_address0,
        weight_12_0_1_ce0 => grp_cnn_fu_1844_weight_12_0_1_ce0,
        weight_12_0_1_we0 => grp_cnn_fu_1844_weight_12_0_1_we0,
        weight_12_0_1_d0 => grp_cnn_fu_1844_weight_12_0_1_d0,
        weight_12_0_1_q0 => weight_301_q0,
        weight_12_0_2_address0 => grp_cnn_fu_1844_weight_12_0_2_address0,
        weight_12_0_2_ce0 => grp_cnn_fu_1844_weight_12_0_2_ce0,
        weight_12_0_2_we0 => grp_cnn_fu_1844_weight_12_0_2_we0,
        weight_12_0_2_d0 => grp_cnn_fu_1844_weight_12_0_2_d0,
        weight_12_0_2_q0 => weight_302_q0,
        weight_12_0_3_address0 => grp_cnn_fu_1844_weight_12_0_3_address0,
        weight_12_0_3_ce0 => grp_cnn_fu_1844_weight_12_0_3_ce0,
        weight_12_0_3_we0 => grp_cnn_fu_1844_weight_12_0_3_we0,
        weight_12_0_3_d0 => grp_cnn_fu_1844_weight_12_0_3_d0,
        weight_12_0_3_q0 => weight_303_q0,
        weight_12_0_4_address0 => grp_cnn_fu_1844_weight_12_0_4_address0,
        weight_12_0_4_ce0 => grp_cnn_fu_1844_weight_12_0_4_ce0,
        weight_12_0_4_we0 => grp_cnn_fu_1844_weight_12_0_4_we0,
        weight_12_0_4_d0 => grp_cnn_fu_1844_weight_12_0_4_d0,
        weight_12_0_4_q0 => weight_304_q0,
        weight_12_1_0_address0 => grp_cnn_fu_1844_weight_12_1_0_address0,
        weight_12_1_0_ce0 => grp_cnn_fu_1844_weight_12_1_0_ce0,
        weight_12_1_0_we0 => grp_cnn_fu_1844_weight_12_1_0_we0,
        weight_12_1_0_d0 => grp_cnn_fu_1844_weight_12_1_0_d0,
        weight_12_1_0_q0 => weight_305_q0,
        weight_12_1_1_address0 => grp_cnn_fu_1844_weight_12_1_1_address0,
        weight_12_1_1_ce0 => grp_cnn_fu_1844_weight_12_1_1_ce0,
        weight_12_1_1_we0 => grp_cnn_fu_1844_weight_12_1_1_we0,
        weight_12_1_1_d0 => grp_cnn_fu_1844_weight_12_1_1_d0,
        weight_12_1_1_q0 => weight_306_q0,
        weight_12_1_2_address0 => grp_cnn_fu_1844_weight_12_1_2_address0,
        weight_12_1_2_ce0 => grp_cnn_fu_1844_weight_12_1_2_ce0,
        weight_12_1_2_we0 => grp_cnn_fu_1844_weight_12_1_2_we0,
        weight_12_1_2_d0 => grp_cnn_fu_1844_weight_12_1_2_d0,
        weight_12_1_2_q0 => weight_307_q0,
        weight_12_1_3_address0 => grp_cnn_fu_1844_weight_12_1_3_address0,
        weight_12_1_3_ce0 => grp_cnn_fu_1844_weight_12_1_3_ce0,
        weight_12_1_3_we0 => grp_cnn_fu_1844_weight_12_1_3_we0,
        weight_12_1_3_d0 => grp_cnn_fu_1844_weight_12_1_3_d0,
        weight_12_1_3_q0 => weight_308_q0,
        weight_12_1_4_address0 => grp_cnn_fu_1844_weight_12_1_4_address0,
        weight_12_1_4_ce0 => grp_cnn_fu_1844_weight_12_1_4_ce0,
        weight_12_1_4_we0 => grp_cnn_fu_1844_weight_12_1_4_we0,
        weight_12_1_4_d0 => grp_cnn_fu_1844_weight_12_1_4_d0,
        weight_12_1_4_q0 => weight_309_q0,
        weight_12_2_0_address0 => grp_cnn_fu_1844_weight_12_2_0_address0,
        weight_12_2_0_ce0 => grp_cnn_fu_1844_weight_12_2_0_ce0,
        weight_12_2_0_we0 => grp_cnn_fu_1844_weight_12_2_0_we0,
        weight_12_2_0_d0 => grp_cnn_fu_1844_weight_12_2_0_d0,
        weight_12_2_0_q0 => weight_310_q0,
        weight_12_2_1_address0 => grp_cnn_fu_1844_weight_12_2_1_address0,
        weight_12_2_1_ce0 => grp_cnn_fu_1844_weight_12_2_1_ce0,
        weight_12_2_1_we0 => grp_cnn_fu_1844_weight_12_2_1_we0,
        weight_12_2_1_d0 => grp_cnn_fu_1844_weight_12_2_1_d0,
        weight_12_2_1_q0 => weight_311_q0,
        weight_12_2_2_address0 => grp_cnn_fu_1844_weight_12_2_2_address0,
        weight_12_2_2_ce0 => grp_cnn_fu_1844_weight_12_2_2_ce0,
        weight_12_2_2_we0 => grp_cnn_fu_1844_weight_12_2_2_we0,
        weight_12_2_2_d0 => grp_cnn_fu_1844_weight_12_2_2_d0,
        weight_12_2_2_q0 => weight_312_q0,
        weight_12_2_3_address0 => grp_cnn_fu_1844_weight_12_2_3_address0,
        weight_12_2_3_ce0 => grp_cnn_fu_1844_weight_12_2_3_ce0,
        weight_12_2_3_we0 => grp_cnn_fu_1844_weight_12_2_3_we0,
        weight_12_2_3_d0 => grp_cnn_fu_1844_weight_12_2_3_d0,
        weight_12_2_3_q0 => weight_313_q0,
        weight_12_2_4_address0 => grp_cnn_fu_1844_weight_12_2_4_address0,
        weight_12_2_4_ce0 => grp_cnn_fu_1844_weight_12_2_4_ce0,
        weight_12_2_4_we0 => grp_cnn_fu_1844_weight_12_2_4_we0,
        weight_12_2_4_d0 => grp_cnn_fu_1844_weight_12_2_4_d0,
        weight_12_2_4_q0 => weight_314_q0,
        weight_12_3_0_address0 => grp_cnn_fu_1844_weight_12_3_0_address0,
        weight_12_3_0_ce0 => grp_cnn_fu_1844_weight_12_3_0_ce0,
        weight_12_3_0_we0 => grp_cnn_fu_1844_weight_12_3_0_we0,
        weight_12_3_0_d0 => grp_cnn_fu_1844_weight_12_3_0_d0,
        weight_12_3_0_q0 => weight_315_q0,
        weight_12_3_1_address0 => grp_cnn_fu_1844_weight_12_3_1_address0,
        weight_12_3_1_ce0 => grp_cnn_fu_1844_weight_12_3_1_ce0,
        weight_12_3_1_we0 => grp_cnn_fu_1844_weight_12_3_1_we0,
        weight_12_3_1_d0 => grp_cnn_fu_1844_weight_12_3_1_d0,
        weight_12_3_1_q0 => weight_316_q0,
        weight_12_3_2_address0 => grp_cnn_fu_1844_weight_12_3_2_address0,
        weight_12_3_2_ce0 => grp_cnn_fu_1844_weight_12_3_2_ce0,
        weight_12_3_2_we0 => grp_cnn_fu_1844_weight_12_3_2_we0,
        weight_12_3_2_d0 => grp_cnn_fu_1844_weight_12_3_2_d0,
        weight_12_3_2_q0 => weight_317_q0,
        weight_12_3_3_address0 => grp_cnn_fu_1844_weight_12_3_3_address0,
        weight_12_3_3_ce0 => grp_cnn_fu_1844_weight_12_3_3_ce0,
        weight_12_3_3_we0 => grp_cnn_fu_1844_weight_12_3_3_we0,
        weight_12_3_3_d0 => grp_cnn_fu_1844_weight_12_3_3_d0,
        weight_12_3_3_q0 => weight_318_q0,
        weight_12_3_4_address0 => grp_cnn_fu_1844_weight_12_3_4_address0,
        weight_12_3_4_ce0 => grp_cnn_fu_1844_weight_12_3_4_ce0,
        weight_12_3_4_we0 => grp_cnn_fu_1844_weight_12_3_4_we0,
        weight_12_3_4_d0 => grp_cnn_fu_1844_weight_12_3_4_d0,
        weight_12_3_4_q0 => weight_319_q0,
        weight_12_4_0_address0 => grp_cnn_fu_1844_weight_12_4_0_address0,
        weight_12_4_0_ce0 => grp_cnn_fu_1844_weight_12_4_0_ce0,
        weight_12_4_0_we0 => grp_cnn_fu_1844_weight_12_4_0_we0,
        weight_12_4_0_d0 => grp_cnn_fu_1844_weight_12_4_0_d0,
        weight_12_4_0_q0 => weight_320_q0,
        weight_12_4_1_address0 => grp_cnn_fu_1844_weight_12_4_1_address0,
        weight_12_4_1_ce0 => grp_cnn_fu_1844_weight_12_4_1_ce0,
        weight_12_4_1_we0 => grp_cnn_fu_1844_weight_12_4_1_we0,
        weight_12_4_1_d0 => grp_cnn_fu_1844_weight_12_4_1_d0,
        weight_12_4_1_q0 => weight_321_q0,
        weight_12_4_2_address0 => grp_cnn_fu_1844_weight_12_4_2_address0,
        weight_12_4_2_ce0 => grp_cnn_fu_1844_weight_12_4_2_ce0,
        weight_12_4_2_we0 => grp_cnn_fu_1844_weight_12_4_2_we0,
        weight_12_4_2_d0 => grp_cnn_fu_1844_weight_12_4_2_d0,
        weight_12_4_2_q0 => weight_322_q0,
        weight_12_4_3_address0 => grp_cnn_fu_1844_weight_12_4_3_address0,
        weight_12_4_3_ce0 => grp_cnn_fu_1844_weight_12_4_3_ce0,
        weight_12_4_3_we0 => grp_cnn_fu_1844_weight_12_4_3_we0,
        weight_12_4_3_d0 => grp_cnn_fu_1844_weight_12_4_3_d0,
        weight_12_4_3_q0 => weight_323_q0,
        weight_12_4_4_address0 => grp_cnn_fu_1844_weight_12_4_4_address0,
        weight_12_4_4_ce0 => grp_cnn_fu_1844_weight_12_4_4_ce0,
        weight_12_4_4_we0 => grp_cnn_fu_1844_weight_12_4_4_we0,
        weight_12_4_4_d0 => grp_cnn_fu_1844_weight_12_4_4_d0,
        weight_12_4_4_q0 => weight_324_q0,
        weight_13_0_0_address0 => grp_cnn_fu_1844_weight_13_0_0_address0,
        weight_13_0_0_ce0 => grp_cnn_fu_1844_weight_13_0_0_ce0,
        weight_13_0_0_we0 => grp_cnn_fu_1844_weight_13_0_0_we0,
        weight_13_0_0_d0 => grp_cnn_fu_1844_weight_13_0_0_d0,
        weight_13_0_0_q0 => weight_325_q0,
        weight_13_0_1_address0 => grp_cnn_fu_1844_weight_13_0_1_address0,
        weight_13_0_1_ce0 => grp_cnn_fu_1844_weight_13_0_1_ce0,
        weight_13_0_1_we0 => grp_cnn_fu_1844_weight_13_0_1_we0,
        weight_13_0_1_d0 => grp_cnn_fu_1844_weight_13_0_1_d0,
        weight_13_0_1_q0 => weight_326_q0,
        weight_13_0_2_address0 => grp_cnn_fu_1844_weight_13_0_2_address0,
        weight_13_0_2_ce0 => grp_cnn_fu_1844_weight_13_0_2_ce0,
        weight_13_0_2_we0 => grp_cnn_fu_1844_weight_13_0_2_we0,
        weight_13_0_2_d0 => grp_cnn_fu_1844_weight_13_0_2_d0,
        weight_13_0_2_q0 => weight_327_q0,
        weight_13_0_3_address0 => grp_cnn_fu_1844_weight_13_0_3_address0,
        weight_13_0_3_ce0 => grp_cnn_fu_1844_weight_13_0_3_ce0,
        weight_13_0_3_we0 => grp_cnn_fu_1844_weight_13_0_3_we0,
        weight_13_0_3_d0 => grp_cnn_fu_1844_weight_13_0_3_d0,
        weight_13_0_3_q0 => weight_328_q0,
        weight_13_0_4_address0 => grp_cnn_fu_1844_weight_13_0_4_address0,
        weight_13_0_4_ce0 => grp_cnn_fu_1844_weight_13_0_4_ce0,
        weight_13_0_4_we0 => grp_cnn_fu_1844_weight_13_0_4_we0,
        weight_13_0_4_d0 => grp_cnn_fu_1844_weight_13_0_4_d0,
        weight_13_0_4_q0 => weight_329_q0,
        weight_13_1_0_address0 => grp_cnn_fu_1844_weight_13_1_0_address0,
        weight_13_1_0_ce0 => grp_cnn_fu_1844_weight_13_1_0_ce0,
        weight_13_1_0_we0 => grp_cnn_fu_1844_weight_13_1_0_we0,
        weight_13_1_0_d0 => grp_cnn_fu_1844_weight_13_1_0_d0,
        weight_13_1_0_q0 => weight_330_q0,
        weight_13_1_1_address0 => grp_cnn_fu_1844_weight_13_1_1_address0,
        weight_13_1_1_ce0 => grp_cnn_fu_1844_weight_13_1_1_ce0,
        weight_13_1_1_we0 => grp_cnn_fu_1844_weight_13_1_1_we0,
        weight_13_1_1_d0 => grp_cnn_fu_1844_weight_13_1_1_d0,
        weight_13_1_1_q0 => weight_331_q0,
        weight_13_1_2_address0 => grp_cnn_fu_1844_weight_13_1_2_address0,
        weight_13_1_2_ce0 => grp_cnn_fu_1844_weight_13_1_2_ce0,
        weight_13_1_2_we0 => grp_cnn_fu_1844_weight_13_1_2_we0,
        weight_13_1_2_d0 => grp_cnn_fu_1844_weight_13_1_2_d0,
        weight_13_1_2_q0 => weight_332_q0,
        weight_13_1_3_address0 => grp_cnn_fu_1844_weight_13_1_3_address0,
        weight_13_1_3_ce0 => grp_cnn_fu_1844_weight_13_1_3_ce0,
        weight_13_1_3_we0 => grp_cnn_fu_1844_weight_13_1_3_we0,
        weight_13_1_3_d0 => grp_cnn_fu_1844_weight_13_1_3_d0,
        weight_13_1_3_q0 => weight_333_q0,
        weight_13_1_4_address0 => grp_cnn_fu_1844_weight_13_1_4_address0,
        weight_13_1_4_ce0 => grp_cnn_fu_1844_weight_13_1_4_ce0,
        weight_13_1_4_we0 => grp_cnn_fu_1844_weight_13_1_4_we0,
        weight_13_1_4_d0 => grp_cnn_fu_1844_weight_13_1_4_d0,
        weight_13_1_4_q0 => weight_334_q0,
        weight_13_2_0_address0 => grp_cnn_fu_1844_weight_13_2_0_address0,
        weight_13_2_0_ce0 => grp_cnn_fu_1844_weight_13_2_0_ce0,
        weight_13_2_0_we0 => grp_cnn_fu_1844_weight_13_2_0_we0,
        weight_13_2_0_d0 => grp_cnn_fu_1844_weight_13_2_0_d0,
        weight_13_2_0_q0 => weight_335_q0,
        weight_13_2_1_address0 => grp_cnn_fu_1844_weight_13_2_1_address0,
        weight_13_2_1_ce0 => grp_cnn_fu_1844_weight_13_2_1_ce0,
        weight_13_2_1_we0 => grp_cnn_fu_1844_weight_13_2_1_we0,
        weight_13_2_1_d0 => grp_cnn_fu_1844_weight_13_2_1_d0,
        weight_13_2_1_q0 => weight_336_q0,
        weight_13_2_2_address0 => grp_cnn_fu_1844_weight_13_2_2_address0,
        weight_13_2_2_ce0 => grp_cnn_fu_1844_weight_13_2_2_ce0,
        weight_13_2_2_we0 => grp_cnn_fu_1844_weight_13_2_2_we0,
        weight_13_2_2_d0 => grp_cnn_fu_1844_weight_13_2_2_d0,
        weight_13_2_2_q0 => weight_337_q0,
        weight_13_2_3_address0 => grp_cnn_fu_1844_weight_13_2_3_address0,
        weight_13_2_3_ce0 => grp_cnn_fu_1844_weight_13_2_3_ce0,
        weight_13_2_3_we0 => grp_cnn_fu_1844_weight_13_2_3_we0,
        weight_13_2_3_d0 => grp_cnn_fu_1844_weight_13_2_3_d0,
        weight_13_2_3_q0 => weight_338_q0,
        weight_13_2_4_address0 => grp_cnn_fu_1844_weight_13_2_4_address0,
        weight_13_2_4_ce0 => grp_cnn_fu_1844_weight_13_2_4_ce0,
        weight_13_2_4_we0 => grp_cnn_fu_1844_weight_13_2_4_we0,
        weight_13_2_4_d0 => grp_cnn_fu_1844_weight_13_2_4_d0,
        weight_13_2_4_q0 => weight_339_q0,
        weight_13_3_0_address0 => grp_cnn_fu_1844_weight_13_3_0_address0,
        weight_13_3_0_ce0 => grp_cnn_fu_1844_weight_13_3_0_ce0,
        weight_13_3_0_we0 => grp_cnn_fu_1844_weight_13_3_0_we0,
        weight_13_3_0_d0 => grp_cnn_fu_1844_weight_13_3_0_d0,
        weight_13_3_0_q0 => weight_340_q0,
        weight_13_3_1_address0 => grp_cnn_fu_1844_weight_13_3_1_address0,
        weight_13_3_1_ce0 => grp_cnn_fu_1844_weight_13_3_1_ce0,
        weight_13_3_1_we0 => grp_cnn_fu_1844_weight_13_3_1_we0,
        weight_13_3_1_d0 => grp_cnn_fu_1844_weight_13_3_1_d0,
        weight_13_3_1_q0 => weight_341_q0,
        weight_13_3_2_address0 => grp_cnn_fu_1844_weight_13_3_2_address0,
        weight_13_3_2_ce0 => grp_cnn_fu_1844_weight_13_3_2_ce0,
        weight_13_3_2_we0 => grp_cnn_fu_1844_weight_13_3_2_we0,
        weight_13_3_2_d0 => grp_cnn_fu_1844_weight_13_3_2_d0,
        weight_13_3_2_q0 => weight_342_q0,
        weight_13_3_3_address0 => grp_cnn_fu_1844_weight_13_3_3_address0,
        weight_13_3_3_ce0 => grp_cnn_fu_1844_weight_13_3_3_ce0,
        weight_13_3_3_we0 => grp_cnn_fu_1844_weight_13_3_3_we0,
        weight_13_3_3_d0 => grp_cnn_fu_1844_weight_13_3_3_d0,
        weight_13_3_3_q0 => weight_343_q0,
        weight_13_3_4_address0 => grp_cnn_fu_1844_weight_13_3_4_address0,
        weight_13_3_4_ce0 => grp_cnn_fu_1844_weight_13_3_4_ce0,
        weight_13_3_4_we0 => grp_cnn_fu_1844_weight_13_3_4_we0,
        weight_13_3_4_d0 => grp_cnn_fu_1844_weight_13_3_4_d0,
        weight_13_3_4_q0 => weight_344_q0,
        weight_13_4_0_address0 => grp_cnn_fu_1844_weight_13_4_0_address0,
        weight_13_4_0_ce0 => grp_cnn_fu_1844_weight_13_4_0_ce0,
        weight_13_4_0_we0 => grp_cnn_fu_1844_weight_13_4_0_we0,
        weight_13_4_0_d0 => grp_cnn_fu_1844_weight_13_4_0_d0,
        weight_13_4_0_q0 => weight_345_q0,
        weight_13_4_1_address0 => grp_cnn_fu_1844_weight_13_4_1_address0,
        weight_13_4_1_ce0 => grp_cnn_fu_1844_weight_13_4_1_ce0,
        weight_13_4_1_we0 => grp_cnn_fu_1844_weight_13_4_1_we0,
        weight_13_4_1_d0 => grp_cnn_fu_1844_weight_13_4_1_d0,
        weight_13_4_1_q0 => weight_346_q0,
        weight_13_4_2_address0 => grp_cnn_fu_1844_weight_13_4_2_address0,
        weight_13_4_2_ce0 => grp_cnn_fu_1844_weight_13_4_2_ce0,
        weight_13_4_2_we0 => grp_cnn_fu_1844_weight_13_4_2_we0,
        weight_13_4_2_d0 => grp_cnn_fu_1844_weight_13_4_2_d0,
        weight_13_4_2_q0 => weight_347_q0,
        weight_13_4_3_address0 => grp_cnn_fu_1844_weight_13_4_3_address0,
        weight_13_4_3_ce0 => grp_cnn_fu_1844_weight_13_4_3_ce0,
        weight_13_4_3_we0 => grp_cnn_fu_1844_weight_13_4_3_we0,
        weight_13_4_3_d0 => grp_cnn_fu_1844_weight_13_4_3_d0,
        weight_13_4_3_q0 => weight_348_q0,
        weight_13_4_4_address0 => grp_cnn_fu_1844_weight_13_4_4_address0,
        weight_13_4_4_ce0 => grp_cnn_fu_1844_weight_13_4_4_ce0,
        weight_13_4_4_we0 => grp_cnn_fu_1844_weight_13_4_4_we0,
        weight_13_4_4_d0 => grp_cnn_fu_1844_weight_13_4_4_d0,
        weight_13_4_4_q0 => weight_349_q0,
        weight_14_0_0_address0 => grp_cnn_fu_1844_weight_14_0_0_address0,
        weight_14_0_0_ce0 => grp_cnn_fu_1844_weight_14_0_0_ce0,
        weight_14_0_0_we0 => grp_cnn_fu_1844_weight_14_0_0_we0,
        weight_14_0_0_d0 => grp_cnn_fu_1844_weight_14_0_0_d0,
        weight_14_0_0_q0 => weight_350_q0,
        weight_14_0_1_address0 => grp_cnn_fu_1844_weight_14_0_1_address0,
        weight_14_0_1_ce0 => grp_cnn_fu_1844_weight_14_0_1_ce0,
        weight_14_0_1_we0 => grp_cnn_fu_1844_weight_14_0_1_we0,
        weight_14_0_1_d0 => grp_cnn_fu_1844_weight_14_0_1_d0,
        weight_14_0_1_q0 => weight_351_q0,
        weight_14_0_2_address0 => grp_cnn_fu_1844_weight_14_0_2_address0,
        weight_14_0_2_ce0 => grp_cnn_fu_1844_weight_14_0_2_ce0,
        weight_14_0_2_we0 => grp_cnn_fu_1844_weight_14_0_2_we0,
        weight_14_0_2_d0 => grp_cnn_fu_1844_weight_14_0_2_d0,
        weight_14_0_2_q0 => weight_352_q0,
        weight_14_0_3_address0 => grp_cnn_fu_1844_weight_14_0_3_address0,
        weight_14_0_3_ce0 => grp_cnn_fu_1844_weight_14_0_3_ce0,
        weight_14_0_3_we0 => grp_cnn_fu_1844_weight_14_0_3_we0,
        weight_14_0_3_d0 => grp_cnn_fu_1844_weight_14_0_3_d0,
        weight_14_0_3_q0 => weight_353_q0,
        weight_14_0_4_address0 => grp_cnn_fu_1844_weight_14_0_4_address0,
        weight_14_0_4_ce0 => grp_cnn_fu_1844_weight_14_0_4_ce0,
        weight_14_0_4_we0 => grp_cnn_fu_1844_weight_14_0_4_we0,
        weight_14_0_4_d0 => grp_cnn_fu_1844_weight_14_0_4_d0,
        weight_14_0_4_q0 => weight_354_q0,
        weight_14_1_0_address0 => grp_cnn_fu_1844_weight_14_1_0_address0,
        weight_14_1_0_ce0 => grp_cnn_fu_1844_weight_14_1_0_ce0,
        weight_14_1_0_we0 => grp_cnn_fu_1844_weight_14_1_0_we0,
        weight_14_1_0_d0 => grp_cnn_fu_1844_weight_14_1_0_d0,
        weight_14_1_0_q0 => weight_355_q0,
        weight_14_1_1_address0 => grp_cnn_fu_1844_weight_14_1_1_address0,
        weight_14_1_1_ce0 => grp_cnn_fu_1844_weight_14_1_1_ce0,
        weight_14_1_1_we0 => grp_cnn_fu_1844_weight_14_1_1_we0,
        weight_14_1_1_d0 => grp_cnn_fu_1844_weight_14_1_1_d0,
        weight_14_1_1_q0 => weight_356_q0,
        weight_14_1_2_address0 => grp_cnn_fu_1844_weight_14_1_2_address0,
        weight_14_1_2_ce0 => grp_cnn_fu_1844_weight_14_1_2_ce0,
        weight_14_1_2_we0 => grp_cnn_fu_1844_weight_14_1_2_we0,
        weight_14_1_2_d0 => grp_cnn_fu_1844_weight_14_1_2_d0,
        weight_14_1_2_q0 => weight_357_q0,
        weight_14_1_3_address0 => grp_cnn_fu_1844_weight_14_1_3_address0,
        weight_14_1_3_ce0 => grp_cnn_fu_1844_weight_14_1_3_ce0,
        weight_14_1_3_we0 => grp_cnn_fu_1844_weight_14_1_3_we0,
        weight_14_1_3_d0 => grp_cnn_fu_1844_weight_14_1_3_d0,
        weight_14_1_3_q0 => weight_358_q0,
        weight_14_1_4_address0 => grp_cnn_fu_1844_weight_14_1_4_address0,
        weight_14_1_4_ce0 => grp_cnn_fu_1844_weight_14_1_4_ce0,
        weight_14_1_4_we0 => grp_cnn_fu_1844_weight_14_1_4_we0,
        weight_14_1_4_d0 => grp_cnn_fu_1844_weight_14_1_4_d0,
        weight_14_1_4_q0 => weight_359_q0,
        weight_14_2_0_address0 => grp_cnn_fu_1844_weight_14_2_0_address0,
        weight_14_2_0_ce0 => grp_cnn_fu_1844_weight_14_2_0_ce0,
        weight_14_2_0_we0 => grp_cnn_fu_1844_weight_14_2_0_we0,
        weight_14_2_0_d0 => grp_cnn_fu_1844_weight_14_2_0_d0,
        weight_14_2_0_q0 => weight_360_q0,
        weight_14_2_1_address0 => grp_cnn_fu_1844_weight_14_2_1_address0,
        weight_14_2_1_ce0 => grp_cnn_fu_1844_weight_14_2_1_ce0,
        weight_14_2_1_we0 => grp_cnn_fu_1844_weight_14_2_1_we0,
        weight_14_2_1_d0 => grp_cnn_fu_1844_weight_14_2_1_d0,
        weight_14_2_1_q0 => weight_361_q0,
        weight_14_2_2_address0 => grp_cnn_fu_1844_weight_14_2_2_address0,
        weight_14_2_2_ce0 => grp_cnn_fu_1844_weight_14_2_2_ce0,
        weight_14_2_2_we0 => grp_cnn_fu_1844_weight_14_2_2_we0,
        weight_14_2_2_d0 => grp_cnn_fu_1844_weight_14_2_2_d0,
        weight_14_2_2_q0 => weight_362_q0,
        weight_14_2_3_address0 => grp_cnn_fu_1844_weight_14_2_3_address0,
        weight_14_2_3_ce0 => grp_cnn_fu_1844_weight_14_2_3_ce0,
        weight_14_2_3_we0 => grp_cnn_fu_1844_weight_14_2_3_we0,
        weight_14_2_3_d0 => grp_cnn_fu_1844_weight_14_2_3_d0,
        weight_14_2_3_q0 => weight_363_q0,
        weight_14_2_4_address0 => grp_cnn_fu_1844_weight_14_2_4_address0,
        weight_14_2_4_ce0 => grp_cnn_fu_1844_weight_14_2_4_ce0,
        weight_14_2_4_we0 => grp_cnn_fu_1844_weight_14_2_4_we0,
        weight_14_2_4_d0 => grp_cnn_fu_1844_weight_14_2_4_d0,
        weight_14_2_4_q0 => weight_364_q0,
        weight_14_3_0_address0 => grp_cnn_fu_1844_weight_14_3_0_address0,
        weight_14_3_0_ce0 => grp_cnn_fu_1844_weight_14_3_0_ce0,
        weight_14_3_0_we0 => grp_cnn_fu_1844_weight_14_3_0_we0,
        weight_14_3_0_d0 => grp_cnn_fu_1844_weight_14_3_0_d0,
        weight_14_3_0_q0 => weight_365_q0,
        weight_14_3_1_address0 => grp_cnn_fu_1844_weight_14_3_1_address0,
        weight_14_3_1_ce0 => grp_cnn_fu_1844_weight_14_3_1_ce0,
        weight_14_3_1_we0 => grp_cnn_fu_1844_weight_14_3_1_we0,
        weight_14_3_1_d0 => grp_cnn_fu_1844_weight_14_3_1_d0,
        weight_14_3_1_q0 => weight_366_q0,
        weight_14_3_2_address0 => grp_cnn_fu_1844_weight_14_3_2_address0,
        weight_14_3_2_ce0 => grp_cnn_fu_1844_weight_14_3_2_ce0,
        weight_14_3_2_we0 => grp_cnn_fu_1844_weight_14_3_2_we0,
        weight_14_3_2_d0 => grp_cnn_fu_1844_weight_14_3_2_d0,
        weight_14_3_2_q0 => weight_367_q0,
        weight_14_3_3_address0 => grp_cnn_fu_1844_weight_14_3_3_address0,
        weight_14_3_3_ce0 => grp_cnn_fu_1844_weight_14_3_3_ce0,
        weight_14_3_3_we0 => grp_cnn_fu_1844_weight_14_3_3_we0,
        weight_14_3_3_d0 => grp_cnn_fu_1844_weight_14_3_3_d0,
        weight_14_3_3_q0 => weight_368_q0,
        weight_14_3_4_address0 => grp_cnn_fu_1844_weight_14_3_4_address0,
        weight_14_3_4_ce0 => grp_cnn_fu_1844_weight_14_3_4_ce0,
        weight_14_3_4_we0 => grp_cnn_fu_1844_weight_14_3_4_we0,
        weight_14_3_4_d0 => grp_cnn_fu_1844_weight_14_3_4_d0,
        weight_14_3_4_q0 => weight_369_q0,
        weight_14_4_0_address0 => grp_cnn_fu_1844_weight_14_4_0_address0,
        weight_14_4_0_ce0 => grp_cnn_fu_1844_weight_14_4_0_ce0,
        weight_14_4_0_we0 => grp_cnn_fu_1844_weight_14_4_0_we0,
        weight_14_4_0_d0 => grp_cnn_fu_1844_weight_14_4_0_d0,
        weight_14_4_0_q0 => weight_370_q0,
        weight_14_4_1_address0 => grp_cnn_fu_1844_weight_14_4_1_address0,
        weight_14_4_1_ce0 => grp_cnn_fu_1844_weight_14_4_1_ce0,
        weight_14_4_1_we0 => grp_cnn_fu_1844_weight_14_4_1_we0,
        weight_14_4_1_d0 => grp_cnn_fu_1844_weight_14_4_1_d0,
        weight_14_4_1_q0 => weight_371_q0,
        weight_14_4_2_address0 => grp_cnn_fu_1844_weight_14_4_2_address0,
        weight_14_4_2_ce0 => grp_cnn_fu_1844_weight_14_4_2_ce0,
        weight_14_4_2_we0 => grp_cnn_fu_1844_weight_14_4_2_we0,
        weight_14_4_2_d0 => grp_cnn_fu_1844_weight_14_4_2_d0,
        weight_14_4_2_q0 => weight_372_q0,
        weight_14_4_3_address0 => grp_cnn_fu_1844_weight_14_4_3_address0,
        weight_14_4_3_ce0 => grp_cnn_fu_1844_weight_14_4_3_ce0,
        weight_14_4_3_we0 => grp_cnn_fu_1844_weight_14_4_3_we0,
        weight_14_4_3_d0 => grp_cnn_fu_1844_weight_14_4_3_d0,
        weight_14_4_3_q0 => weight_373_q0,
        weight_14_4_4_address0 => grp_cnn_fu_1844_weight_14_4_4_address0,
        weight_14_4_4_ce0 => grp_cnn_fu_1844_weight_14_4_4_ce0,
        weight_14_4_4_we0 => grp_cnn_fu_1844_weight_14_4_4_we0,
        weight_14_4_4_d0 => grp_cnn_fu_1844_weight_14_4_4_d0,
        weight_14_4_4_q0 => weight_374_q0,
        weight_15_0_0_address0 => grp_cnn_fu_1844_weight_15_0_0_address0,
        weight_15_0_0_ce0 => grp_cnn_fu_1844_weight_15_0_0_ce0,
        weight_15_0_0_we0 => grp_cnn_fu_1844_weight_15_0_0_we0,
        weight_15_0_0_d0 => grp_cnn_fu_1844_weight_15_0_0_d0,
        weight_15_0_0_q0 => weight_375_q0,
        weight_15_0_1_address0 => grp_cnn_fu_1844_weight_15_0_1_address0,
        weight_15_0_1_ce0 => grp_cnn_fu_1844_weight_15_0_1_ce0,
        weight_15_0_1_we0 => grp_cnn_fu_1844_weight_15_0_1_we0,
        weight_15_0_1_d0 => grp_cnn_fu_1844_weight_15_0_1_d0,
        weight_15_0_1_q0 => weight_376_q0,
        weight_15_0_2_address0 => grp_cnn_fu_1844_weight_15_0_2_address0,
        weight_15_0_2_ce0 => grp_cnn_fu_1844_weight_15_0_2_ce0,
        weight_15_0_2_we0 => grp_cnn_fu_1844_weight_15_0_2_we0,
        weight_15_0_2_d0 => grp_cnn_fu_1844_weight_15_0_2_d0,
        weight_15_0_2_q0 => weight_377_q0,
        weight_15_0_3_address0 => grp_cnn_fu_1844_weight_15_0_3_address0,
        weight_15_0_3_ce0 => grp_cnn_fu_1844_weight_15_0_3_ce0,
        weight_15_0_3_we0 => grp_cnn_fu_1844_weight_15_0_3_we0,
        weight_15_0_3_d0 => grp_cnn_fu_1844_weight_15_0_3_d0,
        weight_15_0_3_q0 => weight_378_q0,
        weight_15_0_4_address0 => grp_cnn_fu_1844_weight_15_0_4_address0,
        weight_15_0_4_ce0 => grp_cnn_fu_1844_weight_15_0_4_ce0,
        weight_15_0_4_we0 => grp_cnn_fu_1844_weight_15_0_4_we0,
        weight_15_0_4_d0 => grp_cnn_fu_1844_weight_15_0_4_d0,
        weight_15_0_4_q0 => weight_379_q0,
        weight_15_1_0_address0 => grp_cnn_fu_1844_weight_15_1_0_address0,
        weight_15_1_0_ce0 => grp_cnn_fu_1844_weight_15_1_0_ce0,
        weight_15_1_0_we0 => grp_cnn_fu_1844_weight_15_1_0_we0,
        weight_15_1_0_d0 => grp_cnn_fu_1844_weight_15_1_0_d0,
        weight_15_1_0_q0 => weight_380_q0,
        weight_15_1_1_address0 => grp_cnn_fu_1844_weight_15_1_1_address0,
        weight_15_1_1_ce0 => grp_cnn_fu_1844_weight_15_1_1_ce0,
        weight_15_1_1_we0 => grp_cnn_fu_1844_weight_15_1_1_we0,
        weight_15_1_1_d0 => grp_cnn_fu_1844_weight_15_1_1_d0,
        weight_15_1_1_q0 => weight_381_q0,
        weight_15_1_2_address0 => grp_cnn_fu_1844_weight_15_1_2_address0,
        weight_15_1_2_ce0 => grp_cnn_fu_1844_weight_15_1_2_ce0,
        weight_15_1_2_we0 => grp_cnn_fu_1844_weight_15_1_2_we0,
        weight_15_1_2_d0 => grp_cnn_fu_1844_weight_15_1_2_d0,
        weight_15_1_2_q0 => weight_382_q0,
        weight_15_1_3_address0 => grp_cnn_fu_1844_weight_15_1_3_address0,
        weight_15_1_3_ce0 => grp_cnn_fu_1844_weight_15_1_3_ce0,
        weight_15_1_3_we0 => grp_cnn_fu_1844_weight_15_1_3_we0,
        weight_15_1_3_d0 => grp_cnn_fu_1844_weight_15_1_3_d0,
        weight_15_1_3_q0 => weight_383_q0,
        weight_15_1_4_address0 => grp_cnn_fu_1844_weight_15_1_4_address0,
        weight_15_1_4_ce0 => grp_cnn_fu_1844_weight_15_1_4_ce0,
        weight_15_1_4_we0 => grp_cnn_fu_1844_weight_15_1_4_we0,
        weight_15_1_4_d0 => grp_cnn_fu_1844_weight_15_1_4_d0,
        weight_15_1_4_q0 => weight_384_q0,
        weight_15_2_0_address0 => grp_cnn_fu_1844_weight_15_2_0_address0,
        weight_15_2_0_ce0 => grp_cnn_fu_1844_weight_15_2_0_ce0,
        weight_15_2_0_we0 => grp_cnn_fu_1844_weight_15_2_0_we0,
        weight_15_2_0_d0 => grp_cnn_fu_1844_weight_15_2_0_d0,
        weight_15_2_0_q0 => weight_385_q0,
        weight_15_2_1_address0 => grp_cnn_fu_1844_weight_15_2_1_address0,
        weight_15_2_1_ce0 => grp_cnn_fu_1844_weight_15_2_1_ce0,
        weight_15_2_1_we0 => grp_cnn_fu_1844_weight_15_2_1_we0,
        weight_15_2_1_d0 => grp_cnn_fu_1844_weight_15_2_1_d0,
        weight_15_2_1_q0 => weight_386_q0,
        weight_15_2_2_address0 => grp_cnn_fu_1844_weight_15_2_2_address0,
        weight_15_2_2_ce0 => grp_cnn_fu_1844_weight_15_2_2_ce0,
        weight_15_2_2_we0 => grp_cnn_fu_1844_weight_15_2_2_we0,
        weight_15_2_2_d0 => grp_cnn_fu_1844_weight_15_2_2_d0,
        weight_15_2_2_q0 => weight_387_q0,
        weight_15_2_3_address0 => grp_cnn_fu_1844_weight_15_2_3_address0,
        weight_15_2_3_ce0 => grp_cnn_fu_1844_weight_15_2_3_ce0,
        weight_15_2_3_we0 => grp_cnn_fu_1844_weight_15_2_3_we0,
        weight_15_2_3_d0 => grp_cnn_fu_1844_weight_15_2_3_d0,
        weight_15_2_3_q0 => weight_388_q0,
        weight_15_2_4_address0 => grp_cnn_fu_1844_weight_15_2_4_address0,
        weight_15_2_4_ce0 => grp_cnn_fu_1844_weight_15_2_4_ce0,
        weight_15_2_4_we0 => grp_cnn_fu_1844_weight_15_2_4_we0,
        weight_15_2_4_d0 => grp_cnn_fu_1844_weight_15_2_4_d0,
        weight_15_2_4_q0 => weight_389_q0,
        weight_15_3_0_address0 => grp_cnn_fu_1844_weight_15_3_0_address0,
        weight_15_3_0_ce0 => grp_cnn_fu_1844_weight_15_3_0_ce0,
        weight_15_3_0_we0 => grp_cnn_fu_1844_weight_15_3_0_we0,
        weight_15_3_0_d0 => grp_cnn_fu_1844_weight_15_3_0_d0,
        weight_15_3_0_q0 => weight_390_q0,
        weight_15_3_1_address0 => grp_cnn_fu_1844_weight_15_3_1_address0,
        weight_15_3_1_ce0 => grp_cnn_fu_1844_weight_15_3_1_ce0,
        weight_15_3_1_we0 => grp_cnn_fu_1844_weight_15_3_1_we0,
        weight_15_3_1_d0 => grp_cnn_fu_1844_weight_15_3_1_d0,
        weight_15_3_1_q0 => weight_391_q0,
        weight_15_3_2_address0 => grp_cnn_fu_1844_weight_15_3_2_address0,
        weight_15_3_2_ce0 => grp_cnn_fu_1844_weight_15_3_2_ce0,
        weight_15_3_2_we0 => grp_cnn_fu_1844_weight_15_3_2_we0,
        weight_15_3_2_d0 => grp_cnn_fu_1844_weight_15_3_2_d0,
        weight_15_3_2_q0 => weight_392_q0,
        weight_15_3_3_address0 => grp_cnn_fu_1844_weight_15_3_3_address0,
        weight_15_3_3_ce0 => grp_cnn_fu_1844_weight_15_3_3_ce0,
        weight_15_3_3_we0 => grp_cnn_fu_1844_weight_15_3_3_we0,
        weight_15_3_3_d0 => grp_cnn_fu_1844_weight_15_3_3_d0,
        weight_15_3_3_q0 => weight_393_q0,
        weight_15_3_4_address0 => grp_cnn_fu_1844_weight_15_3_4_address0,
        weight_15_3_4_ce0 => grp_cnn_fu_1844_weight_15_3_4_ce0,
        weight_15_3_4_we0 => grp_cnn_fu_1844_weight_15_3_4_we0,
        weight_15_3_4_d0 => grp_cnn_fu_1844_weight_15_3_4_d0,
        weight_15_3_4_q0 => weight_394_q0,
        weight_15_4_0_address0 => grp_cnn_fu_1844_weight_15_4_0_address0,
        weight_15_4_0_ce0 => grp_cnn_fu_1844_weight_15_4_0_ce0,
        weight_15_4_0_we0 => grp_cnn_fu_1844_weight_15_4_0_we0,
        weight_15_4_0_d0 => grp_cnn_fu_1844_weight_15_4_0_d0,
        weight_15_4_0_q0 => weight_395_q0,
        weight_15_4_1_address0 => grp_cnn_fu_1844_weight_15_4_1_address0,
        weight_15_4_1_ce0 => grp_cnn_fu_1844_weight_15_4_1_ce0,
        weight_15_4_1_we0 => grp_cnn_fu_1844_weight_15_4_1_we0,
        weight_15_4_1_d0 => grp_cnn_fu_1844_weight_15_4_1_d0,
        weight_15_4_1_q0 => weight_396_q0,
        weight_15_4_2_address0 => grp_cnn_fu_1844_weight_15_4_2_address0,
        weight_15_4_2_ce0 => grp_cnn_fu_1844_weight_15_4_2_ce0,
        weight_15_4_2_we0 => grp_cnn_fu_1844_weight_15_4_2_we0,
        weight_15_4_2_d0 => grp_cnn_fu_1844_weight_15_4_2_d0,
        weight_15_4_2_q0 => weight_397_q0,
        weight_15_4_3_address0 => grp_cnn_fu_1844_weight_15_4_3_address0,
        weight_15_4_3_ce0 => grp_cnn_fu_1844_weight_15_4_3_ce0,
        weight_15_4_3_we0 => grp_cnn_fu_1844_weight_15_4_3_we0,
        weight_15_4_3_d0 => grp_cnn_fu_1844_weight_15_4_3_d0,
        weight_15_4_3_q0 => weight_398_q0,
        weight_15_4_4_address0 => grp_cnn_fu_1844_weight_15_4_4_address0,
        weight_15_4_4_ce0 => grp_cnn_fu_1844_weight_15_4_4_ce0,
        weight_15_4_4_we0 => grp_cnn_fu_1844_weight_15_4_4_we0,
        weight_15_4_4_d0 => grp_cnn_fu_1844_weight_15_4_4_d0,
        weight_15_4_4_q0 => weight_399_q0,
        m_axi_kernel_input_AWVALID => grp_cnn_fu_1844_m_axi_kernel_input_AWVALID,
        m_axi_kernel_input_AWREADY => ap_const_logic_0,
        m_axi_kernel_input_AWADDR => grp_cnn_fu_1844_m_axi_kernel_input_AWADDR,
        m_axi_kernel_input_AWID => grp_cnn_fu_1844_m_axi_kernel_input_AWID,
        m_axi_kernel_input_AWLEN => grp_cnn_fu_1844_m_axi_kernel_input_AWLEN,
        m_axi_kernel_input_AWSIZE => grp_cnn_fu_1844_m_axi_kernel_input_AWSIZE,
        m_axi_kernel_input_AWBURST => grp_cnn_fu_1844_m_axi_kernel_input_AWBURST,
        m_axi_kernel_input_AWLOCK => grp_cnn_fu_1844_m_axi_kernel_input_AWLOCK,
        m_axi_kernel_input_AWCACHE => grp_cnn_fu_1844_m_axi_kernel_input_AWCACHE,
        m_axi_kernel_input_AWPROT => grp_cnn_fu_1844_m_axi_kernel_input_AWPROT,
        m_axi_kernel_input_AWQOS => grp_cnn_fu_1844_m_axi_kernel_input_AWQOS,
        m_axi_kernel_input_AWREGION => grp_cnn_fu_1844_m_axi_kernel_input_AWREGION,
        m_axi_kernel_input_AWUSER => grp_cnn_fu_1844_m_axi_kernel_input_AWUSER,
        m_axi_kernel_input_WVALID => grp_cnn_fu_1844_m_axi_kernel_input_WVALID,
        m_axi_kernel_input_WREADY => ap_const_logic_0,
        m_axi_kernel_input_WDATA => grp_cnn_fu_1844_m_axi_kernel_input_WDATA,
        m_axi_kernel_input_WSTRB => grp_cnn_fu_1844_m_axi_kernel_input_WSTRB,
        m_axi_kernel_input_WLAST => grp_cnn_fu_1844_m_axi_kernel_input_WLAST,
        m_axi_kernel_input_WID => grp_cnn_fu_1844_m_axi_kernel_input_WID,
        m_axi_kernel_input_WUSER => grp_cnn_fu_1844_m_axi_kernel_input_WUSER,
        m_axi_kernel_input_ARVALID => grp_cnn_fu_1844_m_axi_kernel_input_ARVALID,
        m_axi_kernel_input_ARREADY => kernel_input_ARREADY,
        m_axi_kernel_input_ARADDR => grp_cnn_fu_1844_m_axi_kernel_input_ARADDR,
        m_axi_kernel_input_ARID => grp_cnn_fu_1844_m_axi_kernel_input_ARID,
        m_axi_kernel_input_ARLEN => grp_cnn_fu_1844_m_axi_kernel_input_ARLEN,
        m_axi_kernel_input_ARSIZE => grp_cnn_fu_1844_m_axi_kernel_input_ARSIZE,
        m_axi_kernel_input_ARBURST => grp_cnn_fu_1844_m_axi_kernel_input_ARBURST,
        m_axi_kernel_input_ARLOCK => grp_cnn_fu_1844_m_axi_kernel_input_ARLOCK,
        m_axi_kernel_input_ARCACHE => grp_cnn_fu_1844_m_axi_kernel_input_ARCACHE,
        m_axi_kernel_input_ARPROT => grp_cnn_fu_1844_m_axi_kernel_input_ARPROT,
        m_axi_kernel_input_ARQOS => grp_cnn_fu_1844_m_axi_kernel_input_ARQOS,
        m_axi_kernel_input_ARREGION => grp_cnn_fu_1844_m_axi_kernel_input_ARREGION,
        m_axi_kernel_input_ARUSER => grp_cnn_fu_1844_m_axi_kernel_input_ARUSER,
        m_axi_kernel_input_RVALID => kernel_input_RVALID,
        m_axi_kernel_input_RREADY => grp_cnn_fu_1844_m_axi_kernel_input_RREADY,
        m_axi_kernel_input_RDATA => kernel_input_RDATA,
        m_axi_kernel_input_RLAST => ap_const_logic_0,
        m_axi_kernel_input_RID => ap_const_lv1_0,
        m_axi_kernel_input_RFIFONUM => kernel_input_RFIFONUM,
        m_axi_kernel_input_RUSER => ap_const_lv1_0,
        m_axi_kernel_input_RRESP => ap_const_lv2_0,
        m_axi_kernel_input_BVALID => ap_const_logic_0,
        m_axi_kernel_input_BREADY => grp_cnn_fu_1844_m_axi_kernel_input_BREADY,
        m_axi_kernel_input_BRESP => ap_const_lv2_0,
        m_axi_kernel_input_BID => ap_const_lv1_0,
        m_axi_kernel_input_BUSER => ap_const_lv1_0,
        vinput => vinput_read_reg_2752,
        m_axi_kernel_weight_AWVALID => grp_cnn_fu_1844_m_axi_kernel_weight_AWVALID,
        m_axi_kernel_weight_AWREADY => ap_const_logic_0,
        m_axi_kernel_weight_AWADDR => grp_cnn_fu_1844_m_axi_kernel_weight_AWADDR,
        m_axi_kernel_weight_AWID => grp_cnn_fu_1844_m_axi_kernel_weight_AWID,
        m_axi_kernel_weight_AWLEN => grp_cnn_fu_1844_m_axi_kernel_weight_AWLEN,
        m_axi_kernel_weight_AWSIZE => grp_cnn_fu_1844_m_axi_kernel_weight_AWSIZE,
        m_axi_kernel_weight_AWBURST => grp_cnn_fu_1844_m_axi_kernel_weight_AWBURST,
        m_axi_kernel_weight_AWLOCK => grp_cnn_fu_1844_m_axi_kernel_weight_AWLOCK,
        m_axi_kernel_weight_AWCACHE => grp_cnn_fu_1844_m_axi_kernel_weight_AWCACHE,
        m_axi_kernel_weight_AWPROT => grp_cnn_fu_1844_m_axi_kernel_weight_AWPROT,
        m_axi_kernel_weight_AWQOS => grp_cnn_fu_1844_m_axi_kernel_weight_AWQOS,
        m_axi_kernel_weight_AWREGION => grp_cnn_fu_1844_m_axi_kernel_weight_AWREGION,
        m_axi_kernel_weight_AWUSER => grp_cnn_fu_1844_m_axi_kernel_weight_AWUSER,
        m_axi_kernel_weight_WVALID => grp_cnn_fu_1844_m_axi_kernel_weight_WVALID,
        m_axi_kernel_weight_WREADY => ap_const_logic_0,
        m_axi_kernel_weight_WDATA => grp_cnn_fu_1844_m_axi_kernel_weight_WDATA,
        m_axi_kernel_weight_WSTRB => grp_cnn_fu_1844_m_axi_kernel_weight_WSTRB,
        m_axi_kernel_weight_WLAST => grp_cnn_fu_1844_m_axi_kernel_weight_WLAST,
        m_axi_kernel_weight_WID => grp_cnn_fu_1844_m_axi_kernel_weight_WID,
        m_axi_kernel_weight_WUSER => grp_cnn_fu_1844_m_axi_kernel_weight_WUSER,
        m_axi_kernel_weight_ARVALID => grp_cnn_fu_1844_m_axi_kernel_weight_ARVALID,
        m_axi_kernel_weight_ARREADY => kernel_weight_ARREADY,
        m_axi_kernel_weight_ARADDR => grp_cnn_fu_1844_m_axi_kernel_weight_ARADDR,
        m_axi_kernel_weight_ARID => grp_cnn_fu_1844_m_axi_kernel_weight_ARID,
        m_axi_kernel_weight_ARLEN => grp_cnn_fu_1844_m_axi_kernel_weight_ARLEN,
        m_axi_kernel_weight_ARSIZE => grp_cnn_fu_1844_m_axi_kernel_weight_ARSIZE,
        m_axi_kernel_weight_ARBURST => grp_cnn_fu_1844_m_axi_kernel_weight_ARBURST,
        m_axi_kernel_weight_ARLOCK => grp_cnn_fu_1844_m_axi_kernel_weight_ARLOCK,
        m_axi_kernel_weight_ARCACHE => grp_cnn_fu_1844_m_axi_kernel_weight_ARCACHE,
        m_axi_kernel_weight_ARPROT => grp_cnn_fu_1844_m_axi_kernel_weight_ARPROT,
        m_axi_kernel_weight_ARQOS => grp_cnn_fu_1844_m_axi_kernel_weight_ARQOS,
        m_axi_kernel_weight_ARREGION => grp_cnn_fu_1844_m_axi_kernel_weight_ARREGION,
        m_axi_kernel_weight_ARUSER => grp_cnn_fu_1844_m_axi_kernel_weight_ARUSER,
        m_axi_kernel_weight_RVALID => kernel_weight_RVALID,
        m_axi_kernel_weight_RREADY => grp_cnn_fu_1844_m_axi_kernel_weight_RREADY,
        m_axi_kernel_weight_RDATA => kernel_weight_RDATA,
        m_axi_kernel_weight_RLAST => ap_const_logic_0,
        m_axi_kernel_weight_RID => ap_const_lv1_0,
        m_axi_kernel_weight_RFIFONUM => kernel_weight_RFIFONUM,
        m_axi_kernel_weight_RUSER => ap_const_lv1_0,
        m_axi_kernel_weight_RRESP => ap_const_lv2_0,
        m_axi_kernel_weight_BVALID => ap_const_logic_0,
        m_axi_kernel_weight_BREADY => grp_cnn_fu_1844_m_axi_kernel_weight_BREADY,
        m_axi_kernel_weight_BRESP => ap_const_lv2_0,
        m_axi_kernel_weight_BID => ap_const_lv1_0,
        m_axi_kernel_weight_BUSER => ap_const_lv1_0,
        vweight => vweight_read_reg_2747,
        m_axi_kernel_output_AWVALID => grp_cnn_fu_1844_m_axi_kernel_output_AWVALID,
        m_axi_kernel_output_AWREADY => kernel_output_AWREADY,
        m_axi_kernel_output_AWADDR => grp_cnn_fu_1844_m_axi_kernel_output_AWADDR,
        m_axi_kernel_output_AWID => grp_cnn_fu_1844_m_axi_kernel_output_AWID,
        m_axi_kernel_output_AWLEN => grp_cnn_fu_1844_m_axi_kernel_output_AWLEN,
        m_axi_kernel_output_AWSIZE => grp_cnn_fu_1844_m_axi_kernel_output_AWSIZE,
        m_axi_kernel_output_AWBURST => grp_cnn_fu_1844_m_axi_kernel_output_AWBURST,
        m_axi_kernel_output_AWLOCK => grp_cnn_fu_1844_m_axi_kernel_output_AWLOCK,
        m_axi_kernel_output_AWCACHE => grp_cnn_fu_1844_m_axi_kernel_output_AWCACHE,
        m_axi_kernel_output_AWPROT => grp_cnn_fu_1844_m_axi_kernel_output_AWPROT,
        m_axi_kernel_output_AWQOS => grp_cnn_fu_1844_m_axi_kernel_output_AWQOS,
        m_axi_kernel_output_AWREGION => grp_cnn_fu_1844_m_axi_kernel_output_AWREGION,
        m_axi_kernel_output_AWUSER => grp_cnn_fu_1844_m_axi_kernel_output_AWUSER,
        m_axi_kernel_output_WVALID => grp_cnn_fu_1844_m_axi_kernel_output_WVALID,
        m_axi_kernel_output_WREADY => kernel_output_WREADY,
        m_axi_kernel_output_WDATA => grp_cnn_fu_1844_m_axi_kernel_output_WDATA,
        m_axi_kernel_output_WSTRB => grp_cnn_fu_1844_m_axi_kernel_output_WSTRB,
        m_axi_kernel_output_WLAST => grp_cnn_fu_1844_m_axi_kernel_output_WLAST,
        m_axi_kernel_output_WID => grp_cnn_fu_1844_m_axi_kernel_output_WID,
        m_axi_kernel_output_WUSER => grp_cnn_fu_1844_m_axi_kernel_output_WUSER,
        m_axi_kernel_output_ARVALID => grp_cnn_fu_1844_m_axi_kernel_output_ARVALID,
        m_axi_kernel_output_ARREADY => kernel_output_ARREADY,
        m_axi_kernel_output_ARADDR => grp_cnn_fu_1844_m_axi_kernel_output_ARADDR,
        m_axi_kernel_output_ARID => grp_cnn_fu_1844_m_axi_kernel_output_ARID,
        m_axi_kernel_output_ARLEN => grp_cnn_fu_1844_m_axi_kernel_output_ARLEN,
        m_axi_kernel_output_ARSIZE => grp_cnn_fu_1844_m_axi_kernel_output_ARSIZE,
        m_axi_kernel_output_ARBURST => grp_cnn_fu_1844_m_axi_kernel_output_ARBURST,
        m_axi_kernel_output_ARLOCK => grp_cnn_fu_1844_m_axi_kernel_output_ARLOCK,
        m_axi_kernel_output_ARCACHE => grp_cnn_fu_1844_m_axi_kernel_output_ARCACHE,
        m_axi_kernel_output_ARPROT => grp_cnn_fu_1844_m_axi_kernel_output_ARPROT,
        m_axi_kernel_output_ARQOS => grp_cnn_fu_1844_m_axi_kernel_output_ARQOS,
        m_axi_kernel_output_ARREGION => grp_cnn_fu_1844_m_axi_kernel_output_ARREGION,
        m_axi_kernel_output_ARUSER => grp_cnn_fu_1844_m_axi_kernel_output_ARUSER,
        m_axi_kernel_output_RVALID => kernel_output_RVALID,
        m_axi_kernel_output_RREADY => grp_cnn_fu_1844_m_axi_kernel_output_RREADY,
        m_axi_kernel_output_RDATA => kernel_output_RDATA,
        m_axi_kernel_output_RLAST => ap_const_logic_0,
        m_axi_kernel_output_RID => ap_const_lv1_0,
        m_axi_kernel_output_RFIFONUM => kernel_output_RFIFONUM,
        m_axi_kernel_output_RUSER => ap_const_lv1_0,
        m_axi_kernel_output_RRESP => ap_const_lv2_0,
        m_axi_kernel_output_BVALID => kernel_output_BVALID,
        m_axi_kernel_output_BREADY => grp_cnn_fu_1844_m_axi_kernel_output_BREADY,
        m_axi_kernel_output_BRESP => ap_const_lv2_0,
        m_axi_kernel_output_BID => ap_const_lv1_0,
        m_axi_kernel_output_BUSER => ap_const_lv1_0,
        voutput => voutput_read_reg_2742);

    control_s_axi_U : component kernel_cnn_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        vinput => vinput,
        vweight => vweight,
        voutput => voutput,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_continue => ap_continue,
        ap_idle => ap_idle);

    kernel_input_m_axi_U : component kernel_cnn_kernel_input_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 70,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_KERNEL_INPUT_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_KERNEL_INPUT_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_KERNEL_INPUT_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_KERNEL_INPUT_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_KERNEL_INPUT_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_KERNEL_INPUT_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_KERNEL_INPUT_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_KERNEL_INPUT_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_KERNEL_INPUT_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_KERNEL_INPUT_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_KERNEL_INPUT_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 128,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_kernel_input_AWVALID,
        AWREADY => m_axi_kernel_input_AWREADY,
        AWADDR => m_axi_kernel_input_AWADDR,
        AWID => m_axi_kernel_input_AWID,
        AWLEN => m_axi_kernel_input_AWLEN,
        AWSIZE => m_axi_kernel_input_AWSIZE,
        AWBURST => m_axi_kernel_input_AWBURST,
        AWLOCK => m_axi_kernel_input_AWLOCK,
        AWCACHE => m_axi_kernel_input_AWCACHE,
        AWPROT => m_axi_kernel_input_AWPROT,
        AWQOS => m_axi_kernel_input_AWQOS,
        AWREGION => m_axi_kernel_input_AWREGION,
        AWUSER => m_axi_kernel_input_AWUSER,
        WVALID => m_axi_kernel_input_WVALID,
        WREADY => m_axi_kernel_input_WREADY,
        WDATA => m_axi_kernel_input_WDATA,
        WSTRB => m_axi_kernel_input_WSTRB,
        WLAST => m_axi_kernel_input_WLAST,
        WID => m_axi_kernel_input_WID,
        WUSER => m_axi_kernel_input_WUSER,
        ARVALID => m_axi_kernel_input_ARVALID,
        ARREADY => m_axi_kernel_input_ARREADY,
        ARADDR => m_axi_kernel_input_ARADDR,
        ARID => m_axi_kernel_input_ARID,
        ARLEN => m_axi_kernel_input_ARLEN,
        ARSIZE => m_axi_kernel_input_ARSIZE,
        ARBURST => m_axi_kernel_input_ARBURST,
        ARLOCK => m_axi_kernel_input_ARLOCK,
        ARCACHE => m_axi_kernel_input_ARCACHE,
        ARPROT => m_axi_kernel_input_ARPROT,
        ARQOS => m_axi_kernel_input_ARQOS,
        ARREGION => m_axi_kernel_input_ARREGION,
        ARUSER => m_axi_kernel_input_ARUSER,
        RVALID => m_axi_kernel_input_RVALID,
        RREADY => m_axi_kernel_input_RREADY,
        RDATA => m_axi_kernel_input_RDATA,
        RLAST => m_axi_kernel_input_RLAST,
        RID => m_axi_kernel_input_RID,
        RUSER => m_axi_kernel_input_RUSER,
        RRESP => m_axi_kernel_input_RRESP,
        BVALID => m_axi_kernel_input_BVALID,
        BREADY => m_axi_kernel_input_BREADY,
        BRESP => m_axi_kernel_input_BRESP,
        BID => m_axi_kernel_input_BID,
        BUSER => m_axi_kernel_input_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => kernel_input_ARVALID,
        I_ARREADY => kernel_input_ARREADY,
        I_ARADDR => grp_cnn_fu_1844_m_axi_kernel_input_ARADDR,
        I_ARLEN => grp_cnn_fu_1844_m_axi_kernel_input_ARLEN,
        I_RVALID => kernel_input_RVALID,
        I_RREADY => kernel_input_RREADY,
        I_RDATA => kernel_input_RDATA,
        I_RFIFONUM => kernel_input_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => kernel_input_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => kernel_input_WREADY,
        I_WDATA => ap_const_lv128_lc_1,
        I_WSTRB => ap_const_lv16_0,
        I_BVALID => kernel_input_BVALID,
        I_BREADY => ap_const_logic_0);

    kernel_output_m_axi_U : component kernel_cnn_kernel_output_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 70,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_KERNEL_OUTPUT_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_KERNEL_OUTPUT_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_KERNEL_OUTPUT_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_KERNEL_OUTPUT_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_KERNEL_OUTPUT_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_KERNEL_OUTPUT_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_KERNEL_OUTPUT_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_KERNEL_OUTPUT_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_KERNEL_OUTPUT_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_KERNEL_OUTPUT_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_KERNEL_OUTPUT_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 512,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_kernel_output_AWVALID,
        AWREADY => m_axi_kernel_output_AWREADY,
        AWADDR => m_axi_kernel_output_AWADDR,
        AWID => m_axi_kernel_output_AWID,
        AWLEN => m_axi_kernel_output_AWLEN,
        AWSIZE => m_axi_kernel_output_AWSIZE,
        AWBURST => m_axi_kernel_output_AWBURST,
        AWLOCK => m_axi_kernel_output_AWLOCK,
        AWCACHE => m_axi_kernel_output_AWCACHE,
        AWPROT => m_axi_kernel_output_AWPROT,
        AWQOS => m_axi_kernel_output_AWQOS,
        AWREGION => m_axi_kernel_output_AWREGION,
        AWUSER => m_axi_kernel_output_AWUSER,
        WVALID => m_axi_kernel_output_WVALID,
        WREADY => m_axi_kernel_output_WREADY,
        WDATA => m_axi_kernel_output_WDATA,
        WSTRB => m_axi_kernel_output_WSTRB,
        WLAST => m_axi_kernel_output_WLAST,
        WID => m_axi_kernel_output_WID,
        WUSER => m_axi_kernel_output_WUSER,
        ARVALID => m_axi_kernel_output_ARVALID,
        ARREADY => m_axi_kernel_output_ARREADY,
        ARADDR => m_axi_kernel_output_ARADDR,
        ARID => m_axi_kernel_output_ARID,
        ARLEN => m_axi_kernel_output_ARLEN,
        ARSIZE => m_axi_kernel_output_ARSIZE,
        ARBURST => m_axi_kernel_output_ARBURST,
        ARLOCK => m_axi_kernel_output_ARLOCK,
        ARCACHE => m_axi_kernel_output_ARCACHE,
        ARPROT => m_axi_kernel_output_ARPROT,
        ARQOS => m_axi_kernel_output_ARQOS,
        ARREGION => m_axi_kernel_output_ARREGION,
        ARUSER => m_axi_kernel_output_ARUSER,
        RVALID => m_axi_kernel_output_RVALID,
        RREADY => m_axi_kernel_output_RREADY,
        RDATA => m_axi_kernel_output_RDATA,
        RLAST => m_axi_kernel_output_RLAST,
        RID => m_axi_kernel_output_RID,
        RUSER => m_axi_kernel_output_RUSER,
        RRESP => m_axi_kernel_output_RRESP,
        BVALID => m_axi_kernel_output_BVALID,
        BREADY => m_axi_kernel_output_BREADY,
        BRESP => m_axi_kernel_output_BRESP,
        BID => m_axi_kernel_output_BID,
        BUSER => m_axi_kernel_output_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => kernel_output_ARVALID,
        I_ARREADY => kernel_output_ARREADY,
        I_ARADDR => grp_cnn_fu_1844_m_axi_kernel_output_ARADDR,
        I_ARLEN => grp_cnn_fu_1844_m_axi_kernel_output_ARLEN,
        I_RVALID => kernel_output_RVALID,
        I_RREADY => kernel_output_RREADY,
        I_RDATA => kernel_output_RDATA,
        I_RFIFONUM => kernel_output_RFIFONUM,
        I_AWVALID => kernel_output_AWVALID,
        I_AWREADY => kernel_output_AWREADY,
        I_AWADDR => grp_cnn_fu_1844_m_axi_kernel_output_AWADDR,
        I_AWLEN => grp_cnn_fu_1844_m_axi_kernel_output_AWLEN,
        I_WVALID => kernel_output_WVALID,
        I_WREADY => kernel_output_WREADY,
        I_WDATA => grp_cnn_fu_1844_m_axi_kernel_output_WDATA,
        I_WSTRB => grp_cnn_fu_1844_m_axi_kernel_output_WSTRB,
        I_BVALID => kernel_output_BVALID,
        I_BREADY => kernel_output_BREADY);

    kernel_weight_m_axi_U : component kernel_cnn_kernel_weight_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 70,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_KERNEL_WEIGHT_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_KERNEL_WEIGHT_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_KERNEL_WEIGHT_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_KERNEL_WEIGHT_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_KERNEL_WEIGHT_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_KERNEL_WEIGHT_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_KERNEL_WEIGHT_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_KERNEL_WEIGHT_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_KERNEL_WEIGHT_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_KERNEL_WEIGHT_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_KERNEL_WEIGHT_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_kernel_weight_AWVALID,
        AWREADY => m_axi_kernel_weight_AWREADY,
        AWADDR => m_axi_kernel_weight_AWADDR,
        AWID => m_axi_kernel_weight_AWID,
        AWLEN => m_axi_kernel_weight_AWLEN,
        AWSIZE => m_axi_kernel_weight_AWSIZE,
        AWBURST => m_axi_kernel_weight_AWBURST,
        AWLOCK => m_axi_kernel_weight_AWLOCK,
        AWCACHE => m_axi_kernel_weight_AWCACHE,
        AWPROT => m_axi_kernel_weight_AWPROT,
        AWQOS => m_axi_kernel_weight_AWQOS,
        AWREGION => m_axi_kernel_weight_AWREGION,
        AWUSER => m_axi_kernel_weight_AWUSER,
        WVALID => m_axi_kernel_weight_WVALID,
        WREADY => m_axi_kernel_weight_WREADY,
        WDATA => m_axi_kernel_weight_WDATA,
        WSTRB => m_axi_kernel_weight_WSTRB,
        WLAST => m_axi_kernel_weight_WLAST,
        WID => m_axi_kernel_weight_WID,
        WUSER => m_axi_kernel_weight_WUSER,
        ARVALID => m_axi_kernel_weight_ARVALID,
        ARREADY => m_axi_kernel_weight_ARREADY,
        ARADDR => m_axi_kernel_weight_ARADDR,
        ARID => m_axi_kernel_weight_ARID,
        ARLEN => m_axi_kernel_weight_ARLEN,
        ARSIZE => m_axi_kernel_weight_ARSIZE,
        ARBURST => m_axi_kernel_weight_ARBURST,
        ARLOCK => m_axi_kernel_weight_ARLOCK,
        ARCACHE => m_axi_kernel_weight_ARCACHE,
        ARPROT => m_axi_kernel_weight_ARPROT,
        ARQOS => m_axi_kernel_weight_ARQOS,
        ARREGION => m_axi_kernel_weight_ARREGION,
        ARUSER => m_axi_kernel_weight_ARUSER,
        RVALID => m_axi_kernel_weight_RVALID,
        RREADY => m_axi_kernel_weight_RREADY,
        RDATA => m_axi_kernel_weight_RDATA,
        RLAST => m_axi_kernel_weight_RLAST,
        RID => m_axi_kernel_weight_RID,
        RUSER => m_axi_kernel_weight_RUSER,
        RRESP => m_axi_kernel_weight_RRESP,
        BVALID => m_axi_kernel_weight_BVALID,
        BREADY => m_axi_kernel_weight_BREADY,
        BRESP => m_axi_kernel_weight_BRESP,
        BID => m_axi_kernel_weight_BID,
        BUSER => m_axi_kernel_weight_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => kernel_weight_ARVALID,
        I_ARREADY => kernel_weight_ARREADY,
        I_ARADDR => grp_cnn_fu_1844_m_axi_kernel_weight_ARADDR,
        I_ARLEN => grp_cnn_fu_1844_m_axi_kernel_weight_ARLEN,
        I_RVALID => kernel_weight_RVALID,
        I_RREADY => kernel_weight_RREADY,
        I_RDATA => kernel_weight_RDATA,
        I_RFIFONUM => kernel_weight_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => kernel_weight_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => kernel_weight_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => kernel_weight_BVALID,
        I_BREADY => ap_const_logic_0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_cnn_fu_1844_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_cnn_fu_1844_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_cnn_fu_1844_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1_ignore_call459))) then 
                    grp_cnn_fu_1844_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cnn_fu_1844_ap_ready = ap_const_logic_1)) then 
                    grp_cnn_fu_1844_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_rst_n_inv_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_n_inv <= ap_rst_reg_1;
        end if;
    end process;

    ap_rst_reg_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_reg_1 <= ap_rst_reg_2;
        end if;
    end process;

    ap_rst_reg_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
                        ap_rst_reg_2 <= not(ap_rst_n);
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                vinput_read_reg_2752 <= vinput;
                voutput_read_reg_2742 <= voutput;
                vweight_read_reg_2747 <= vweight;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, grp_cnn_fu_1844_ap_done, ap_CS_fsm_state2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_cnn_fu_1844_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_cnn_fu_1844_ap_done)
    begin
        if ((grp_cnn_fu_1844_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call459_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call459 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_cnn_fu_1844_ap_done, ap_CS_fsm_state2)
    begin
        if (((grp_cnn_fu_1844_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_cnn_fu_1844_ap_done, ap_CS_fsm_state2)
    begin
        if (((grp_cnn_fu_1844_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_cnn_fu_1844_ap_start <= grp_cnn_fu_1844_ap_start_reg;

    kernel_input_ARVALID_assign_proc : process(ap_CS_fsm_state1, grp_cnn_fu_1844_m_axi_kernel_input_ARVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            kernel_input_ARVALID <= grp_cnn_fu_1844_m_axi_kernel_input_ARVALID;
        else 
            kernel_input_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    kernel_input_RREADY_assign_proc : process(ap_CS_fsm_state1, grp_cnn_fu_1844_m_axi_kernel_input_RREADY, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            kernel_input_RREADY <= grp_cnn_fu_1844_m_axi_kernel_input_RREADY;
        else 
            kernel_input_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    kernel_output_ARVALID_assign_proc : process(ap_CS_fsm_state1, grp_cnn_fu_1844_m_axi_kernel_output_ARVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            kernel_output_ARVALID <= grp_cnn_fu_1844_m_axi_kernel_output_ARVALID;
        else 
            kernel_output_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    kernel_output_AWVALID_assign_proc : process(ap_CS_fsm_state1, grp_cnn_fu_1844_m_axi_kernel_output_AWVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            kernel_output_AWVALID <= grp_cnn_fu_1844_m_axi_kernel_output_AWVALID;
        else 
            kernel_output_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    kernel_output_BREADY_assign_proc : process(ap_CS_fsm_state1, grp_cnn_fu_1844_m_axi_kernel_output_BREADY, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            kernel_output_BREADY <= grp_cnn_fu_1844_m_axi_kernel_output_BREADY;
        else 
            kernel_output_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    kernel_output_RREADY_assign_proc : process(ap_CS_fsm_state1, grp_cnn_fu_1844_m_axi_kernel_output_RREADY, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            kernel_output_RREADY <= grp_cnn_fu_1844_m_axi_kernel_output_RREADY;
        else 
            kernel_output_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    kernel_output_WVALID_assign_proc : process(ap_CS_fsm_state1, grp_cnn_fu_1844_m_axi_kernel_output_WVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            kernel_output_WVALID <= grp_cnn_fu_1844_m_axi_kernel_output_WVALID;
        else 
            kernel_output_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    kernel_weight_ARVALID_assign_proc : process(ap_CS_fsm_state1, grp_cnn_fu_1844_m_axi_kernel_weight_ARVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            kernel_weight_ARVALID <= grp_cnn_fu_1844_m_axi_kernel_weight_ARVALID;
        else 
            kernel_weight_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    kernel_weight_RREADY_assign_proc : process(ap_CS_fsm_state1, grp_cnn_fu_1844_m_axi_kernel_weight_RREADY, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            kernel_weight_RREADY <= grp_cnn_fu_1844_m_axi_kernel_weight_RREADY;
        else 
            kernel_weight_RREADY <= ap_const_logic_0;
        end if; 
    end process;

end behav;
