mvn r0, r1 
mov r1, r0 
add r2, r1, #8 
mov r1, r2 
tst r2, r1 
mvneq r3, r1 
sub r0, r3, r2, lsl #4 
