#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri May  8 12:49:03 2020
# Process ID: 4686
# Current directory: /home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1
# Command line: vivado -log procsys_BlackBoxJam_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source procsys_BlackBoxJam_0_0.tcl
# Log file: /home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1/procsys_BlackBoxJam_0_0.vds
# Journal file: /home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source procsys_BlackBoxJam_0_0.tcl -notrace
Command: synth_design -top procsys_BlackBoxJam_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4919 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1252.336 ; gain = 241.297 ; free physical = 152080 ; free virtual = 257788
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'procsys_BlackBoxJam_0_0' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_BlackBoxJam_0_0/synth/procsys_BlackBoxJam_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam.v:12]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_HOSTMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_HOSTMEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_HOSTMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_HOSTMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_HOSTMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_HOSTMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_HOSTMEM_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam.v:181]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_weighyd2' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighyd2.v:49]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 416 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_weighyd2_ram' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighyd2.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighyd2.v:22]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_weighyd2_ram.dat' is read successfully [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighyd2.v:25]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_weighyd2_ram' (1#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighyd2.v:9]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_weighyd2' (2#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighyd2.v:49]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_thres4jc' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_thres4jc.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_thres4jc_ram' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_thres4jc.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_thres4jc.v:22]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_thres4jc_ram.dat' is read successfully [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_thres4jc.v:25]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_thres4jc_ram' (3#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_thres4jc.v:9]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_thres4jc' (4#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_thres4jc.v:49]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_weighbAo' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighbAo.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_weighbAo_ram' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighbAo.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighbAo.v:22]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_weighbAo_ram.dat' is read successfully [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighbAo.v:25]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_weighbAo_ram' (5#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighbAo.v:9]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_weighbAo' (6#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighbAo.v:49]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_threscCy' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_threscCy.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_threscCy_ram' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_threscCy.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_threscCy.v:22]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_threscCy_ram.dat' is read successfully [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_threscCy.v:25]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_threscCy_ram' (7#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_threscCy.v:9]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_threscCy' (8#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_threscCy.v:49]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_weighdEI' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighdEI.v:49]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_weighdEI_ram' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighdEI.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighdEI.v:22]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_weighdEI_ram.dat' is read successfully [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighdEI.v:25]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_weighdEI_ram' (9#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighdEI.v:9]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_weighdEI' (10#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weighdEI.v:49]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_weigheGT' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weigheGT.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_weigheGT_ram' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weigheGT.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weigheGT.v:22]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_weigheGT_ram.dat' is read successfully [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weigheGT.v:25]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_weigheGT_ram' (11#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weigheGT.v:9]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_weigheGT' (12#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_weigheGT.v:49]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_threseWV' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_threseWV.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_threseWV_ram' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_threseWV.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_threseWV.v:22]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_threseWV_ram.dat' is read successfully [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_threseWV.v:25]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_threseWV_ram' (13#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_threseWV.v:9]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_threseWV' (14#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_threseWV.v:49]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_control_s_axi' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_control_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_IN_V_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_IN_V_DATA_1 bound to: 7'b0010100 
	Parameter ADDR_IN_V_CTRL bound to: 7'b0011000 
	Parameter ADDR_OUT_V_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_OUT_V_DATA_1 bound to: 7'b0100000 
	Parameter ADDR_OUT_V_CTRL bound to: 7'b0100100 
	Parameter ADDR_DOINIT_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_DOINIT_CTRL bound to: 7'b0101100 
	Parameter ADDR_TARGETLAYER_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_TARGETLAYER_CTRL bound to: 7'b0110100 
	Parameter ADDR_TARGETMEM_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_TARGETMEM_CTRL bound to: 7'b0111100 
	Parameter ADDR_TARGETIND_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_TARGETIND_CTRL bound to: 7'b1000100 
	Parameter ADDR_TARGETTHRESH_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_TARGETTHRESH_CTRL bound to: 7'b1001100 
	Parameter ADDR_VAL_V_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_VAL_V_DATA_1 bound to: 7'b1010100 
	Parameter ADDR_VAL_V_CTRL bound to: 7'b1011000 
	Parameter ADDR_NUMREPS_DATA_0 bound to: 7'b1011100 
	Parameter ADDR_NUMREPS_CTRL bound to: 7'b1100000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_control_s_axi.v:260]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_control_s_axi' (15#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_control_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_hostmem_m_axi' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_hostmem_m_axi_throttl' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:687]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_hostmem_m_axi_throttl' (16#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_hostmem_m_axi_write' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:1491]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:397]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo' (17#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized0' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:397]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized0' (17#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_hostmem_m_axi_buffer' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_hostmem_m_axi_buffer' (18#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized1' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized1' (18#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized2' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized2' (18#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:397]
WARNING: [Synth 8-3848] Net AWREGION in module/entity BlackBoxJam_hostmem_m_axi_write does not have driver. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:1523]
WARNING: [Synth 8-3848] Net WID in module/entity BlackBoxJam_hostmem_m_axi_write does not have driver. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:1528]
WARNING: [Synth 8-3848] Net WUSER in module/entity BlackBoxJam_hostmem_m_axi_write does not have driver. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:1532]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_hostmem_m_axi_write' (19#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:1491]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_hostmem_m_axi_read' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:739]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized3' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:397]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized3' (19#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_hostmem_m_axi_buffer__parameterized0' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_hostmem_m_axi_buffer__parameterized0' (19#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_hostmem_m_axi_reg_slice' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:293]
	Parameter N bound to: 66 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_hostmem_m_axi_reg_slice' (20#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized4' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized4' (20#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:397]
WARNING: [Synth 8-3848] Net ARREGION in module/entity BlackBoxJam_hostmem_m_axi_read does not have driver. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_hostmem_m_axi_read' (21#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_hostmem_m_axi' (22#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'DoCompute' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute.v:10]
	Parameter ap_const_lv9_0 bound to: 9'b000000000 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv64_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'Mem2Stream_Batch12' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Mem2Stream_Batch12.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Mem2Stream_Batch12.v:187]
INFO: [Synth 8-638] synthesizing module 'Mem2Stream_1' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Mem2Stream_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_D0 bound to: 208 - type: integer 
	Parameter ap_const_lv8_D0 bound to: 8'b11010000 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Mem2Stream_1.v:157]
INFO: [Synth 8-256] done synthesizing module 'Mem2Stream_1' (23#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Mem2Stream_1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mem2Stream' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Mem2Stream.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv4_D bound to: 4'b1101 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Mem2Stream.v:157]
INFO: [Synth 8-256] done synthesizing module 'Mem2Stream' (24#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Mem2Stream.v:10]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_mul_5bkb' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mul_5bkb.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_mul_5bkb_MulnS_0' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mul_5bkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_mul_5bkb_MulnS_0' (25#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mul_5bkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_mul_5bkb' (26#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mul_5bkb.v:39]
INFO: [Synth 8-256] done synthesizing module 'Mem2Stream_Batch12' (27#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Mem2Stream_Batch12.v:10]
INFO: [Synth 8-638] synthesizing module 'Matrix_Vector_Activa' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state12 bound to: 7'b1000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv4_C bound to: 4'b1100 
	Parameter ap_const_lv4_D bound to: 4'b1101 
	Parameter ap_const_lv4_E bound to: 4'b1110 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv4_B bound to: 4'b1011 
	Parameter ap_const_lv4_A bound to: 4'b1010 
	Parameter ap_const_lv4_9 bound to: 4'b1001 
	Parameter ap_const_lv4_8 bound to: 4'b1000 
	Parameter ap_const_lv4_7 bound to: 4'b0111 
	Parameter ap_const_lv4_6 bound to: 4'b0110 
	Parameter ap_const_lv4_5 bound to: 4'b0101 
	Parameter ap_const_lv4_4 bound to: 4'b0100 
	Parameter ap_const_lv4_3 bound to: 4'b0011 
	Parameter ap_const_lv4_2 bound to: 4'b0010 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_1A0 bound to: 416 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv32_1B bound to: 27 - type: integer 
	Parameter ap_const_lv32_1C bound to: 28 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_21 bound to: 33 - type: integer 
	Parameter ap_const_lv32_22 bound to: 34 - type: integer 
	Parameter ap_const_lv32_23 bound to: 35 - type: integer 
	Parameter ap_const_lv32_24 bound to: 36 - type: integer 
	Parameter ap_const_lv32_25 bound to: 37 - type: integer 
	Parameter ap_const_lv32_26 bound to: 38 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_29 bound to: 41 - type: integer 
	Parameter ap_const_lv32_2A bound to: 42 - type: integer 
	Parameter ap_const_lv32_2B bound to: 43 - type: integer 
	Parameter ap_const_lv32_2C bound to: 44 - type: integer 
	Parameter ap_const_lv32_2D bound to: 45 - type: integer 
	Parameter ap_const_lv32_2E bound to: 46 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_31 bound to: 49 - type: integer 
	Parameter ap_const_lv32_32 bound to: 50 - type: integer 
	Parameter ap_const_lv32_33 bound to: 51 - type: integer 
	Parameter ap_const_lv32_34 bound to: 52 - type: integer 
	Parameter ap_const_lv32_35 bound to: 53 - type: integer 
	Parameter ap_const_lv32_36 bound to: 54 - type: integer 
	Parameter ap_const_lv32_37 bound to: 55 - type: integer 
	Parameter ap_const_lv32_38 bound to: 56 - type: integer 
	Parameter ap_const_lv32_39 bound to: 57 - type: integer 
	Parameter ap_const_lv32_3A bound to: 58 - type: integer 
	Parameter ap_const_lv32_3B bound to: 59 - type: integer 
	Parameter ap_const_lv32_3C bound to: 60 - type: integer 
	Parameter ap_const_lv32_3D bound to: 61 - type: integer 
	Parameter ap_const_lv32_3E bound to: 62 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:599]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_mul_3cud' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mul_3cud.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_mul_3cud_MulnS_1' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mul_3cud.v:11]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_mul_3cud_MulnS_1' (28#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mul_3cud.v:11]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_mul_3cud' (29#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mul_3cud.v:39]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_mux_1dEe' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mux_1dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_mux_1dEe' (30#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mux_1dEe.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18677]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18683]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18701]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18713]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18715]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18719]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18721]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18741]
INFO: [Synth 8-256] done synthesizing module 'Matrix_Vector_Activa' (31#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:10]
INFO: [Synth 8-638] synthesizing module 'Matrix_Vector_Activa_3' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv5_1F bound to: 5'b11111 
	Parameter ap_const_lv5_1E bound to: 5'b11110 
	Parameter ap_const_lv5_1D bound to: 5'b11101 
	Parameter ap_const_lv5_1C bound to: 5'b11100 
	Parameter ap_const_lv5_1B bound to: 5'b11011 
	Parameter ap_const_lv5_1A bound to: 5'b11010 
	Parameter ap_const_lv5_19 bound to: 5'b11001 
	Parameter ap_const_lv5_18 bound to: 5'b11000 
	Parameter ap_const_lv5_17 bound to: 5'b10111 
	Parameter ap_const_lv5_16 bound to: 5'b10110 
	Parameter ap_const_lv5_15 bound to: 5'b10101 
	Parameter ap_const_lv5_14 bound to: 5'b10100 
	Parameter ap_const_lv5_13 bound to: 5'b10011 
	Parameter ap_const_lv5_12 bound to: 5'b10010 
	Parameter ap_const_lv5_11 bound to: 5'b10001 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_F bound to: 5'b01111 
	Parameter ap_const_lv5_E bound to: 5'b01110 
	Parameter ap_const_lv5_D bound to: 5'b01101 
	Parameter ap_const_lv5_C bound to: 5'b01100 
	Parameter ap_const_lv5_B bound to: 5'b01011 
	Parameter ap_const_lv5_A bound to: 5'b01010 
	Parameter ap_const_lv5_9 bound to: 5'b01001 
	Parameter ap_const_lv5_8 bound to: 5'b01000 
	Parameter ap_const_lv5_7 bound to: 5'b00111 
	Parameter ap_const_lv5_6 bound to: 5'b00110 
	Parameter ap_const_lv5_5 bound to: 5'b00101 
	Parameter ap_const_lv5_4 bound to: 5'b00100 
	Parameter ap_const_lv5_3 bound to: 5'b00011 
	Parameter ap_const_lv5_2 bound to: 5'b00010 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv32_1B bound to: 27 - type: integer 
	Parameter ap_const_lv32_1C bound to: 28 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:1027]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_mux_3eOg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mux_3eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_mux_3eOg' (32#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mux_3eOg.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20082]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20102]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20110]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20116]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20118]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20120]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20122]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20128]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20130]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20138]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20140]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20142]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20144]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20148]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20150]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20152]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20156]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20162]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20174]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20176]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20180]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20188]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20194]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20202]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20204]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20206]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:20212]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Matrix_Vector_Activa_3' (33#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:10]
INFO: [Synth 8-638] synthesizing module 'Matrix_Vector_Activa_2' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv4_E bound to: 4'b1110 
	Parameter ap_const_lv4_D bound to: 4'b1101 
	Parameter ap_const_lv4_C bound to: 4'b1100 
	Parameter ap_const_lv4_B bound to: 4'b1011 
	Parameter ap_const_lv4_A bound to: 4'b1010 
	Parameter ap_const_lv4_9 bound to: 4'b1001 
	Parameter ap_const_lv4_8 bound to: 4'b1000 
	Parameter ap_const_lv4_7 bound to: 4'b0111 
	Parameter ap_const_lv4_6 bound to: 4'b0110 
	Parameter ap_const_lv4_5 bound to: 4'b0101 
	Parameter ap_const_lv4_4 bound to: 4'b0100 
	Parameter ap_const_lv4_3 bound to: 4'b0011 
	Parameter ap_const_lv4_2 bound to: 4'b0010 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv32_1B bound to: 27 - type: integer 
	Parameter ap_const_lv32_1C bound to: 28 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_21 bound to: 33 - type: integer 
	Parameter ap_const_lv32_22 bound to: 34 - type: integer 
	Parameter ap_const_lv32_23 bound to: 35 - type: integer 
	Parameter ap_const_lv32_24 bound to: 36 - type: integer 
	Parameter ap_const_lv32_25 bound to: 37 - type: integer 
	Parameter ap_const_lv32_26 bound to: 38 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_29 bound to: 41 - type: integer 
	Parameter ap_const_lv32_2A bound to: 42 - type: integer 
	Parameter ap_const_lv32_2B bound to: 43 - type: integer 
	Parameter ap_const_lv32_2C bound to: 44 - type: integer 
	Parameter ap_const_lv32_2D bound to: 45 - type: integer 
	Parameter ap_const_lv32_2E bound to: 46 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_31 bound to: 49 - type: integer 
	Parameter ap_const_lv32_32 bound to: 50 - type: integer 
	Parameter ap_const_lv32_33 bound to: 51 - type: integer 
	Parameter ap_const_lv32_34 bound to: 52 - type: integer 
	Parameter ap_const_lv32_35 bound to: 53 - type: integer 
	Parameter ap_const_lv32_36 bound to: 54 - type: integer 
	Parameter ap_const_lv32_37 bound to: 55 - type: integer 
	Parameter ap_const_lv32_38 bound to: 56 - type: integer 
	Parameter ap_const_lv32_39 bound to: 57 - type: integer 
	Parameter ap_const_lv32_3A bound to: 58 - type: integer 
	Parameter ap_const_lv32_3B bound to: 59 - type: integer 
	Parameter ap_const_lv32_3C bound to: 60 - type: integer 
	Parameter ap_const_lv32_3D bound to: 61 - type: integer 
	Parameter ap_const_lv32_3E bound to: 62 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_2.v:602]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_mux_1fYi' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mux_1fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter din14_WIDTH bound to: 64 - type: integer 
	Parameter din15_WIDTH bound to: 64 - type: integer 
	Parameter din16_WIDTH bound to: 64 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_mux_1fYi' (34#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mux_1fYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'Matrix_Vector_Activa_2' (35#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_2.v:10]
INFO: [Synth 8-638] synthesizing module 'StreamingDataWidthCo' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/StreamingDataWidthCo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv24_0 bound to: 24'b000000000000000000000000 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/StreamingDataWidthCo.v:73]
INFO: [Synth 8-256] done synthesizing module 'StreamingDataWidthCo' (36#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/StreamingDataWidthCo.v:10]
INFO: [Synth 8-638] synthesizing module 'Matrix_Vector_Activa_1' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv7_7F bound to: 7'b1111111 
	Parameter ap_const_lv7_7E bound to: 7'b1111110 
	Parameter ap_const_lv7_7D bound to: 7'b1111101 
	Parameter ap_const_lv7_7C bound to: 7'b1111100 
	Parameter ap_const_lv7_7B bound to: 7'b1111011 
	Parameter ap_const_lv7_7A bound to: 7'b1111010 
	Parameter ap_const_lv7_79 bound to: 7'b1111001 
	Parameter ap_const_lv7_78 bound to: 7'b1111000 
	Parameter ap_const_lv7_77 bound to: 7'b1110111 
	Parameter ap_const_lv7_76 bound to: 7'b1110110 
	Parameter ap_const_lv7_75 bound to: 7'b1110101 
	Parameter ap_const_lv7_74 bound to: 7'b1110100 
	Parameter ap_const_lv7_73 bound to: 7'b1110011 
	Parameter ap_const_lv7_72 bound to: 7'b1110010 
	Parameter ap_const_lv7_71 bound to: 7'b1110001 
	Parameter ap_const_lv7_70 bound to: 7'b1110000 
	Parameter ap_const_lv7_6F bound to: 7'b1101111 
	Parameter ap_const_lv7_6E bound to: 7'b1101110 
	Parameter ap_const_lv7_6D bound to: 7'b1101101 
	Parameter ap_const_lv7_6C bound to: 7'b1101100 
	Parameter ap_const_lv7_6B bound to: 7'b1101011 
	Parameter ap_const_lv7_6A bound to: 7'b1101010 
	Parameter ap_const_lv7_69 bound to: 7'b1101001 
	Parameter ap_const_lv7_68 bound to: 7'b1101000 
	Parameter ap_const_lv7_67 bound to: 7'b1100111 
	Parameter ap_const_lv7_66 bound to: 7'b1100110 
	Parameter ap_const_lv7_65 bound to: 7'b1100101 
	Parameter ap_const_lv7_64 bound to: 7'b1100100 
	Parameter ap_const_lv7_63 bound to: 7'b1100011 
	Parameter ap_const_lv7_62 bound to: 7'b1100010 
	Parameter ap_const_lv7_61 bound to: 7'b1100001 
	Parameter ap_const_lv7_60 bound to: 7'b1100000 
	Parameter ap_const_lv7_5F bound to: 7'b1011111 
	Parameter ap_const_lv7_5E bound to: 7'b1011110 
	Parameter ap_const_lv7_5D bound to: 7'b1011101 
	Parameter ap_const_lv7_5C bound to: 7'b1011100 
	Parameter ap_const_lv7_5B bound to: 7'b1011011 
	Parameter ap_const_lv7_5A bound to: 7'b1011010 
	Parameter ap_const_lv7_59 bound to: 7'b1011001 
	Parameter ap_const_lv7_58 bound to: 7'b1011000 
	Parameter ap_const_lv7_57 bound to: 7'b1010111 
	Parameter ap_const_lv7_56 bound to: 7'b1010110 
	Parameter ap_const_lv7_55 bound to: 7'b1010101 
	Parameter ap_const_lv7_54 bound to: 7'b1010100 
	Parameter ap_const_lv7_53 bound to: 7'b1010011 
	Parameter ap_const_lv7_52 bound to: 7'b1010010 
	Parameter ap_const_lv7_51 bound to: 7'b1010001 
	Parameter ap_const_lv7_50 bound to: 7'b1010000 
	Parameter ap_const_lv7_4F bound to: 7'b1001111 
	Parameter ap_const_lv7_4E bound to: 7'b1001110 
	Parameter ap_const_lv7_4D bound to: 7'b1001101 
	Parameter ap_const_lv7_4C bound to: 7'b1001100 
	Parameter ap_const_lv7_4B bound to: 7'b1001011 
	Parameter ap_const_lv7_4A bound to: 7'b1001010 
	Parameter ap_const_lv7_49 bound to: 7'b1001001 
	Parameter ap_const_lv7_48 bound to: 7'b1001000 
	Parameter ap_const_lv7_47 bound to: 7'b1000111 
	Parameter ap_const_lv7_46 bound to: 7'b1000110 
	Parameter ap_const_lv7_45 bound to: 7'b1000101 
	Parameter ap_const_lv7_44 bound to: 7'b1000100 
	Parameter ap_const_lv7_43 bound to: 7'b1000011 
	Parameter ap_const_lv7_42 bound to: 7'b1000010 
	Parameter ap_const_lv7_41 bound to: 7'b1000001 
	Parameter ap_const_lv7_40 bound to: 7'b1000000 
	Parameter ap_const_lv7_3F bound to: 7'b0111111 
	Parameter ap_const_lv7_3E bound to: 7'b0111110 
	Parameter ap_const_lv7_3D bound to: 7'b0111101 
	Parameter ap_const_lv7_3C bound to: 7'b0111100 
	Parameter ap_const_lv7_3B bound to: 7'b0111011 
	Parameter ap_const_lv7_3A bound to: 7'b0111010 
	Parameter ap_const_lv7_39 bound to: 7'b0111001 
	Parameter ap_const_lv7_38 bound to: 7'b0111000 
	Parameter ap_const_lv7_37 bound to: 7'b0110111 
	Parameter ap_const_lv7_36 bound to: 7'b0110110 
	Parameter ap_const_lv7_35 bound to: 7'b0110101 
	Parameter ap_const_lv7_34 bound to: 7'b0110100 
	Parameter ap_const_lv7_33 bound to: 7'b0110011 
	Parameter ap_const_lv7_32 bound to: 7'b0110010 
	Parameter ap_const_lv7_31 bound to: 7'b0110001 
	Parameter ap_const_lv7_30 bound to: 7'b0110000 
	Parameter ap_const_lv7_2F bound to: 7'b0101111 
	Parameter ap_const_lv7_2E bound to: 7'b0101110 
	Parameter ap_const_lv7_2D bound to: 7'b0101101 
	Parameter ap_const_lv7_2C bound to: 7'b0101100 
	Parameter ap_const_lv7_2B bound to: 7'b0101011 
	Parameter ap_const_lv7_2A bound to: 7'b0101010 
	Parameter ap_const_lv7_29 bound to: 7'b0101001 
	Parameter ap_const_lv7_28 bound to: 7'b0101000 
	Parameter ap_const_lv7_27 bound to: 7'b0100111 
	Parameter ap_const_lv7_26 bound to: 7'b0100110 
	Parameter ap_const_lv7_25 bound to: 7'b0100101 
	Parameter ap_const_lv7_24 bound to: 7'b0100100 
	Parameter ap_const_lv7_23 bound to: 7'b0100011 
	Parameter ap_const_lv7_22 bound to: 7'b0100010 
	Parameter ap_const_lv7_21 bound to: 7'b0100001 
	Parameter ap_const_lv7_20 bound to: 7'b0100000 
	Parameter ap_const_lv7_1F bound to: 7'b0011111 
	Parameter ap_const_lv7_1E bound to: 7'b0011110 
	Parameter ap_const_lv7_1D bound to: 7'b0011101 
	Parameter ap_const_lv7_1C bound to: 7'b0011100 
	Parameter ap_const_lv7_1B bound to: 7'b0011011 
	Parameter ap_const_lv7_1A bound to: 7'b0011010 
	Parameter ap_const_lv7_19 bound to: 7'b0011001 
	Parameter ap_const_lv7_18 bound to: 7'b0011000 
	Parameter ap_const_lv7_17 bound to: 7'b0010111 
	Parameter ap_const_lv7_16 bound to: 7'b0010110 
	Parameter ap_const_lv7_15 bound to: 7'b0010101 
	Parameter ap_const_lv7_14 bound to: 7'b0010100 
	Parameter ap_const_lv7_13 bound to: 7'b0010011 
	Parameter ap_const_lv7_12 bound to: 7'b0010010 
	Parameter ap_const_lv7_11 bound to: 7'b0010001 
	Parameter ap_const_lv7_10 bound to: 7'b0010000 
	Parameter ap_const_lv7_F bound to: 7'b0001111 
	Parameter ap_const_lv7_E bound to: 7'b0001110 
	Parameter ap_const_lv7_D bound to: 7'b0001101 
	Parameter ap_const_lv7_C bound to: 7'b0001100 
	Parameter ap_const_lv7_B bound to: 7'b0001011 
	Parameter ap_const_lv7_A bound to: 7'b0001010 
	Parameter ap_const_lv7_9 bound to: 7'b0001001 
	Parameter ap_const_lv7_8 bound to: 7'b0001000 
	Parameter ap_const_lv7_7 bound to: 7'b0000111 
	Parameter ap_const_lv7_6 bound to: 7'b0000110 
	Parameter ap_const_lv7_5 bound to: 7'b0000101 
	Parameter ap_const_lv7_4 bound to: 7'b0000100 
	Parameter ap_const_lv7_3 bound to: 7'b0000011 
	Parameter ap_const_lv7_2 bound to: 7'b0000010 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_80 bound to: 128 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_1.v:436]
INFO: [Synth 8-638] synthesizing module 'BlackBoxJam_mux_1g8j' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mux_1g8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 8 - type: integer 
	Parameter din52_WIDTH bound to: 8 - type: integer 
	Parameter din53_WIDTH bound to: 8 - type: integer 
	Parameter din54_WIDTH bound to: 8 - type: integer 
	Parameter din55_WIDTH bound to: 8 - type: integer 
	Parameter din56_WIDTH bound to: 8 - type: integer 
	Parameter din57_WIDTH bound to: 8 - type: integer 
	Parameter din58_WIDTH bound to: 8 - type: integer 
	Parameter din59_WIDTH bound to: 8 - type: integer 
	Parameter din60_WIDTH bound to: 8 - type: integer 
	Parameter din61_WIDTH bound to: 8 - type: integer 
	Parameter din62_WIDTH bound to: 8 - type: integer 
	Parameter din63_WIDTH bound to: 8 - type: integer 
	Parameter din64_WIDTH bound to: 8 - type: integer 
	Parameter din65_WIDTH bound to: 8 - type: integer 
	Parameter din66_WIDTH bound to: 8 - type: integer 
	Parameter din67_WIDTH bound to: 8 - type: integer 
	Parameter din68_WIDTH bound to: 8 - type: integer 
	Parameter din69_WIDTH bound to: 8 - type: integer 
	Parameter din70_WIDTH bound to: 8 - type: integer 
	Parameter din71_WIDTH bound to: 8 - type: integer 
	Parameter din72_WIDTH bound to: 8 - type: integer 
	Parameter din73_WIDTH bound to: 8 - type: integer 
	Parameter din74_WIDTH bound to: 8 - type: integer 
	Parameter din75_WIDTH bound to: 8 - type: integer 
	Parameter din76_WIDTH bound to: 8 - type: integer 
	Parameter din77_WIDTH bound to: 8 - type: integer 
	Parameter din78_WIDTH bound to: 8 - type: integer 
	Parameter din79_WIDTH bound to: 8 - type: integer 
	Parameter din80_WIDTH bound to: 8 - type: integer 
	Parameter din81_WIDTH bound to: 8 - type: integer 
	Parameter din82_WIDTH bound to: 8 - type: integer 
	Parameter din83_WIDTH bound to: 8 - type: integer 
	Parameter din84_WIDTH bound to: 8 - type: integer 
	Parameter din85_WIDTH bound to: 8 - type: integer 
	Parameter din86_WIDTH bound to: 8 - type: integer 
	Parameter din87_WIDTH bound to: 8 - type: integer 
	Parameter din88_WIDTH bound to: 8 - type: integer 
	Parameter din89_WIDTH bound to: 8 - type: integer 
	Parameter din90_WIDTH bound to: 8 - type: integer 
	Parameter din91_WIDTH bound to: 8 - type: integer 
	Parameter din92_WIDTH bound to: 8 - type: integer 
	Parameter din93_WIDTH bound to: 8 - type: integer 
	Parameter din94_WIDTH bound to: 8 - type: integer 
	Parameter din95_WIDTH bound to: 8 - type: integer 
	Parameter din96_WIDTH bound to: 8 - type: integer 
	Parameter din97_WIDTH bound to: 8 - type: integer 
	Parameter din98_WIDTH bound to: 8 - type: integer 
	Parameter din99_WIDTH bound to: 8 - type: integer 
	Parameter din100_WIDTH bound to: 8 - type: integer 
	Parameter din101_WIDTH bound to: 8 - type: integer 
	Parameter din102_WIDTH bound to: 8 - type: integer 
	Parameter din103_WIDTH bound to: 8 - type: integer 
	Parameter din104_WIDTH bound to: 8 - type: integer 
	Parameter din105_WIDTH bound to: 8 - type: integer 
	Parameter din106_WIDTH bound to: 8 - type: integer 
	Parameter din107_WIDTH bound to: 8 - type: integer 
	Parameter din108_WIDTH bound to: 8 - type: integer 
	Parameter din109_WIDTH bound to: 8 - type: integer 
	Parameter din110_WIDTH bound to: 8 - type: integer 
	Parameter din111_WIDTH bound to: 8 - type: integer 
	Parameter din112_WIDTH bound to: 8 - type: integer 
	Parameter din113_WIDTH bound to: 8 - type: integer 
	Parameter din114_WIDTH bound to: 8 - type: integer 
	Parameter din115_WIDTH bound to: 8 - type: integer 
	Parameter din116_WIDTH bound to: 8 - type: integer 
	Parameter din117_WIDTH bound to: 8 - type: integer 
	Parameter din118_WIDTH bound to: 8 - type: integer 
	Parameter din119_WIDTH bound to: 8 - type: integer 
	Parameter din120_WIDTH bound to: 8 - type: integer 
	Parameter din121_WIDTH bound to: 8 - type: integer 
	Parameter din122_WIDTH bound to: 8 - type: integer 
	Parameter din123_WIDTH bound to: 8 - type: integer 
	Parameter din124_WIDTH bound to: 8 - type: integer 
	Parameter din125_WIDTH bound to: 8 - type: integer 
	Parameter din126_WIDTH bound to: 8 - type: integer 
	Parameter din127_WIDTH bound to: 8 - type: integer 
	Parameter din128_WIDTH bound to: 8 - type: integer 
	Parameter din129_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam_mux_1g8j' (37#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_mux_1g8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'Matrix_Vector_Activa_1' (38#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_1.v:10]
INFO: [Synth 8-638] synthesizing module 'StreamingDataWidthCo_1' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/StreamingDataWidthCo_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv48_0 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/StreamingDataWidthCo_1.v:72]
INFO: [Synth 8-256] done synthesizing module 'StreamingDataWidthCo_1' (39#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/StreamingDataWidthCo_1.v:10]
INFO: [Synth 8-638] synthesizing module 'Stream2Mem_Batch' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Stream2Mem_Batch.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Stream2Mem_Batch.v:191]
INFO: [Synth 8-638] synthesizing module 'Stream2Mem' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Stream2Mem.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state6 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state9 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Stream2Mem.v:156]
INFO: [Synth 8-256] done synthesizing module 'Stream2Mem' (40#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Stream2Mem.v:10]
INFO: [Synth 8-638] synthesizing module 'Stream2Mem_64u_8u_s' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Stream2Mem_64u_8u_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Stream2Mem_64u_8u_s.v:155]
INFO: [Synth 8-256] done synthesizing module 'Stream2Mem_64u_8u_s' (41#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Stream2Mem_64u_8u_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'Stream2Mem_Batch' (42#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Stream2Mem_Batch.v:10]
INFO: [Synth 8-638] synthesizing module 'DoCompute_memInSthbi' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_memInSthbi.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_memInSthbi' (43#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_memInSthbi.v:11]
INFO: [Synth 8-638] synthesizing module 'DoCompute_numRepsibs' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsibs.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoCompute_numRepsibs_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsibs.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_numRepsibs_shiftReg' (44#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsibs.v:11]
INFO: [Synth 8-256] done synthesizing module 'DoCompute_numRepsibs' (45#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsibs.v:45]
INFO: [Synth 8-638] synthesizing module 'DoCompute_out_V3_jbC' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_out_V3_jbC.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 61 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoCompute_out_V3_jbC_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_out_V3_jbC.v:11]
	Parameter DATA_WIDTH bound to: 61 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_out_V3_jbC_shiftReg' (46#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_out_V3_jbC.v:11]
INFO: [Synth 8-256] done synthesizing module 'DoCompute_out_V3_jbC' (47#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_out_V3_jbC.v:45]
INFO: [Synth 8-638] synthesizing module 'DoCompute_inter0_kbM' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter0_kbM.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoCompute_inter0_kbM_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter0_kbM.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_inter0_kbM_shiftReg' (48#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter0_kbM.v:11]
INFO: [Synth 8-256] done synthesizing module 'DoCompute_inter0_kbM' (49#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter0_kbM.v:45]
INFO: [Synth 8-638] synthesizing module 'DoCompute_numRepslbW' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepslbW.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoCompute_numRepslbW_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepslbW.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_numRepslbW_shiftReg' (50#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepslbW.v:11]
INFO: [Synth 8-256] done synthesizing module 'DoCompute_numRepslbW' (51#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepslbW.v:45]
INFO: [Synth 8-638] synthesizing module 'DoCompute_inter1_mb6' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter1_mb6.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoCompute_inter1_mb6_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter1_mb6.v:11]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_inter1_mb6_shiftReg' (52#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter1_mb6.v:11]
INFO: [Synth 8-256] done synthesizing module 'DoCompute_inter1_mb6' (53#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter1_mb6.v:45]
INFO: [Synth 8-638] synthesizing module 'DoCompute_numRepsncg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsncg.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoCompute_numRepsncg_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsncg.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_numRepsncg_shiftReg' (54#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsncg.v:11]
INFO: [Synth 8-256] done synthesizing module 'DoCompute_numRepsncg' (55#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsncg.v:45]
INFO: [Synth 8-638] synthesizing module 'DoCompute_inter2_ocq' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter2_ocq.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoCompute_inter2_ocq_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter2_ocq.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_inter2_ocq_shiftReg' (56#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter2_ocq.v:11]
INFO: [Synth 8-256] done synthesizing module 'DoCompute_inter2_ocq' (57#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter2_ocq.v:45]
INFO: [Synth 8-638] synthesizing module 'DoCompute_numRepspcA' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepspcA.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoCompute_numRepspcA_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepspcA.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_numRepspcA_shiftReg' (58#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepspcA.v:11]
INFO: [Synth 8-256] done synthesizing module 'DoCompute_numRepspcA' (59#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepspcA.v:45]
INFO: [Synth 8-638] synthesizing module 'DoCompute_wa_in_mqcK' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_wa_in_mqcK.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoCompute_wa_in_mqcK_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_wa_in_mqcK.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_wa_in_mqcK_shiftReg' (60#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_wa_in_mqcK.v:11]
INFO: [Synth 8-256] done synthesizing module 'DoCompute_wa_in_mqcK' (61#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_wa_in_mqcK.v:45]
INFO: [Synth 8-638] synthesizing module 'DoCompute_numRepsrcU' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsrcU.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoCompute_numRepsrcU_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsrcU.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_numRepsrcU_shiftReg' (62#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsrcU.v:11]
INFO: [Synth 8-256] done synthesizing module 'DoCompute_numRepsrcU' (63#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsrcU.v:45]
INFO: [Synth 8-638] synthesizing module 'DoCompute_wa_out_sc4' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_wa_out_sc4.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoCompute_wa_out_sc4_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_wa_out_sc4.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_wa_out_sc4_shiftReg' (64#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_wa_out_sc4.v:11]
INFO: [Synth 8-256] done synthesizing module 'DoCompute_wa_out_sc4' (65#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_wa_out_sc4.v:45]
INFO: [Synth 8-638] synthesizing module 'DoCompute_numRepstde' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepstde.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoCompute_numRepstde_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepstde.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_numRepstde_shiftReg' (66#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepstde.v:11]
INFO: [Synth 8-256] done synthesizing module 'DoCompute_numRepstde' (67#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepstde.v:45]
INFO: [Synth 8-638] synthesizing module 'DoCompute_memOutSudo' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_memOutSudo.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_memOutSudo' (68#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_memOutSudo.v:11]
INFO: [Synth 8-638] synthesizing module 'DoCompute_numRepsvdy' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsvdy.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoCompute_numRepsvdy_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsvdy.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoCompute_numRepsvdy_shiftReg' (69#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsvdy.v:11]
INFO: [Synth 8-256] done synthesizing module 'DoCompute_numRepsvdy' (70#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_numRepsvdy.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_StreamiwdI' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/start_for_StreamiwdI.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_StreamiwdI_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/start_for_StreamiwdI.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_StreamiwdI_shiftReg' (71#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/start_for_StreamiwdI.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_StreamiwdI' (72#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/start_for_StreamiwdI.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_StreamixdS' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/start_for_StreamixdS.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_StreamixdS_shiftReg' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/start_for_StreamixdS.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_StreamixdS_shiftReg' (73#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/start_for_StreamixdS.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_StreamixdS' (74#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/start_for_StreamixdS.v:45]
INFO: [Synth 8-256] done synthesizing module 'DoCompute' (75#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute.v:10]
INFO: [Synth 8-638] synthesizing module 'DoMemInit' [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoMemInit.v:10]
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv4_E bound to: 4'b1110 
	Parameter ap_const_lv4_D bound to: 4'b1101 
	Parameter ap_const_lv4_C bound to: 4'b1100 
	Parameter ap_const_lv4_B bound to: 4'b1011 
	Parameter ap_const_lv4_A bound to: 4'b1010 
	Parameter ap_const_lv4_9 bound to: 4'b1001 
	Parameter ap_const_lv4_8 bound to: 4'b1000 
	Parameter ap_const_lv4_7 bound to: 4'b0111 
	Parameter ap_const_lv4_6 bound to: 4'b0110 
	Parameter ap_const_lv4_5 bound to: 4'b0101 
	Parameter ap_const_lv4_4 bound to: 4'b0100 
	Parameter ap_const_lv4_3 bound to: 4'b0011 
	Parameter ap_const_lv4_2 bound to: 4'b0010 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv5_1E bound to: 5'b11110 
	Parameter ap_const_lv5_1D bound to: 5'b11101 
	Parameter ap_const_lv5_1C bound to: 5'b11100 
	Parameter ap_const_lv5_1B bound to: 5'b11011 
	Parameter ap_const_lv5_1A bound to: 5'b11010 
	Parameter ap_const_lv5_19 bound to: 5'b11001 
	Parameter ap_const_lv5_18 bound to: 5'b11000 
	Parameter ap_const_lv5_17 bound to: 5'b10111 
	Parameter ap_const_lv5_16 bound to: 5'b10110 
	Parameter ap_const_lv5_15 bound to: 5'b10101 
	Parameter ap_const_lv5_14 bound to: 5'b10100 
	Parameter ap_const_lv5_13 bound to: 5'b10011 
	Parameter ap_const_lv5_12 bound to: 5'b10010 
	Parameter ap_const_lv5_11 bound to: 5'b10001 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_F bound to: 5'b01111 
	Parameter ap_const_lv5_E bound to: 5'b01110 
	Parameter ap_const_lv5_D bound to: 5'b01101 
	Parameter ap_const_lv5_C bound to: 5'b01100 
	Parameter ap_const_lv5_B bound to: 5'b01011 
	Parameter ap_const_lv5_A bound to: 5'b01010 
	Parameter ap_const_lv5_9 bound to: 5'b01001 
	Parameter ap_const_lv5_8 bound to: 5'b01000 
	Parameter ap_const_lv5_7 bound to: 5'b00111 
	Parameter ap_const_lv5_6 bound to: 5'b00110 
	Parameter ap_const_lv5_5 bound to: 5'b00101 
	Parameter ap_const_lv5_4 bound to: 5'b00100 
	Parameter ap_const_lv5_3 bound to: 5'b00011 
	Parameter ap_const_lv5_2 bound to: 5'b00010 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv5_1F bound to: 5'b11111 
	Parameter ap_const_lv6_3E bound to: 6'b111110 
	Parameter ap_const_lv6_3D bound to: 6'b111101 
	Parameter ap_const_lv6_3C bound to: 6'b111100 
	Parameter ap_const_lv6_3B bound to: 6'b111011 
	Parameter ap_const_lv6_3A bound to: 6'b111010 
	Parameter ap_const_lv6_39 bound to: 6'b111001 
	Parameter ap_const_lv6_38 bound to: 6'b111000 
	Parameter ap_const_lv6_37 bound to: 6'b110111 
	Parameter ap_const_lv6_36 bound to: 6'b110110 
	Parameter ap_const_lv6_35 bound to: 6'b110101 
	Parameter ap_const_lv6_34 bound to: 6'b110100 
	Parameter ap_const_lv6_33 bound to: 6'b110011 
	Parameter ap_const_lv6_32 bound to: 6'b110010 
	Parameter ap_const_lv6_31 bound to: 6'b110001 
	Parameter ap_const_lv6_30 bound to: 6'b110000 
	Parameter ap_const_lv6_2F bound to: 6'b101111 
	Parameter ap_const_lv6_2E bound to: 6'b101110 
	Parameter ap_const_lv6_2D bound to: 6'b101101 
	Parameter ap_const_lv6_2C bound to: 6'b101100 
	Parameter ap_const_lv6_2B bound to: 6'b101011 
	Parameter ap_const_lv6_2A bound to: 6'b101010 
	Parameter ap_const_lv6_29 bound to: 6'b101001 
	Parameter ap_const_lv6_28 bound to: 6'b101000 
	Parameter ap_const_lv6_27 bound to: 6'b100111 
	Parameter ap_const_lv6_26 bound to: 6'b100110 
	Parameter ap_const_lv6_25 bound to: 6'b100101 
	Parameter ap_const_lv6_24 bound to: 6'b100100 
	Parameter ap_const_lv6_23 bound to: 6'b100011 
	Parameter ap_const_lv6_22 bound to: 6'b100010 
	Parameter ap_const_lv6_21 bound to: 6'b100001 
	Parameter ap_const_lv6_20 bound to: 6'b100000 
	Parameter ap_const_lv6_1F bound to: 6'b011111 
	Parameter ap_const_lv6_1E bound to: 6'b011110 
	Parameter ap_const_lv6_1D bound to: 6'b011101 
	Parameter ap_const_lv6_1C bound to: 6'b011100 
	Parameter ap_const_lv6_1B bound to: 6'b011011 
	Parameter ap_const_lv6_1A bound to: 6'b011010 
	Parameter ap_const_lv6_19 bound to: 6'b011001 
	Parameter ap_const_lv6_18 bound to: 6'b011000 
	Parameter ap_const_lv6_17 bound to: 6'b010111 
	Parameter ap_const_lv6_16 bound to: 6'b010110 
	Parameter ap_const_lv6_15 bound to: 6'b010101 
	Parameter ap_const_lv6_14 bound to: 6'b010100 
	Parameter ap_const_lv6_13 bound to: 6'b010011 
	Parameter ap_const_lv6_12 bound to: 6'b010010 
	Parameter ap_const_lv6_11 bound to: 6'b010001 
	Parameter ap_const_lv6_10 bound to: 6'b010000 
	Parameter ap_const_lv6_F bound to: 6'b001111 
	Parameter ap_const_lv6_E bound to: 6'b001110 
	Parameter ap_const_lv6_D bound to: 6'b001101 
	Parameter ap_const_lv6_C bound to: 6'b001100 
	Parameter ap_const_lv6_B bound to: 6'b001011 
	Parameter ap_const_lv6_A bound to: 6'b001010 
	Parameter ap_const_lv6_9 bound to: 6'b001001 
	Parameter ap_const_lv6_8 bound to: 6'b001000 
	Parameter ap_const_lv6_7 bound to: 6'b000111 
	Parameter ap_const_lv6_6 bound to: 6'b000110 
	Parameter ap_const_lv6_5 bound to: 6'b000101 
	Parameter ap_const_lv6_4 bound to: 6'b000100 
	Parameter ap_const_lv6_3 bound to: 6'b000011 
	Parameter ap_const_lv6_2 bound to: 6'b000010 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv6_3F bound to: 6'b111111 
INFO: [Synth 8-256] done synthesizing module 'DoMemInit' (76#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoMemInit.v:10]
INFO: [Synth 8-256] done synthesizing module 'BlackBoxJam' (77#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam.v:12]
INFO: [Synth 8-256] done synthesizing module 'procsys_BlackBoxJam_0_0' (78#1) [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_BlackBoxJam_0_0/synth/procsys_BlackBoxJam_0_0.v:58]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[31]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[30]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[29]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[28]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[27]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[26]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[25]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[24]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[23]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[22]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[21]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[20]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[19]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[18]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[17]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[16]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[15]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[14]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[13]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[12]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[11]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[10]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[9]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[8]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[7]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[6]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[31]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[30]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[29]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[28]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[27]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[26]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[25]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[24]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[23]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[22]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[21]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[20]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[19]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[18]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[17]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[16]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[15]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[14]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[13]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[12]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[11]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[10]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[9]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_ARREADY
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RVALID
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[63]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[62]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[61]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[60]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[59]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[58]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[57]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[56]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[55]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[54]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[53]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[52]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[51]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[50]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[49]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[48]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[47]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[46]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[45]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[44]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[43]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[42]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[41]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[40]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[39]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[38]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[37]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[36]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[35]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[34]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[33]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[32]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[31]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[30]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[29]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[28]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[27]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[26]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[25]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[24]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[23]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[22]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[21]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[20]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[19]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[18]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[17]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[16]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1786.141 ; gain = 775.102 ; free physical = 151299 ; free virtual = 257019
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1786.141 ; gain = 775.102 ; free physical = 151181 ; free virtual = 256901
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_BlackBoxJam_0_0/constraints/BlackBoxJam_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_BlackBoxJam_0_0/constraints/BlackBoxJam_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2143.523 ; gain = 14.004 ; free physical = 150916 ; free virtual = 256636
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 2143.523 ; gain = 1132.484 ; free physical = 151522 ; free virtual = 257245
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 2143.523 ; gain = 1132.484 ; free physical = 151521 ; free virtual = 257244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 2143.523 ; gain = 1132.484 ; free physical = 151521 ; free virtual = 257244
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:485]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_128_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_fu_128_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Mem2Stream_Batch12.v:427]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_4_i_i_i_i_fu_134_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:19539]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:19259]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18865]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:30245]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:29967]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:29573]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:28609]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:27675]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:27323]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:27177]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:26979]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:26559]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:26175]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:25829]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:25415]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:25049]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:24735]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:24339]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:23971]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:23661]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:23505]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:23265]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:22891]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:22587]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:22191]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:21811]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:21495]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:21071]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:20657]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:20345]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:19931]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:19831]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:19539]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:19259]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18865]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:30245]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:29967]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:29573]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:28609]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:27675]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:27323]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:27177]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:26979]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:26559]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:26175]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:25829]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:25415]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:25049]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:24735]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:24339]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:23971]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:23661]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:23505]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:23265]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:22891]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:22587]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:22191]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:21811]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:21495]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:21071]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:20657]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:20345]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:19931]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:19831]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter2_nf_assign_load_reg_69622_reg' and it is trimmed from '32' to '5' bits. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:15461]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter1_nf_assign_load_reg_69622_reg' and it is trimmed from '32' to '5' bits. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:17781]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_69622_reg' and it is trimmed from '32' to '5' bits. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:17790]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:19539]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:19259]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:18865]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:30245]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:29967]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:29573]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:28609]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:27675]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:27323]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:27177]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:26979]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:26559]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:26175]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:25829]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:25415]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:25049]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:24735]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:24339]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:23971]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:23661]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:23505]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:23265]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:22891]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:22587]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:22191]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:21811]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:21495]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:21071]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:20657]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:20345]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:19931]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa.v:19831]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_1_i_fu_1420_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_4883_fu_1400_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:30698]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:30304]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:29802]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:29286]
INFO: [Common 17-14] Message 'Synth 8-41' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter2_nf_assign_load_reg_70905_reg' and it is trimmed from '32' to '4' bits. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:16026]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter1_nf_assign_load_reg_70905_reg' and it is trimmed from '32' to '4' bits. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:18475]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_70905_reg' and it is trimmed from '32' to '4' bits. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_3.v:18491]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_10_i_fu_2532_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_2512_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter2_nf_assign_load_reg_69687_reg' and it is trimmed from '32' to '5' bits. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_2.v:15496]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter1_nf_assign_load_reg_69687_reg' and it is trimmed from '32' to '5' bits. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_2.v:17816]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_69687_reg' and it is trimmed from '32' to '5' bits. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_2.v:17825]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_1422_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_7_i_fu_1442_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_1_i_fu_140_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter1_nf_assign_load_reg_8365_reg' and it is trimmed from '32' to '2' bits. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_1.v:2155]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_8365_reg' and it is trimmed from '32' to '2' bits. [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/Matrix_Vector_Activa_1.v:2171]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_4_i_fu_1720_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_1700_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_128_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_1_i_i_i_fu_101_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_memInSthbi.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_out_V3_jbC.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter0_kbM.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter1_mb6.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_inter2_ocq.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/DoCompute_memOutSudo.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/start_for_StreamiwdI.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/6ff9/hdl/verilog/start_for_StreamixdS.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 2143.523 ; gain = 1132.484 ; free physical = 149585 ; free virtual = 255310
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Matrix_Vector_Activa_3 |           1|     33189|
|2     |Matrix_Vector_Activa   |           1|     26855|
|3     |DoCompute__GB2         |           1|     27244|
|4     |DoCompute__GB3         |           1|     15624|
|5     |BlackBoxJam__GC0       |           1|     17709|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     62 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 14    
	   8 Input     16 Bit       Adders := 64    
	   6 Input     16 Bit       Adders := 64    
	   7 Input     16 Bit       Adders := 16    
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 2     
	  15 Input      5 Bit       Adders := 128   
	  16 Input      5 Bit       Adders := 128   
	   2 Input      5 Bit       Adders := 4     
	   8 Input      4 Bit       Adders := 128   
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   4 Input      3 Bit       Adders := 128   
	   2 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 144   
	   2 Input      2 Bit       Adders := 137   
+---XORs : 
	   3 Input      1 Bit         XORs := 6272  
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               96 Bit    Registers := 2     
	               72 Bit    Registers := 3     
	               67 Bit    Registers := 3     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 117   
	               62 Bit    Registers := 4     
	               61 Bit    Registers := 3     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 142   
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 3     
	               16 Bit    Registers := 578   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 160   
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 269   
	                4 Bit    Registers := 141   
	                3 Bit    Registers := 137   
	                2 Bit    Registers := 149   
	                1 Bit    Registers := 6629  
+---Multipliers : 
	                11x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---RAMs : 
	              64K Bit         RAMs := 2     
	              32K Bit         RAMs := 32    
	              26K Bit         RAMs := 32    
	              18K Bit         RAMs := 1     
	              16K Bit         RAMs := 65    
	               4K Bit         RAMs := 16    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 44    
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 47    
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 289   
	   4 Input     12 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   3 Input     10 Bit        Muxes := 2     
	  11 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 149   
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 143   
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 69    
	   2 Input      4 Bit        Muxes := 72    
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 15    
	   2 Input      2 Bit        Muxes := 48    
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 521   
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BlackBoxJam_mul_3cud_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
+---Multipliers : 
	                11x32  Multipliers := 1     
Module BlackBoxJam_mux_1dEe 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
Module Matrix_Vector_Activa 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input     16 Bit       Adders := 32    
	  15 Input      5 Bit       Adders := 32    
	  16 Input      5 Bit       Adders := 64    
	   8 Input      4 Bit       Adders := 32    
	   4 Input      3 Bit       Adders := 32    
	   3 Input      2 Bit       Adders := 32    
	   2 Input      2 Bit       Adders := 32    
+---XORs : 
	   3 Input      1 Bit         XORs := 2048  
+---Registers : 
	               64 Bit    Registers := 14    
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 96    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 99    
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 2099  
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module BlackBoxJam_mux_3eOg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
Module Matrix_Vector_Activa_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   6 Input     16 Bit       Adders := 64    
	  15 Input      5 Bit       Adders := 64    
	   8 Input      4 Bit       Adders := 64    
	   4 Input      3 Bit       Adders := 64    
	   2 Input      2 Bit       Adders := 64    
	   3 Input      2 Bit       Adders := 64    
+---XORs : 
	   3 Input      1 Bit         XORs := 2048  
+---Registers : 
	               32 Bit    Registers := 34    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 192   
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 66    
	                4 Bit    Registers := 67    
	                3 Bit    Registers := 65    
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 2133  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 64    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module DoCompute_inter1_mb6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module BlackBoxJam_mux_1fYi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
Module Matrix_Vector_Activa_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input     16 Bit       Adders := 32    
	  15 Input      5 Bit       Adders := 32    
	  16 Input      5 Bit       Adders := 64    
	   8 Input      4 Bit       Adders := 32    
	   4 Input      3 Bit       Adders := 32    
	   3 Input      2 Bit       Adders := 32    
	   2 Input      2 Bit       Adders := 32    
+---XORs : 
	   3 Input      1 Bit         XORs := 2048  
+---Registers : 
	               64 Bit    Registers := 17    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 96    
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 99    
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 33    
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 2102  
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 32    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module StreamingDataWidthCo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module BlackBoxJam_mux_1g8j 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 127   
Module Matrix_Vector_Activa_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   7 Input     16 Bit       Adders := 16    
	   3 Input      2 Bit       Adders := 16    
+---XORs : 
	   3 Input      1 Bit         XORs := 128   
+---Registers : 
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 48    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 130   
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 149   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module StreamingDataWidthCo_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Stream2Mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module Stream2Mem_64u_8u_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module Stream2Mem_Batch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               61 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
Module DoCompute_memInSthbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DoCompute_numRepsibs_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DoCompute_numRepsibs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module DoCompute_out_V3_jbC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module DoCompute_inter0_kbM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module DoCompute_numRepslbW_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DoCompute_numRepslbW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Mem2Stream_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Mem2Stream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module BlackBoxJam_mul_5bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
Module Mem2Stream_Batch12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module DoCompute_numRepsncg_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DoCompute_numRepsncg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module DoCompute_inter2_ocq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module DoCompute_numRepspcA_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DoCompute_numRepspcA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module DoCompute_wa_in_mqcK_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module DoCompute_wa_in_mqcK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module DoCompute_numRepsrcU_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DoCompute_numRepsrcU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module DoCompute_wa_out_sc4_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module DoCompute_wa_out_sc4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module DoCompute_numRepstde_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DoCompute_numRepstde 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module DoCompute_memOutSudo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DoCompute_numRepsvdy_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DoCompute_numRepsvdy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_StreamiwdI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_StreamixdS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module DoCompute 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module BlackBoxJam_weighyd2_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_weighyd2_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module BlackBoxJam_thres4jc_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_weighbAo_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_weighbAo_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BlackBoxJam_threscCy_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threscCy_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_weighdEI_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_weighdEI_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module BlackBoxJam_thres4jc_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_thres4jc_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_weigheGT_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_weigheGT_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BlackBoxJam_threseWV_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_threseWV_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BlackBoxJam_control_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module BlackBoxJam_hostmem_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BlackBoxJam_hostmem_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BlackBoxJam_hostmem_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BlackBoxJam_hostmem_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               72 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BlackBoxJam_hostmem_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BlackBoxJam_hostmem_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BlackBoxJam_hostmem_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module BlackBoxJam_hostmem_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BlackBoxJam_hostmem_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               67 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BlackBoxJam_hostmem_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module BlackBoxJam_hostmem_m_axi_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BlackBoxJam_hostmem_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module BlackBoxJam 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 144   
	   2 Input      5 Bit        Muxes := 64    
	   2 Input      4 Bit        Muxes := 64    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 291   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tmp_i_fu_2512_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_10_i_fu_2532_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_2_reg_70806_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_2_reg_70806_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_2_reg_70806_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_2_reg_70806_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_2_reg_70806_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_2_reg_70806_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_2_reg_70806_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_2_reg_70806_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_2_reg_70806_reg[8] )
WARNING: [Synth 8-3332] Sequential element (tmp_2_reg_70806_reg[8]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tmp_2_reg_70806_reg[7]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tmp_2_reg_70806_reg[6]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tmp_2_reg_70806_reg[5]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tmp_2_reg_70806_reg[4]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tmp_2_reg_70806_reg[3]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tmp_2_reg_70806_reg[2]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tmp_2_reg_70806_reg[1]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tmp_2_reg_70806_reg[0]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[9]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[10]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[11]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[12]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[13]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[14]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[15]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[16]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[17]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[18]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[19]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[20]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[21]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[22]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[23]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[24]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[25]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[26]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[27]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[28]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[29]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[30]) is unused and will be removed from module Matrix_Vector_Activa_3.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_692_reg[31]) is unused and will be removed from module Matrix_Vector_Activa_3.
INFO: [Synth 8-5545] ROM "tmp_i_4883_fu_1400_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_1_i_fu_1420_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[47]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[46]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[45]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[44]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[43]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[42]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[41]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[40]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[39]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[38]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[37]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[36]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[35]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[34]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[33]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[32]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[31]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[30]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[29]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[28]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[27]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[26]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[25]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[24]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[23]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[22]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[21]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[20]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[19]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[18]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/buff2_reg[17]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[16]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[15]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[14]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[13]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[12]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[11]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[10]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[9]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[8]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[7]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[6]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[5]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[4]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[3]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[2]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[1]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3cud_U17/BlackBoxJam_mul_3cud_MulnS_1_U/a_reg0_reg[0]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[9]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[10]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[11]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[12]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[13]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[14]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[15]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[16]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[17]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[18]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[19]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[20]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[21]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[22]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[23]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[24]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[25]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[26]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[27]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (tile_assign_fu_462_reg[28]) is unused and will be removed from module Matrix_Vector_Activa.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "tmp_i_fu_1422_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_7_i_fu_1442_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_4034_reg_69620_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_4034_reg_69620_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_4034_reg_69620_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_4034_reg_69620_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_4034_reg_69620_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_4034_reg_69620_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_4034_reg_69620_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_4034_reg_69620_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_4034_reg_69620_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/ap_done_reg_reg)
INFO: [Synth 8-5545] ROM "tmp_1_i_fu_140_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_1700_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_4_i_fu_1720_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "grp_Mem2Stream_1_fu_92/tmp_fu_128_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/tmp_product is absorbed into DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/tmp_product is absorbed into DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff2_reg.
DSP Report: register B is absorbed into DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/tmp_product is absorbed into DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/tmp_product is absorbed into DSP BlackBoxJam_mul_5bkb_U9/BlackBoxJam_mul_5bkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_1_U0/tmp_reg_182_reg[0]' (FD) to 'StreamingDataWidthCo_1_U0/tmp_reg_182_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_1_U0/\tmp_reg_182_reg[1] )
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_U0/tmp_reg_186_reg[0]' (FD) to 'StreamingDataWidthCo_U0/tmp_reg_186_reg[1]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_U0/tmp_reg_186_reg[1]' (FD) to 'StreamingDataWidthCo_U0/tmp_reg_186_reg[2]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_U0/tmp_reg_186_reg[2]' (FD) to 'StreamingDataWidthCo_U0/tmp_reg_186_reg[3]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_U0/tmp_reg_186_reg[3]' (FD) to 'StreamingDataWidthCo_U0/tmp_reg_186_reg[4]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_U0/tmp_reg_186_reg[4]' (FD) to 'StreamingDataWidthCo_U0/tmp_reg_186_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_U0/tmp_reg_186_reg[5]' (FD) to 'StreamingDataWidthCo_U0/tmp_reg_186_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_U0/\tmp_reg_186_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_1_U0/\tmp_6149_reg_8314_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_1_U0/\tmp_6149_reg_8314_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_1_U0/\tmp_6149_reg_8314_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mem2Stream_Batch12_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_1_U0/\tmp_6149_reg_8314_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_1_U0/\tmp_6149_reg_8314_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_1_U0/\tmp_6149_reg_8314_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_1_U0/\tmp_6149_reg_8314_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_1_U0/\tmp_6149_reg_8314_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_1_U0/\tmp_6149_reg_8314_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Stream2Mem_Batch_U0/\grp_Stream2Mem_64u_8u_s_fu_68/ap_CS_fsm_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'BlackBoxJam_hostmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'BlackBoxJam_hostmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'BlackBoxJam_hostmem_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'BlackBoxJam_hostmem_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'BlackBoxJam_hostmem_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'BlackBoxJam_hostmem_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BlackBoxJam_hostmem_m_axi_U/\bus_read/start_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'BlackBoxJam_hostmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'BlackBoxJam_hostmem_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'BlackBoxJam_hostmem_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'BlackBoxJam_hostmem_m_axi_U/bus_write/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'BlackBoxJam_hostmem_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'BlackBoxJam_hostmem_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BlackBoxJam_hostmem_m_axi_U/\bus_write/start_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'BlackBoxJam_hostmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'BlackBoxJam_hostmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'BlackBoxJam_hostmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'BlackBoxJam_hostmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'BlackBoxJam_hostmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'BlackBoxJam_hostmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BlackBoxJam_hostmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BlackBoxJam_hostmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'BlackBoxJam_hostmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'BlackBoxJam_hostmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'BlackBoxJam_hostmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'BlackBoxJam_hostmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BlackBoxJam_hostmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:02:22 . Memory (MB): peak = 2143.523 ; gain = 1132.484 ; free physical = 148505 ; free virtual = 254235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DoCompute_memInSthbi             | mem_reg    | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|DoCompute_memOutSudo             | mem_reg    | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighyd2_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighbAo_ram         | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weighdEI_ram         | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_weigheGT_ram         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_hostmem_m_axi_buffer | mem_reg    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|BlackBoxJam_hostmem_m_axi_buffer | mem_reg    | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------+--------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name      | RTL Object                                                   | Inference      | Size (Depth x Width) | Primitives      | 
+-----------------+--------------------------------------------------------------+----------------+----------------------+-----------------+
|BlackBoxJam__GC0 | threshs0_m_threshold_31_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_30_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_19_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_8_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_5_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_4_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_3_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_2_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_1_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_U/BlackBoxJam_thres4jc_ram_U/ram_reg    | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_29_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_28_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_27_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_26_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_25_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_24_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_23_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_22_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_21_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_20_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_18_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_17_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_16_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_15_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_14_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_13_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_12_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_11_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_10_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_9_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_7_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs0_m_threshold_6_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_63_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_62_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_51_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_40_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_29_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_18_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_7_U/BlackBoxJam_threscCy_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_2_U/BlackBoxJam_threscCy_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_1_U/BlackBoxJam_threscCy_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_U/BlackBoxJam_threscCy_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_61_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_60_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_59_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_58_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_57_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_56_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_55_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_54_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_53_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_52_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_50_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_49_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_48_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_47_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_46_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_45_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_44_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_43_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_42_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_41_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_39_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_38_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_37_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_36_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_35_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_34_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_33_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_32_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_31_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_30_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_28_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_27_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_26_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_25_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_24_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_23_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_22_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_21_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_20_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_19_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_17_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_16_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_15_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_14_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_13_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_12_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_11_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_10_U/BlackBoxJam_threscCy_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_9_U/BlackBoxJam_threscCy_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_8_U/BlackBoxJam_threscCy_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_6_U/BlackBoxJam_threscCy_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_5_U/BlackBoxJam_threscCy_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_4_U/BlackBoxJam_threscCy_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs1_m_threshold_3_U/BlackBoxJam_threscCy_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_31_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_30_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_19_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_8_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_5_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_4_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_3_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_2_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_1_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_U/BlackBoxJam_thres4jc_ram_U/ram_reg    | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_29_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_28_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_27_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_26_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_25_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_24_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_23_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_22_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_21_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_20_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_18_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_17_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_16_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_15_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_14_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_13_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_12_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_11_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_10_U/BlackBoxJam_thres4jc_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_9_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_7_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs2_m_threshold_6_U/BlackBoxJam_thres4jc_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_15_U/BlackBoxJam_threseWV_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_14_U/BlackBoxJam_threseWV_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_7_U/BlackBoxJam_threseWV_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_6_U/BlackBoxJam_threseWV_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_5_U/BlackBoxJam_threseWV_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_4_U/BlackBoxJam_threseWV_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_3_U/BlackBoxJam_threseWV_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_2_U/BlackBoxJam_threseWV_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_1_U/BlackBoxJam_threseWV_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_U/BlackBoxJam_threseWV_ram_U/ram_reg    | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_13_U/BlackBoxJam_threseWV_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_12_U/BlackBoxJam_threseWV_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_11_U/BlackBoxJam_threseWV_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_10_U/BlackBoxJam_threseWV_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_9_U/BlackBoxJam_threseWV_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|BlackBoxJam__GC0 | threshs3_m_threshold_8_U/BlackBoxJam_threseWV_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
+-----------------+--------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Matrix_Vector_Activa | (A2*B2)'             | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Matrix_Vector_Activa | (PCIN>>17)+(A2*B'')' | 15     | 11     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Mem2Stream_Batch12   | (A2*B2)'             | 18     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Mem2Stream_Batch12   | (PCIN>>17)+(A2*B'')' | 15     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+---------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Matrix_Vector_Activa_3 |           1|     32732|
|2     |Matrix_Vector_Activa   |           1|     28429|
|3     |DoCompute__GB2         |           1|     28788|
|4     |DoCompute__GB3         |           1|     12475|
|5     |BlackBoxJam__GC0       |           1|     16968|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:33 . Memory (MB): peak = 2143.523 ; gain = 1132.484 ; free physical = 148423 ; free virtual = 254154
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/i_4_2/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[64]' (FDRE) to 'inst/i_4_2/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_2/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]' (FDRE) to 'inst/i_4_2/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_2/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]' (FDRE) to 'inst/i_4_2/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_2/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]' (FDRE) to 'inst/i_4_2/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_2/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]' (FDRE) to 'inst/i_4_2/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_2/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]' (FDRE) to 'inst/i_4_2/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_2/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]' (FDRE) to 'inst/i_4_2/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[71]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_686/Matrix_Vector_Activa_3_U0 /ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_686/Matrix_Vector_Activa_U0 /ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:03:11 . Memory (MB): peak = 2185.168 ; gain = 1174.129 ; free physical = 148922 ; free virtual = 254655
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Matrix_Vector_Activa_3 |           1|     32726|
|2     |Matrix_Vector_Activa   |           1|     28423|
|3     |DoCompute__GB2         |           1|     28787|
|4     |BlackBoxJam_GT0        |           1|     26927|
|5     |DoCompute_inter0_kbM   |           1|       111|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_1_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_2_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_3_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_4_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_5_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_6_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_7_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_8_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_9_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_10_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_11_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_12_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_13_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_14_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights3_m_weights_V_15_U/BlackBoxJam_weigheGT_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/grp_DoCompute_fu_686/memOutStrm_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/grp_DoCompute_fu_686/memOutStrm_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_31_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_31_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_31_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_31_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_30_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_30_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_30_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_30_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_29_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_29_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_29_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_29_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_28_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_28_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_28_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_28_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_27_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_27_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_27_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_27_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_26_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_26_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_26_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_26_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_25_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_25_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_25_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_25_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_24_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_24_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_24_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_24_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_23_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_23_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_23_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_23_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_22_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_22_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_22_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_22_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_21_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_21_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_21_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_21_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_20_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_20_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_20_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_20_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_19_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_19_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_19_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_19_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_18_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_18_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_18_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_18_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_17_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_17_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_17_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_17_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_16_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_16_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_16_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_16_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_15_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_15_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_15_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_15_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_14_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_14_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_14_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_14_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_13_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_13_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_13_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_13_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_12_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_12_U/BlackBoxJam_weighdEI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_12_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/weights2_m_weights_V_12_U/BlackBoxJam_weighdEI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:56 ; elapsed = 00:03:43 . Memory (MB): peak = 2205.094 ; gain = 1194.055 ; free physical = 148053 ; free virtual = 253790
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Matrix_Vector_Activa_3 |           1|     16163|
|2     |Matrix_Vector_Activa   |           1|     12962|
|3     |DoCompute__GB2         |           1|     13328|
|4     |BlackBoxJam_GT0        |           1|     19826|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:03 ; elapsed = 00:03:51 . Memory (MB): peak = 2229.934 ; gain = 1218.895 ; free physical = 148299 ; free virtual = 254036
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:03 ; elapsed = 00:03:51 . Memory (MB): peak = 2229.934 ; gain = 1218.895 ; free physical = 148299 ; free virtual = 254035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:10 ; elapsed = 00:03:58 . Memory (MB): peak = 2229.934 ; gain = 1218.895 ; free physical = 148284 ; free virtual = 254020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:10 ; elapsed = 00:03:58 . Memory (MB): peak = 2229.934 ; gain = 1218.895 ; free physical = 148284 ; free virtual = 254020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:12 ; elapsed = 00:04:00 . Memory (MB): peak = 2229.934 ; gain = 1218.895 ; free physical = 148283 ; free virtual = 254020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:12 ; elapsed = 00:04:00 . Memory (MB): peak = 2229.934 ; gain = 1218.895 ; free physical = 148283 ; free virtual = 254020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|BlackBoxJam | grp_DoCompute_fu_686/Stream2Mem_Batch_U0/grp_Stream2Mem_fu_58/ap_CS_fsm_reg[6]                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_686/Stream2Mem_Batch_U0/grp_Stream2Mem_64u_8u_s_fu_68/ap_enable_reg_pp0_iter7_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]      | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]      | 8      | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]     | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]      | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]      | 8      | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]     | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[7]  | 8      | 61         | 61     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[16] | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[8]  | 16     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__9     | SRL_SIG_reg[16] | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__10    | SRL_SIG_reg[4]  | 8      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | SRL_SIG_reg[6]  | 8      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1358|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     2|
|4     |LUT1       |  1486|
|5     |LUT2       |  6185|
|6     |LUT3       |  4750|
|7     |LUT4       |  3982|
|8     |LUT5       |  5509|
|9     |LUT6       |  8702|
|10    |MUXF7      |   393|
|11    |MUXF8      |    64|
|12    |RAM16X1S   |  1280|
|13    |RAM32X1S   |  1024|
|14    |RAMB18E1   |   192|
|15    |RAMB18E1_1 |    16|
|16    |RAMB36E1   |     4|
|17    |RAMB36E1_1 |     2|
|18    |SRL16E     |   323|
|19    |SRLC32E    |    64|
|20    |FDRE       | 27298|
|21    |FDSE       |    60|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+-------------------------------------------------+------+
|      |Instance                                 |Module                                           |Cells |
+------+-----------------------------------------+-------------------------------------------------+------+
|1     |top                                      |                                                 | 62696|
|2     |  inst                                   |BlackBoxJam                                      | 62696|
|3     |    BlackBoxJam_control_s_axi_U          |BlackBoxJam_control_s_axi                        |  3919|
|4     |    BlackBoxJam_hostmem_m_axi_U          |BlackBoxJam_hostmem_m_axi                        |  3236|
|5     |      bus_read                           |BlackBoxJam_hostmem_m_axi_read                   |  1653|
|6     |        buff_rdata                       |BlackBoxJam_hostmem_m_axi_buffer__parameterized0 |   270|
|7     |        fifo_rctl                        |BlackBoxJam_hostmem_m_axi_fifo__parameterized4   |   116|
|8     |        fifo_rreq                        |BlackBoxJam_hostmem_m_axi_fifo__parameterized3   |   259|
|9     |        rs_rdata                         |BlackBoxJam_hostmem_m_axi_reg_slice              |   200|
|10    |      bus_write                          |BlackBoxJam_hostmem_m_axi_write                  |  1559|
|11    |        buff_wdata                       |BlackBoxJam_hostmem_m_axi_buffer                 |   285|
|12    |        \bus_equal_gen.fifo_burst        |BlackBoxJam_hostmem_m_axi_fifo                   |    43|
|13    |        fifo_resp                        |BlackBoxJam_hostmem_m_axi_fifo__parameterized1   |    48|
|14    |        fifo_resp_to_user                |BlackBoxJam_hostmem_m_axi_fifo__parameterized2   |    15|
|15    |        fifo_wreq                        |BlackBoxJam_hostmem_m_axi_fifo__parameterized0   |   326|
|16    |      wreq_throttl                       |BlackBoxJam_hostmem_m_axi_throttl                |    24|
|17    |    grp_DoCompute_fu_686                 |DoCompute                                        | 50565|
|18    |      Matrix_Vector_Activa_1_U0          |Matrix_Vector_Activa_1                           |  4172|
|19    |      Matrix_Vector_Activa_2_U0          |Matrix_Vector_Activa_2                           | 13250|
|20    |        BlackBoxJam_mux_1fYi_U220        |BlackBoxJam_mux_1fYi                             |   384|
|21    |      Matrix_Vector_Activa_3_U0          |Matrix_Vector_Activa_3                           | 16241|
|22    |        BlackBoxJam_mux_3eOg_U87         |BlackBoxJam_mux_3eOg                             |   416|
|23    |      Matrix_Vector_Activa_U0            |Matrix_Vector_Activa                             | 12979|
|24    |        BlackBoxJam_mul_3cud_U17         |BlackBoxJam_mul_3cud                             |    46|
|25    |          BlackBoxJam_mul_3cud_MulnS_1_U |BlackBoxJam_mul_3cud_MulnS_1                     |    46|
|26    |        BlackBoxJam_mux_1dEe_U18         |BlackBoxJam_mux_1dEe                             |   256|
|27    |      Mem2Stream_Batch12_U0              |Mem2Stream_Batch12                               |   779|
|28    |        BlackBoxJam_mul_5bkb_U9          |BlackBoxJam_mul_5bkb                             |    39|
|29    |          BlackBoxJam_mul_5bkb_MulnS_0_U |BlackBoxJam_mul_5bkb_MulnS_0                     |    39|
|30    |        grp_Mem2Stream_1_fu_92           |Mem2Stream_1                                     |   235|
|31    |        grp_Mem2Stream_fu_102            |Mem2Stream                                       |   325|
|32    |      Stream2Mem_Batch_U0                |Stream2Mem_Batch                                 |   779|
|33    |        grp_Stream2Mem_64u_8u_s_fu_68    |Stream2Mem_64u_8u_s                              |   198|
|34    |        grp_Stream2Mem_fu_58             |Stream2Mem                                       |   350|
|35    |      StreamingDataWidthCo_1_U0          |StreamingDataWidthCo_1                           |   307|
|36    |      StreamingDataWidthCo_U0            |StreamingDataWidthCo                             |   309|
|37    |      inter0_V_V_U                       |DoCompute_inter0_kbM                             |    59|
|38    |        U_DoCompute_inter0_kbM_ram       |DoCompute_inter0_kbM_shiftReg                    |    38|
|39    |      inter1_V_V_U                       |DoCompute_inter1_mb6                             |    87|
|40    |        U_DoCompute_inter1_mb6_ram       |DoCompute_inter1_mb6_shiftReg                    |    69|
|41    |      inter2_V_V_U                       |DoCompute_inter2_ocq                             |    59|
|42    |        U_DoCompute_inter2_ocq_ram       |DoCompute_inter2_ocq_shiftReg                    |    38|
|43    |      memInStrm_V_V_U                    |DoCompute_memInSthbi                             |   279|
|44    |      memOutStrm_V_V_U                   |DoCompute_memOutSudo                             |   279|
|45    |      numReps_channel17_U                |DoCompute_numRepslbW                             |   106|
|46    |        U_DoCompute_numRepslbW_ram       |DoCompute_numRepslbW_shiftReg                    |    97|
|47    |      numReps_channel18_U                |DoCompute_numRepsncg                             |   106|
|48    |        U_DoCompute_numRepsncg_ram       |DoCompute_numRepsncg_shiftReg                    |    97|
|49    |      numReps_channel19_U                |DoCompute_numRepspcA                             |   106|
|50    |        U_DoCompute_numRepspcA_ram       |DoCompute_numRepspcA_shiftReg                    |    97|
|51    |      numReps_channel20_U                |DoCompute_numRepsrcU                             |   107|
|52    |        U_DoCompute_numRepsrcU_ram       |DoCompute_numRepsrcU_shiftReg                    |    97|
|53    |      numReps_channel21_U                |DoCompute_numRepstde                             |   106|
|54    |        U_DoCompute_numRepstde_ram       |DoCompute_numRepstde_shiftReg                    |    96|
|55    |      numReps_channel22_U                |DoCompute_numRepsvdy                             |   107|
|56    |        U_DoCompute_numRepsvdy_ram       |DoCompute_numRepsvdy_shiftReg                    |    97|
|57    |      numReps_channel_U                  |DoCompute_numRepsibs                             |   107|
|58    |        U_DoCompute_numRepsibs_ram       |DoCompute_numRepsibs_shiftReg                    |    97|
|59    |      out_V3_channel_U                   |DoCompute_out_V3_jbC                             |    82|
|60    |        U_DoCompute_out_V3_jbC_ram       |DoCompute_out_V3_jbC_shiftReg                    |    65|
|61    |      start_for_StreamiwdI_U             |start_for_StreamiwdI                             |    16|
|62    |      start_for_StreamixdS_U             |start_for_StreamixdS                             |    17|
|63    |      wa_in_m_target_V_V_U               |DoCompute_wa_in_mqcK                             |    32|
|64    |        U_DoCompute_wa_in_mqcK_ram       |DoCompute_wa_in_mqcK_shiftReg                    |    24|
|65    |      wa_out_m_buffer_V_V_U              |DoCompute_wa_out_sc4                             |    55|
|66    |        U_DoCompute_wa_out_sc4_ram       |DoCompute_wa_out_sc4_shiftReg                    |    48|
|67    |    threshs0_m_threshold_10_U            |BlackBoxJam_thres4jc                             |    32|
|68    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_561                     |    32|
|69    |    threshs0_m_threshold_11_U            |BlackBoxJam_thres4jc_0                           |    32|
|70    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_560                     |    32|
|71    |    threshs0_m_threshold_12_U            |BlackBoxJam_thres4jc_1                           |    32|
|72    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_559                     |    32|
|73    |    threshs0_m_threshold_13_U            |BlackBoxJam_thres4jc_2                           |    32|
|74    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_558                     |    32|
|75    |    threshs0_m_threshold_14_U            |BlackBoxJam_thres4jc_3                           |    32|
|76    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_557                     |    32|
|77    |    threshs0_m_threshold_15_U            |BlackBoxJam_thres4jc_4                           |    32|
|78    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_556                     |    32|
|79    |    threshs0_m_threshold_16_U            |BlackBoxJam_thres4jc_5                           |    32|
|80    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_555                     |    32|
|81    |    threshs0_m_threshold_17_U            |BlackBoxJam_thres4jc_6                           |    32|
|82    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_554                     |    32|
|83    |    threshs0_m_threshold_18_U            |BlackBoxJam_thres4jc_7                           |    32|
|84    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_553                     |    32|
|85    |    threshs0_m_threshold_19_U            |BlackBoxJam_thres4jc_8                           |    32|
|86    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_552                     |    32|
|87    |    threshs0_m_threshold_1_U             |BlackBoxJam_thres4jc_9                           |    32|
|88    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_551                     |    32|
|89    |    threshs0_m_threshold_20_U            |BlackBoxJam_thres4jc_10                          |    32|
|90    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_550                     |    32|
|91    |    threshs0_m_threshold_21_U            |BlackBoxJam_thres4jc_11                          |    32|
|92    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_549                     |    32|
|93    |    threshs0_m_threshold_22_U            |BlackBoxJam_thres4jc_12                          |    32|
|94    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_548                     |    32|
|95    |    threshs0_m_threshold_23_U            |BlackBoxJam_thres4jc_13                          |    32|
|96    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_547                     |    32|
|97    |    threshs0_m_threshold_24_U            |BlackBoxJam_thres4jc_14                          |    32|
|98    |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_546                     |    32|
|99    |    threshs0_m_threshold_25_U            |BlackBoxJam_thres4jc_15                          |    32|
|100   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_545                     |    32|
|101   |    threshs0_m_threshold_26_U            |BlackBoxJam_thres4jc_16                          |    32|
|102   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_544                     |    32|
|103   |    threshs0_m_threshold_27_U            |BlackBoxJam_thres4jc_17                          |    32|
|104   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_543                     |    32|
|105   |    threshs0_m_threshold_28_U            |BlackBoxJam_thres4jc_18                          |    32|
|106   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_542                     |    32|
|107   |    threshs0_m_threshold_29_U            |BlackBoxJam_thres4jc_19                          |    32|
|108   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_541                     |    32|
|109   |    threshs0_m_threshold_2_U             |BlackBoxJam_thres4jc_20                          |    32|
|110   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_540                     |    32|
|111   |    threshs0_m_threshold_30_U            |BlackBoxJam_thres4jc_21                          |    32|
|112   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_539                     |    32|
|113   |    threshs0_m_threshold_31_U            |BlackBoxJam_thres4jc_22                          |    32|
|114   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_538                     |    32|
|115   |    threshs0_m_threshold_3_U             |BlackBoxJam_thres4jc_23                          |    32|
|116   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_537                     |    32|
|117   |    threshs0_m_threshold_4_U             |BlackBoxJam_thres4jc_24                          |    32|
|118   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_536                     |    32|
|119   |    threshs0_m_threshold_5_U             |BlackBoxJam_thres4jc_25                          |    32|
|120   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_535                     |    32|
|121   |    threshs0_m_threshold_6_U             |BlackBoxJam_thres4jc_26                          |    32|
|122   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_534                     |    32|
|123   |    threshs0_m_threshold_7_U             |BlackBoxJam_thres4jc_27                          |    32|
|124   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_533                     |    32|
|125   |    threshs0_m_threshold_8_U             |BlackBoxJam_thres4jc_28                          |    32|
|126   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_532                     |    32|
|127   |    threshs0_m_threshold_9_U             |BlackBoxJam_thres4jc_29                          |    32|
|128   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_531                     |    32|
|129   |    threshs0_m_threshold_U               |BlackBoxJam_thres4jc_30                          |    32|
|130   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_530                     |    32|
|131   |    threshs1_m_threshold_10_U            |BlackBoxJam_threscCy                             |    32|
|132   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_529                     |    32|
|133   |    threshs1_m_threshold_11_U            |BlackBoxJam_threscCy_31                          |    32|
|134   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_528                     |    32|
|135   |    threshs1_m_threshold_12_U            |BlackBoxJam_threscCy_32                          |    32|
|136   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_527                     |    32|
|137   |    threshs1_m_threshold_13_U            |BlackBoxJam_threscCy_33                          |    32|
|138   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_526                     |    32|
|139   |    threshs1_m_threshold_14_U            |BlackBoxJam_threscCy_34                          |    32|
|140   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_525                     |    32|
|141   |    threshs1_m_threshold_15_U            |BlackBoxJam_threscCy_35                          |    32|
|142   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_524                     |    32|
|143   |    threshs1_m_threshold_16_U            |BlackBoxJam_threscCy_36                          |    32|
|144   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_523                     |    32|
|145   |    threshs1_m_threshold_17_U            |BlackBoxJam_threscCy_37                          |    32|
|146   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_522                     |    32|
|147   |    threshs1_m_threshold_18_U            |BlackBoxJam_threscCy_38                          |    32|
|148   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_521                     |    32|
|149   |    threshs1_m_threshold_19_U            |BlackBoxJam_threscCy_39                          |    32|
|150   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_520                     |    32|
|151   |    threshs1_m_threshold_1_U             |BlackBoxJam_threscCy_40                          |    32|
|152   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_519                     |    32|
|153   |    threshs1_m_threshold_20_U            |BlackBoxJam_threscCy_41                          |    32|
|154   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_518                     |    32|
|155   |    threshs1_m_threshold_21_U            |BlackBoxJam_threscCy_42                          |    32|
|156   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_517                     |    32|
|157   |    threshs1_m_threshold_22_U            |BlackBoxJam_threscCy_43                          |    32|
|158   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_516                     |    32|
|159   |    threshs1_m_threshold_23_U            |BlackBoxJam_threscCy_44                          |    32|
|160   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_515                     |    32|
|161   |    threshs1_m_threshold_24_U            |BlackBoxJam_threscCy_45                          |    32|
|162   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_514                     |    32|
|163   |    threshs1_m_threshold_25_U            |BlackBoxJam_threscCy_46                          |    32|
|164   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_513                     |    32|
|165   |    threshs1_m_threshold_26_U            |BlackBoxJam_threscCy_47                          |    32|
|166   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_512                     |    32|
|167   |    threshs1_m_threshold_27_U            |BlackBoxJam_threscCy_48                          |    32|
|168   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_511                     |    32|
|169   |    threshs1_m_threshold_28_U            |BlackBoxJam_threscCy_49                          |    32|
|170   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_510                     |    32|
|171   |    threshs1_m_threshold_29_U            |BlackBoxJam_threscCy_50                          |    32|
|172   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_509                     |    32|
|173   |    threshs1_m_threshold_2_U             |BlackBoxJam_threscCy_51                          |    32|
|174   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_508                     |    32|
|175   |    threshs1_m_threshold_30_U            |BlackBoxJam_threscCy_52                          |    32|
|176   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_507                     |    32|
|177   |    threshs1_m_threshold_31_U            |BlackBoxJam_threscCy_53                          |    32|
|178   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_506                     |    32|
|179   |    threshs1_m_threshold_32_U            |BlackBoxJam_threscCy_54                          |    32|
|180   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_505                     |    32|
|181   |    threshs1_m_threshold_33_U            |BlackBoxJam_threscCy_55                          |    32|
|182   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_504                     |    32|
|183   |    threshs1_m_threshold_34_U            |BlackBoxJam_threscCy_56                          |    32|
|184   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_503                     |    32|
|185   |    threshs1_m_threshold_35_U            |BlackBoxJam_threscCy_57                          |    32|
|186   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_502                     |    32|
|187   |    threshs1_m_threshold_36_U            |BlackBoxJam_threscCy_58                          |    32|
|188   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_501                     |    32|
|189   |    threshs1_m_threshold_37_U            |BlackBoxJam_threscCy_59                          |    32|
|190   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_500                     |    32|
|191   |    threshs1_m_threshold_38_U            |BlackBoxJam_threscCy_60                          |    32|
|192   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_499                     |    32|
|193   |    threshs1_m_threshold_39_U            |BlackBoxJam_threscCy_61                          |    32|
|194   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_498                     |    32|
|195   |    threshs1_m_threshold_3_U             |BlackBoxJam_threscCy_62                          |    32|
|196   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_497                     |    32|
|197   |    threshs1_m_threshold_40_U            |BlackBoxJam_threscCy_63                          |    32|
|198   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_496                     |    32|
|199   |    threshs1_m_threshold_41_U            |BlackBoxJam_threscCy_64                          |    32|
|200   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_495                     |    32|
|201   |    threshs1_m_threshold_42_U            |BlackBoxJam_threscCy_65                          |    32|
|202   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_494                     |    32|
|203   |    threshs1_m_threshold_43_U            |BlackBoxJam_threscCy_66                          |    32|
|204   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_493                     |    32|
|205   |    threshs1_m_threshold_44_U            |BlackBoxJam_threscCy_67                          |    32|
|206   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_492                     |    32|
|207   |    threshs1_m_threshold_45_U            |BlackBoxJam_threscCy_68                          |    32|
|208   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_491                     |    32|
|209   |    threshs1_m_threshold_46_U            |BlackBoxJam_threscCy_69                          |    32|
|210   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_490                     |    32|
|211   |    threshs1_m_threshold_47_U            |BlackBoxJam_threscCy_70                          |    32|
|212   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_489                     |    32|
|213   |    threshs1_m_threshold_48_U            |BlackBoxJam_threscCy_71                          |    32|
|214   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_488                     |    32|
|215   |    threshs1_m_threshold_49_U            |BlackBoxJam_threscCy_72                          |    32|
|216   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_487                     |    32|
|217   |    threshs1_m_threshold_4_U             |BlackBoxJam_threscCy_73                          |    32|
|218   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_486                     |    32|
|219   |    threshs1_m_threshold_50_U            |BlackBoxJam_threscCy_74                          |    32|
|220   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_485                     |    32|
|221   |    threshs1_m_threshold_51_U            |BlackBoxJam_threscCy_75                          |    32|
|222   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_484                     |    32|
|223   |    threshs1_m_threshold_52_U            |BlackBoxJam_threscCy_76                          |    32|
|224   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_483                     |    32|
|225   |    threshs1_m_threshold_53_U            |BlackBoxJam_threscCy_77                          |    32|
|226   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_482                     |    32|
|227   |    threshs1_m_threshold_54_U            |BlackBoxJam_threscCy_78                          |    32|
|228   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_481                     |    32|
|229   |    threshs1_m_threshold_55_U            |BlackBoxJam_threscCy_79                          |    32|
|230   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_480                     |    32|
|231   |    threshs1_m_threshold_56_U            |BlackBoxJam_threscCy_80                          |    32|
|232   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_479                     |    32|
|233   |    threshs1_m_threshold_57_U            |BlackBoxJam_threscCy_81                          |    32|
|234   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_478                     |    32|
|235   |    threshs1_m_threshold_58_U            |BlackBoxJam_threscCy_82                          |    32|
|236   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_477                     |    32|
|237   |    threshs1_m_threshold_59_U            |BlackBoxJam_threscCy_83                          |    32|
|238   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_476                     |    32|
|239   |    threshs1_m_threshold_5_U             |BlackBoxJam_threscCy_84                          |    32|
|240   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_475                     |    32|
|241   |    threshs1_m_threshold_60_U            |BlackBoxJam_threscCy_85                          |    32|
|242   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_474                     |    32|
|243   |    threshs1_m_threshold_61_U            |BlackBoxJam_threscCy_86                          |    32|
|244   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_473                     |    32|
|245   |    threshs1_m_threshold_62_U            |BlackBoxJam_threscCy_87                          |    32|
|246   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_472                     |    32|
|247   |    threshs1_m_threshold_63_U            |BlackBoxJam_threscCy_88                          |    32|
|248   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_471                     |    32|
|249   |    threshs1_m_threshold_6_U             |BlackBoxJam_threscCy_89                          |    32|
|250   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_470                     |    32|
|251   |    threshs1_m_threshold_7_U             |BlackBoxJam_threscCy_90                          |    32|
|252   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_469                     |    32|
|253   |    threshs1_m_threshold_8_U             |BlackBoxJam_threscCy_91                          |    32|
|254   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_468                     |    32|
|255   |    threshs1_m_threshold_9_U             |BlackBoxJam_threscCy_92                          |    32|
|256   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram_467                     |    32|
|257   |    threshs1_m_threshold_U               |BlackBoxJam_threscCy_93                          |    32|
|258   |      BlackBoxJam_threscCy_ram_U         |BlackBoxJam_threscCy_ram                         |    32|
|259   |    threshs2_m_threshold_10_U            |BlackBoxJam_thres4jc_94                          |    32|
|260   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_466                     |    32|
|261   |    threshs2_m_threshold_11_U            |BlackBoxJam_thres4jc_95                          |    32|
|262   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_465                     |    32|
|263   |    threshs2_m_threshold_12_U            |BlackBoxJam_thres4jc_96                          |    32|
|264   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_464                     |    32|
|265   |    threshs2_m_threshold_13_U            |BlackBoxJam_thres4jc_97                          |    32|
|266   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_463                     |    32|
|267   |    threshs2_m_threshold_14_U            |BlackBoxJam_thres4jc_98                          |    32|
|268   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_462                     |    32|
|269   |    threshs2_m_threshold_15_U            |BlackBoxJam_thres4jc_99                          |    32|
|270   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_461                     |    32|
|271   |    threshs2_m_threshold_16_U            |BlackBoxJam_thres4jc_100                         |    32|
|272   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_460                     |    32|
|273   |    threshs2_m_threshold_17_U            |BlackBoxJam_thres4jc_101                         |    32|
|274   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_459                     |    32|
|275   |    threshs2_m_threshold_18_U            |BlackBoxJam_thres4jc_102                         |    32|
|276   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_458                     |    32|
|277   |    threshs2_m_threshold_19_U            |BlackBoxJam_thres4jc_103                         |    32|
|278   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_457                     |    32|
|279   |    threshs2_m_threshold_1_U             |BlackBoxJam_thres4jc_104                         |    32|
|280   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_456                     |    32|
|281   |    threshs2_m_threshold_20_U            |BlackBoxJam_thres4jc_105                         |    32|
|282   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_455                     |    32|
|283   |    threshs2_m_threshold_21_U            |BlackBoxJam_thres4jc_106                         |    32|
|284   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_454                     |    32|
|285   |    threshs2_m_threshold_22_U            |BlackBoxJam_thres4jc_107                         |    32|
|286   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_453                     |    32|
|287   |    threshs2_m_threshold_23_U            |BlackBoxJam_thres4jc_108                         |    32|
|288   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_452                     |    32|
|289   |    threshs2_m_threshold_24_U            |BlackBoxJam_thres4jc_109                         |    32|
|290   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_451                     |    32|
|291   |    threshs2_m_threshold_25_U            |BlackBoxJam_thres4jc_110                         |    32|
|292   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_450                     |    32|
|293   |    threshs2_m_threshold_26_U            |BlackBoxJam_thres4jc_111                         |    32|
|294   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_449                     |    32|
|295   |    threshs2_m_threshold_27_U            |BlackBoxJam_thres4jc_112                         |    32|
|296   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_448                     |    32|
|297   |    threshs2_m_threshold_28_U            |BlackBoxJam_thres4jc_113                         |    32|
|298   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_447                     |    32|
|299   |    threshs2_m_threshold_29_U            |BlackBoxJam_thres4jc_114                         |    32|
|300   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_446                     |    32|
|301   |    threshs2_m_threshold_2_U             |BlackBoxJam_thres4jc_115                         |    32|
|302   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_445                     |    32|
|303   |    threshs2_m_threshold_30_U            |BlackBoxJam_thres4jc_116                         |    32|
|304   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_444                     |    32|
|305   |    threshs2_m_threshold_31_U            |BlackBoxJam_thres4jc_117                         |    32|
|306   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_443                     |    32|
|307   |    threshs2_m_threshold_3_U             |BlackBoxJam_thres4jc_118                         |    32|
|308   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_442                     |    32|
|309   |    threshs2_m_threshold_4_U             |BlackBoxJam_thres4jc_119                         |    32|
|310   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_441                     |    32|
|311   |    threshs2_m_threshold_5_U             |BlackBoxJam_thres4jc_120                         |    32|
|312   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_440                     |    32|
|313   |    threshs2_m_threshold_6_U             |BlackBoxJam_thres4jc_121                         |    32|
|314   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_439                     |    32|
|315   |    threshs2_m_threshold_7_U             |BlackBoxJam_thres4jc_122                         |    32|
|316   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_438                     |    32|
|317   |    threshs2_m_threshold_8_U             |BlackBoxJam_thres4jc_123                         |    32|
|318   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_437                     |    32|
|319   |    threshs2_m_threshold_9_U             |BlackBoxJam_thres4jc_124                         |    32|
|320   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram_436                     |    32|
|321   |    threshs2_m_threshold_U               |BlackBoxJam_thres4jc_125                         |    32|
|322   |      BlackBoxJam_thres4jc_ram_U         |BlackBoxJam_thres4jc_ram                         |    32|
|323   |    threshs3_m_threshold_10_U            |BlackBoxJam_threseWV                             |    32|
|324   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_435                     |    32|
|325   |    threshs3_m_threshold_11_U            |BlackBoxJam_threseWV_126                         |    32|
|326   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_434                     |    32|
|327   |    threshs3_m_threshold_12_U            |BlackBoxJam_threseWV_127                         |    32|
|328   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_433                     |    32|
|329   |    threshs3_m_threshold_13_U            |BlackBoxJam_threseWV_128                         |    32|
|330   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_432                     |    32|
|331   |    threshs3_m_threshold_14_U            |BlackBoxJam_threseWV_129                         |    32|
|332   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_431                     |    32|
|333   |    threshs3_m_threshold_15_U            |BlackBoxJam_threseWV_130                         |    32|
|334   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_430                     |    32|
|335   |    threshs3_m_threshold_1_U             |BlackBoxJam_threseWV_131                         |    32|
|336   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_429                     |    32|
|337   |    threshs3_m_threshold_2_U             |BlackBoxJam_threseWV_132                         |    32|
|338   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_428                     |    32|
|339   |    threshs3_m_threshold_3_U             |BlackBoxJam_threseWV_133                         |    32|
|340   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_427                     |    32|
|341   |    threshs3_m_threshold_4_U             |BlackBoxJam_threseWV_134                         |    32|
|342   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_426                     |    32|
|343   |    threshs3_m_threshold_5_U             |BlackBoxJam_threseWV_135                         |    32|
|344   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_425                     |    32|
|345   |    threshs3_m_threshold_6_U             |BlackBoxJam_threseWV_136                         |    32|
|346   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_424                     |    32|
|347   |    threshs3_m_threshold_7_U             |BlackBoxJam_threseWV_137                         |    32|
|348   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_423                     |    32|
|349   |    threshs3_m_threshold_8_U             |BlackBoxJam_threseWV_138                         |    32|
|350   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_422                     |    32|
|351   |    threshs3_m_threshold_9_U             |BlackBoxJam_threseWV_139                         |    32|
|352   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram_421                     |    32|
|353   |    threshs3_m_threshold_U               |BlackBoxJam_threseWV_140                         |    32|
|354   |      BlackBoxJam_threseWV_ram_U         |BlackBoxJam_threseWV_ram                         |    32|
|355   |    weights0_m_weights_V_10_U            |BlackBoxJam_weighyd2                             |     2|
|356   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_420                     |     2|
|357   |    weights0_m_weights_V_11_U            |BlackBoxJam_weighyd2_141                         |     2|
|358   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_419                     |     2|
|359   |    weights0_m_weights_V_12_U            |BlackBoxJam_weighyd2_142                         |     2|
|360   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_418                     |     2|
|361   |    weights0_m_weights_V_13_U            |BlackBoxJam_weighyd2_143                         |     2|
|362   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_417                     |     2|
|363   |    weights0_m_weights_V_14_U            |BlackBoxJam_weighyd2_144                         |     2|
|364   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_416                     |     2|
|365   |    weights0_m_weights_V_15_U            |BlackBoxJam_weighyd2_145                         |     2|
|366   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_415                     |     2|
|367   |    weights0_m_weights_V_16_U            |BlackBoxJam_weighyd2_146                         |     2|
|368   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_414                     |     2|
|369   |    weights0_m_weights_V_17_U            |BlackBoxJam_weighyd2_147                         |     2|
|370   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_413                     |     2|
|371   |    weights0_m_weights_V_18_U            |BlackBoxJam_weighyd2_148                         |     2|
|372   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_412                     |     2|
|373   |    weights0_m_weights_V_19_U            |BlackBoxJam_weighyd2_149                         |     2|
|374   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_411                     |     2|
|375   |    weights0_m_weights_V_1_U             |BlackBoxJam_weighyd2_150                         |     2|
|376   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_410                     |     2|
|377   |    weights0_m_weights_V_20_U            |BlackBoxJam_weighyd2_151                         |     2|
|378   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_409                     |     2|
|379   |    weights0_m_weights_V_21_U            |BlackBoxJam_weighyd2_152                         |     2|
|380   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_408                     |     2|
|381   |    weights0_m_weights_V_22_U            |BlackBoxJam_weighyd2_153                         |     2|
|382   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_407                     |     2|
|383   |    weights0_m_weights_V_23_U            |BlackBoxJam_weighyd2_154                         |     2|
|384   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_406                     |     2|
|385   |    weights0_m_weights_V_24_U            |BlackBoxJam_weighyd2_155                         |     2|
|386   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_405                     |     2|
|387   |    weights0_m_weights_V_25_U            |BlackBoxJam_weighyd2_156                         |     2|
|388   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_404                     |     2|
|389   |    weights0_m_weights_V_26_U            |BlackBoxJam_weighyd2_157                         |     2|
|390   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_403                     |     2|
|391   |    weights0_m_weights_V_27_U            |BlackBoxJam_weighyd2_158                         |     2|
|392   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_402                     |     2|
|393   |    weights0_m_weights_V_28_U            |BlackBoxJam_weighyd2_159                         |     2|
|394   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_401                     |     2|
|395   |    weights0_m_weights_V_29_U            |BlackBoxJam_weighyd2_160                         |     2|
|396   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_400                     |     2|
|397   |    weights0_m_weights_V_2_U             |BlackBoxJam_weighyd2_161                         |     2|
|398   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_399                     |     2|
|399   |    weights0_m_weights_V_30_U            |BlackBoxJam_weighyd2_162                         |     2|
|400   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_398                     |     2|
|401   |    weights0_m_weights_V_31_U            |BlackBoxJam_weighyd2_163                         |     2|
|402   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_397                     |     2|
|403   |    weights0_m_weights_V_3_U             |BlackBoxJam_weighyd2_164                         |     2|
|404   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_396                     |     2|
|405   |    weights0_m_weights_V_4_U             |BlackBoxJam_weighyd2_165                         |     2|
|406   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_395                     |     2|
|407   |    weights0_m_weights_V_5_U             |BlackBoxJam_weighyd2_166                         |     2|
|408   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_394                     |     2|
|409   |    weights0_m_weights_V_6_U             |BlackBoxJam_weighyd2_167                         |     2|
|410   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_393                     |     2|
|411   |    weights0_m_weights_V_7_U             |BlackBoxJam_weighyd2_168                         |     2|
|412   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_392                     |     2|
|413   |    weights0_m_weights_V_8_U             |BlackBoxJam_weighyd2_169                         |     2|
|414   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_391                     |     2|
|415   |    weights0_m_weights_V_9_U             |BlackBoxJam_weighyd2_170                         |     2|
|416   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram_390                     |     2|
|417   |    weights0_m_weights_V_U               |BlackBoxJam_weighyd2_171                         |     2|
|418   |      BlackBoxJam_weighyd2_ram_U         |BlackBoxJam_weighyd2_ram                         |     2|
|419   |    weights1_m_weights_V_10_U            |BlackBoxJam_weighbAo                             |     1|
|420   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_389                     |     1|
|421   |    weights1_m_weights_V_11_U            |BlackBoxJam_weighbAo_172                         |     1|
|422   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_388                     |     1|
|423   |    weights1_m_weights_V_12_U            |BlackBoxJam_weighbAo_173                         |     1|
|424   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_387                     |     1|
|425   |    weights1_m_weights_V_13_U            |BlackBoxJam_weighbAo_174                         |     1|
|426   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_386                     |     1|
|427   |    weights1_m_weights_V_14_U            |BlackBoxJam_weighbAo_175                         |     1|
|428   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_385                     |     1|
|429   |    weights1_m_weights_V_15_U            |BlackBoxJam_weighbAo_176                         |     1|
|430   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_384                     |     1|
|431   |    weights1_m_weights_V_16_U            |BlackBoxJam_weighbAo_177                         |     1|
|432   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_383                     |     1|
|433   |    weights1_m_weights_V_17_U            |BlackBoxJam_weighbAo_178                         |     1|
|434   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_382                     |     1|
|435   |    weights1_m_weights_V_18_U            |BlackBoxJam_weighbAo_179                         |     1|
|436   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_381                     |     1|
|437   |    weights1_m_weights_V_19_U            |BlackBoxJam_weighbAo_180                         |     1|
|438   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_380                     |     1|
|439   |    weights1_m_weights_V_1_U             |BlackBoxJam_weighbAo_181                         |     1|
|440   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_379                     |     1|
|441   |    weights1_m_weights_V_20_U            |BlackBoxJam_weighbAo_182                         |     1|
|442   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_378                     |     1|
|443   |    weights1_m_weights_V_21_U            |BlackBoxJam_weighbAo_183                         |     1|
|444   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_377                     |     1|
|445   |    weights1_m_weights_V_22_U            |BlackBoxJam_weighbAo_184                         |     1|
|446   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_376                     |     1|
|447   |    weights1_m_weights_V_23_U            |BlackBoxJam_weighbAo_185                         |     1|
|448   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_375                     |     1|
|449   |    weights1_m_weights_V_24_U            |BlackBoxJam_weighbAo_186                         |     1|
|450   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_374                     |     1|
|451   |    weights1_m_weights_V_25_U            |BlackBoxJam_weighbAo_187                         |     1|
|452   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_373                     |     1|
|453   |    weights1_m_weights_V_26_U            |BlackBoxJam_weighbAo_188                         |     1|
|454   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_372                     |     1|
|455   |    weights1_m_weights_V_27_U            |BlackBoxJam_weighbAo_189                         |     1|
|456   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_371                     |     1|
|457   |    weights1_m_weights_V_28_U            |BlackBoxJam_weighbAo_190                         |     1|
|458   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_370                     |     1|
|459   |    weights1_m_weights_V_29_U            |BlackBoxJam_weighbAo_191                         |     1|
|460   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_369                     |     1|
|461   |    weights1_m_weights_V_2_U             |BlackBoxJam_weighbAo_192                         |     1|
|462   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_368                     |     1|
|463   |    weights1_m_weights_V_30_U            |BlackBoxJam_weighbAo_193                         |     1|
|464   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_367                     |     1|
|465   |    weights1_m_weights_V_31_U            |BlackBoxJam_weighbAo_194                         |     1|
|466   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_366                     |     1|
|467   |    weights1_m_weights_V_32_U            |BlackBoxJam_weighbAo_195                         |     1|
|468   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_365                     |     1|
|469   |    weights1_m_weights_V_33_U            |BlackBoxJam_weighbAo_196                         |     1|
|470   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_364                     |     1|
|471   |    weights1_m_weights_V_34_U            |BlackBoxJam_weighbAo_197                         |     1|
|472   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_363                     |     1|
|473   |    weights1_m_weights_V_35_U            |BlackBoxJam_weighbAo_198                         |     1|
|474   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_362                     |     1|
|475   |    weights1_m_weights_V_36_U            |BlackBoxJam_weighbAo_199                         |     1|
|476   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_361                     |     1|
|477   |    weights1_m_weights_V_37_U            |BlackBoxJam_weighbAo_200                         |     1|
|478   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_360                     |     1|
|479   |    weights1_m_weights_V_38_U            |BlackBoxJam_weighbAo_201                         |     1|
|480   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_359                     |     1|
|481   |    weights1_m_weights_V_39_U            |BlackBoxJam_weighbAo_202                         |     1|
|482   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_358                     |     1|
|483   |    weights1_m_weights_V_3_U             |BlackBoxJam_weighbAo_203                         |     1|
|484   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_357                     |     1|
|485   |    weights1_m_weights_V_40_U            |BlackBoxJam_weighbAo_204                         |     1|
|486   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_356                     |     1|
|487   |    weights1_m_weights_V_41_U            |BlackBoxJam_weighbAo_205                         |     1|
|488   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_355                     |     1|
|489   |    weights1_m_weights_V_42_U            |BlackBoxJam_weighbAo_206                         |     1|
|490   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_354                     |     1|
|491   |    weights1_m_weights_V_43_U            |BlackBoxJam_weighbAo_207                         |     1|
|492   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_353                     |     1|
|493   |    weights1_m_weights_V_44_U            |BlackBoxJam_weighbAo_208                         |     1|
|494   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_352                     |     1|
|495   |    weights1_m_weights_V_45_U            |BlackBoxJam_weighbAo_209                         |     1|
|496   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_351                     |     1|
|497   |    weights1_m_weights_V_46_U            |BlackBoxJam_weighbAo_210                         |     1|
|498   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_350                     |     1|
|499   |    weights1_m_weights_V_47_U            |BlackBoxJam_weighbAo_211                         |     1|
|500   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_349                     |     1|
|501   |    weights1_m_weights_V_48_U            |BlackBoxJam_weighbAo_212                         |     1|
|502   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_348                     |     1|
|503   |    weights1_m_weights_V_49_U            |BlackBoxJam_weighbAo_213                         |     1|
|504   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_347                     |     1|
|505   |    weights1_m_weights_V_4_U             |BlackBoxJam_weighbAo_214                         |     1|
|506   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_346                     |     1|
|507   |    weights1_m_weights_V_50_U            |BlackBoxJam_weighbAo_215                         |     1|
|508   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_345                     |     1|
|509   |    weights1_m_weights_V_51_U            |BlackBoxJam_weighbAo_216                         |     1|
|510   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_344                     |     1|
|511   |    weights1_m_weights_V_52_U            |BlackBoxJam_weighbAo_217                         |     1|
|512   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_343                     |     1|
|513   |    weights1_m_weights_V_53_U            |BlackBoxJam_weighbAo_218                         |     1|
|514   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_342                     |     1|
|515   |    weights1_m_weights_V_54_U            |BlackBoxJam_weighbAo_219                         |     1|
|516   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_341                     |     1|
|517   |    weights1_m_weights_V_55_U            |BlackBoxJam_weighbAo_220                         |     1|
|518   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_340                     |     1|
|519   |    weights1_m_weights_V_56_U            |BlackBoxJam_weighbAo_221                         |     1|
|520   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_339                     |     1|
|521   |    weights1_m_weights_V_57_U            |BlackBoxJam_weighbAo_222                         |     1|
|522   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_338                     |     1|
|523   |    weights1_m_weights_V_58_U            |BlackBoxJam_weighbAo_223                         |     1|
|524   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_337                     |     1|
|525   |    weights1_m_weights_V_59_U            |BlackBoxJam_weighbAo_224                         |     1|
|526   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_336                     |     1|
|527   |    weights1_m_weights_V_5_U             |BlackBoxJam_weighbAo_225                         |     1|
|528   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_335                     |     1|
|529   |    weights1_m_weights_V_60_U            |BlackBoxJam_weighbAo_226                         |     1|
|530   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_334                     |     1|
|531   |    weights1_m_weights_V_61_U            |BlackBoxJam_weighbAo_227                         |     1|
|532   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_333                     |     1|
|533   |    weights1_m_weights_V_62_U            |BlackBoxJam_weighbAo_228                         |     1|
|534   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_332                     |     1|
|535   |    weights1_m_weights_V_63_U            |BlackBoxJam_weighbAo_229                         |     1|
|536   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_331                     |     1|
|537   |    weights1_m_weights_V_6_U             |BlackBoxJam_weighbAo_230                         |     1|
|538   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_330                     |     1|
|539   |    weights1_m_weights_V_7_U             |BlackBoxJam_weighbAo_231                         |     1|
|540   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_329                     |     1|
|541   |    weights1_m_weights_V_8_U             |BlackBoxJam_weighbAo_232                         |     1|
|542   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_328                     |     1|
|543   |    weights1_m_weights_V_9_U             |BlackBoxJam_weighbAo_233                         |     1|
|544   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram_327                     |     1|
|545   |    weights1_m_weights_V_U               |BlackBoxJam_weighbAo_234                         |     1|
|546   |      BlackBoxJam_weighbAo_ram_U         |BlackBoxJam_weighbAo_ram                         |     1|
|547   |    weights2_m_weights_V_10_U            |BlackBoxJam_weighdEI                             |     2|
|548   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_326                     |     2|
|549   |    weights2_m_weights_V_11_U            |BlackBoxJam_weighdEI_235                         |     2|
|550   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_325                     |     2|
|551   |    weights2_m_weights_V_12_U            |BlackBoxJam_weighdEI_236                         |     2|
|552   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_324                     |     2|
|553   |    weights2_m_weights_V_13_U            |BlackBoxJam_weighdEI_237                         |     2|
|554   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_323                     |     2|
|555   |    weights2_m_weights_V_14_U            |BlackBoxJam_weighdEI_238                         |     2|
|556   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_322                     |     2|
|557   |    weights2_m_weights_V_15_U            |BlackBoxJam_weighdEI_239                         |     2|
|558   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_321                     |     2|
|559   |    weights2_m_weights_V_16_U            |BlackBoxJam_weighdEI_240                         |     2|
|560   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_320                     |     2|
|561   |    weights2_m_weights_V_17_U            |BlackBoxJam_weighdEI_241                         |     2|
|562   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_319                     |     2|
|563   |    weights2_m_weights_V_18_U            |BlackBoxJam_weighdEI_242                         |     2|
|564   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_318                     |     2|
|565   |    weights2_m_weights_V_19_U            |BlackBoxJam_weighdEI_243                         |     2|
|566   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_317                     |     2|
|567   |    weights2_m_weights_V_1_U             |BlackBoxJam_weighdEI_244                         |     2|
|568   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_316                     |     2|
|569   |    weights2_m_weights_V_20_U            |BlackBoxJam_weighdEI_245                         |     2|
|570   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_315                     |     2|
|571   |    weights2_m_weights_V_21_U            |BlackBoxJam_weighdEI_246                         |     2|
|572   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_314                     |     2|
|573   |    weights2_m_weights_V_22_U            |BlackBoxJam_weighdEI_247                         |     2|
|574   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_313                     |     2|
|575   |    weights2_m_weights_V_23_U            |BlackBoxJam_weighdEI_248                         |     2|
|576   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_312                     |     2|
|577   |    weights2_m_weights_V_24_U            |BlackBoxJam_weighdEI_249                         |     2|
|578   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_311                     |     2|
|579   |    weights2_m_weights_V_25_U            |BlackBoxJam_weighdEI_250                         |     2|
|580   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_310                     |     2|
|581   |    weights2_m_weights_V_26_U            |BlackBoxJam_weighdEI_251                         |     2|
|582   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_309                     |     2|
|583   |    weights2_m_weights_V_27_U            |BlackBoxJam_weighdEI_252                         |     2|
|584   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_308                     |     2|
|585   |    weights2_m_weights_V_28_U            |BlackBoxJam_weighdEI_253                         |     2|
|586   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_307                     |     2|
|587   |    weights2_m_weights_V_29_U            |BlackBoxJam_weighdEI_254                         |     2|
|588   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_306                     |     2|
|589   |    weights2_m_weights_V_2_U             |BlackBoxJam_weighdEI_255                         |     2|
|590   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_305                     |     2|
|591   |    weights2_m_weights_V_30_U            |BlackBoxJam_weighdEI_256                         |     2|
|592   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_304                     |     2|
|593   |    weights2_m_weights_V_31_U            |BlackBoxJam_weighdEI_257                         |     2|
|594   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_303                     |     2|
|595   |    weights2_m_weights_V_3_U             |BlackBoxJam_weighdEI_258                         |     2|
|596   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_302                     |     2|
|597   |    weights2_m_weights_V_4_U             |BlackBoxJam_weighdEI_259                         |     2|
|598   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_301                     |     2|
|599   |    weights2_m_weights_V_5_U             |BlackBoxJam_weighdEI_260                         |     2|
|600   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_300                     |     2|
|601   |    weights2_m_weights_V_6_U             |BlackBoxJam_weighdEI_261                         |     2|
|602   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_299                     |     2|
|603   |    weights2_m_weights_V_7_U             |BlackBoxJam_weighdEI_262                         |     2|
|604   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_298                     |     2|
|605   |    weights2_m_weights_V_8_U             |BlackBoxJam_weighdEI_263                         |     2|
|606   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_297                     |     2|
|607   |    weights2_m_weights_V_9_U             |BlackBoxJam_weighdEI_264                         |     2|
|608   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram_296                     |     2|
|609   |    weights2_m_weights_V_U               |BlackBoxJam_weighdEI_265                         |     2|
|610   |      BlackBoxJam_weighdEI_ram_U         |BlackBoxJam_weighdEI_ram                         |     2|
|611   |    weights3_m_weights_V_10_U            |BlackBoxJam_weigheGT                             |     1|
|612   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_295                     |     1|
|613   |    weights3_m_weights_V_11_U            |BlackBoxJam_weigheGT_266                         |     1|
|614   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_294                     |     1|
|615   |    weights3_m_weights_V_12_U            |BlackBoxJam_weigheGT_267                         |     1|
|616   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_293                     |     1|
|617   |    weights3_m_weights_V_13_U            |BlackBoxJam_weigheGT_268                         |     1|
|618   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_292                     |     1|
|619   |    weights3_m_weights_V_14_U            |BlackBoxJam_weigheGT_269                         |     1|
|620   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_291                     |     1|
|621   |    weights3_m_weights_V_15_U            |BlackBoxJam_weigheGT_270                         |     1|
|622   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_290                     |     1|
|623   |    weights3_m_weights_V_1_U             |BlackBoxJam_weigheGT_271                         |     1|
|624   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_289                     |     1|
|625   |    weights3_m_weights_V_2_U             |BlackBoxJam_weigheGT_272                         |     1|
|626   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_288                     |     1|
|627   |    weights3_m_weights_V_3_U             |BlackBoxJam_weigheGT_273                         |     1|
|628   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_287                     |     1|
|629   |    weights3_m_weights_V_4_U             |BlackBoxJam_weigheGT_274                         |     1|
|630   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_286                     |     1|
|631   |    weights3_m_weights_V_5_U             |BlackBoxJam_weigheGT_275                         |     1|
|632   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_285                     |     1|
|633   |    weights3_m_weights_V_6_U             |BlackBoxJam_weigheGT_276                         |     1|
|634   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_284                     |     1|
|635   |    weights3_m_weights_V_7_U             |BlackBoxJam_weigheGT_277                         |     1|
|636   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_283                     |     1|
|637   |    weights3_m_weights_V_8_U             |BlackBoxJam_weigheGT_278                         |     1|
|638   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_282                     |     1|
|639   |    weights3_m_weights_V_9_U             |BlackBoxJam_weigheGT_279                         |     1|
|640   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram_281                     |     1|
|641   |    weights3_m_weights_V_U               |BlackBoxJam_weigheGT_280                         |     1|
|642   |      BlackBoxJam_weigheGT_ram_U         |BlackBoxJam_weigheGT_ram                         |     1|
+------+-----------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:12 ; elapsed = 00:04:00 . Memory (MB): peak = 2229.934 ; gain = 1218.895 ; free physical = 148283 ; free virtual = 254019
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 377 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:48 ; elapsed = 00:03:38 . Memory (MB): peak = 2233.840 ; gain = 745.113 ; free physical = 151583 ; free virtual = 257319
Synthesis Optimization Complete : Time (s): cpu = 00:03:12 ; elapsed = 00:04:05 . Memory (MB): peak = 2233.840 ; gain = 1222.801 ; free physical = 151593 ; free virtual = 257320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3880 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_BlackBoxJam_0_0/constraints/BlackBoxJam_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_BlackBoxJam_0_0/constraints/BlackBoxJam_ooc.xdc:6]
Finished Parsing XDC File [/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_BlackBoxJam_0_0/constraints/BlackBoxJam_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2304 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1280 instances
  RAM32X1S => RAM32X1S (RAMS32): 1024 instances

INFO: [Common 17-83] Releasing license: Synthesis
554 Infos, 315 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:21 ; elapsed = 00:04:11 . Memory (MB): peak = 2277.961 ; gain = 1159.199 ; free physical = 151530 ; free virtual = 257257
INFO: [Common 17-1381] The checkpoint '/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1/procsys_BlackBoxJam_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2301.973 ; gain = 24.012 ; free physical = 151521 ; free virtual = 257256
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_BlackBoxJam_0_0/procsys_BlackBoxJam_0_0.xci
INFO: [Coretcl 2-1174] Renamed 641 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/jf2715/BNN-PYNQ/bnn/src/network/output/vivado/lfcW1A1-pynqZ1-Z2/lfcW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1/procsys_BlackBoxJam_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2301.973 ; gain = 0.000 ; free physical = 151464 ; free virtual = 257251
report_utilization: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2301.973 ; gain = 0.000 ; free physical = 151465 ; free virtual = 257251
INFO: [Common 17-206] Exiting Vivado at Fri May  8 12:54:04 2020...
