/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [16:0] celloutsig_0_1z;
  reg [7:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  reg [12:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[65] & in_data[16]) | in_data[95]);
  assign celloutsig_0_26z = ~((celloutsig_0_0z & celloutsig_0_24z) | celloutsig_0_9z);
  assign celloutsig_0_28z = ~((celloutsig_0_14z & celloutsig_0_26z) | celloutsig_0_13z);
  assign celloutsig_0_31z = ~((celloutsig_0_23z & celloutsig_0_17z) | celloutsig_0_0z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z & in_data[37]) | in_data[10]);
  assign celloutsig_0_33z = ~((celloutsig_0_21z[7] & celloutsig_0_31z) | celloutsig_0_12z);
  assign celloutsig_0_36z = ~((celloutsig_0_10z[0] & celloutsig_0_3z) | celloutsig_0_23z);
  assign celloutsig_1_0z = ~((in_data[120] & in_data[142]) | in_data[148]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[187]) | in_data[99]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_3z) | celloutsig_1_1z);
  assign celloutsig_0_4z = ~((celloutsig_0_1z[8] & in_data[49]) | celloutsig_0_1z[4]);
  assign celloutsig_1_5z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_3z);
  assign celloutsig_1_6z = ~((celloutsig_1_5z & in_data[157]) | celloutsig_1_0z);
  assign celloutsig_1_7z = ~((celloutsig_1_4z & celloutsig_1_1z) | in_data[117]);
  assign celloutsig_1_8z = ~((celloutsig_1_5z & celloutsig_1_6z) | celloutsig_1_4z);
  assign celloutsig_1_9z = ~((celloutsig_1_5z & celloutsig_1_1z) | celloutsig_1_1z);
  assign celloutsig_1_10z = ~((celloutsig_1_7z & celloutsig_1_5z) | celloutsig_1_8z);
  assign celloutsig_0_5z = ~((celloutsig_0_1z[10] & celloutsig_0_2z) | celloutsig_0_2z);
  assign celloutsig_1_15z = ~((celloutsig_1_3z & celloutsig_1_8z) | celloutsig_1_7z);
  assign celloutsig_1_18z = ~((in_data[182] & celloutsig_1_9z) | celloutsig_1_10z);
  assign celloutsig_1_19z = ~((celloutsig_1_6z & celloutsig_1_4z) | celloutsig_1_15z);
  assign celloutsig_0_6z = ~((celloutsig_0_4z & celloutsig_0_5z) | celloutsig_0_2z);
  assign celloutsig_0_7z = ~((celloutsig_0_6z & celloutsig_0_3z) | celloutsig_0_6z);
  assign celloutsig_0_8z = ~((celloutsig_0_0z & celloutsig_0_7z) | celloutsig_0_5z);
  assign celloutsig_0_9z = ~((celloutsig_0_8z & celloutsig_0_1z[15]) | in_data[44]);
  assign celloutsig_0_11z = ~((celloutsig_0_7z & celloutsig_0_6z) | celloutsig_0_8z);
  assign celloutsig_0_12z = ~((celloutsig_0_6z & celloutsig_0_10z[2]) | celloutsig_0_3z);
  assign celloutsig_0_13z = ~((celloutsig_0_1z[9] & celloutsig_0_5z) | celloutsig_0_0z);
  assign celloutsig_0_14z = ~((celloutsig_0_7z & celloutsig_0_11z) | celloutsig_0_6z);
  assign celloutsig_0_15z = ~((celloutsig_0_6z & celloutsig_0_8z) | celloutsig_0_1z[15]);
  assign celloutsig_0_16z = ~((celloutsig_0_8z & celloutsig_0_10z[1]) | celloutsig_0_10z[1]);
  assign celloutsig_0_17z = ~((celloutsig_0_10z[3] & in_data[28]) | celloutsig_0_11z);
  assign celloutsig_0_18z = ~((celloutsig_0_13z & celloutsig_0_11z) | celloutsig_0_2z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[0] & celloutsig_0_0z) | in_data[32]);
  assign celloutsig_0_23z = ~((celloutsig_0_16z & celloutsig_0_6z) | celloutsig_0_21z[0]);
  assign celloutsig_0_24z = ~((celloutsig_0_18z & in_data[53]) | celloutsig_0_2z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_37z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_37z = { celloutsig_0_21z[5:3], celloutsig_0_28z, celloutsig_0_33z, celloutsig_0_21z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_10z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_1z = 17'h00000;
    else if (clkin_data[32]) celloutsig_0_1z = in_data[20:4];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_21z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_21z = { celloutsig_0_10z[3], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_16z };
  assign { out_data[128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
