// Seed: 3967442496
module module_0 (
    output tri id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4
);
  logic id_6;
  logic id_7;
  ;
  assign id_4 = 1;
  assign module_1.id_4 = 0;
  wire  id_8;
  logic id_9;
  ;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input wand id_2
    , id_9,
    output tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    inout wire id_6,
    output logic id_7
);
  always @(posedge 1) begin : LABEL_0
    if (-1'b0) id_7 <= (1'b0 < id_2);
    $signed(18);
    ;
    id_1 = -1;
  end
  assign id_3 = 1'h0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_0,
      id_3
  );
  assign id_6 = id_6;
endmodule
