--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml shift.twx shift.ncd -o shift.twr shift.pcf

Design file:              shift.ncd
Physical constraint file: shift.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         7.238(R)|      SLOW  |         3.674(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         7.141(R)|      SLOW  |         3.598(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |         7.097(R)|      SLOW  |         3.605(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         7.125(R)|      SLOW  |         3.625(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         7.055(R)|      SLOW  |         3.575(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         6.957(R)|      SLOW  |         3.493(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         7.086(R)|      SLOW  |         3.620(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         7.087(R)|      SLOW  |         3.621(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.405|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct  7 11:31:15 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 287 MB



