#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Nov  1 20:59:20 2023
# Process ID: 24668
# Current directory: C:/Users/Cesar/Desktop/6.2050/Lab 8
# Command line: vivado.exe -mode batch -source build.tcl
# Log file: C:/Users/Cesar/Desktop/6.2050/Lab 8/vivado.log
# Journal file: C:/Users/Cesar/Desktop/6.2050/Lab 8\vivado.jou
# Running On: DESKTOP-M3QN9GM, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 34056 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./hdl/*.sv ]
read_verilog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.438 ; gain = 160.465
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_ip ./ip/floating_point_0/floating_point_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_0/floating_point_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/ip/floating_point_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/adder/adder.xci
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Desktop/6.2050/Lab 8/ip/adder/adder.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/ip/adder'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/floating_point_1/floating_point_1.xci
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_1/floating_point_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/ip/floating_point_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
CRITICAL WARNING: [IP_Flow 19-193] Failed to save BOM file 'c:/Users/ip/adder/adder.xml'.
CRITICAL WARNING: [IP_Flow 19-194] Failed to save IP instance 'adder'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder'...
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'adder'. Failed to generate 'Verilog Instantiation Template' outputs: 
CRITICAL WARNING: [IP_Flow 19-193] Failed to save BOM file 'c:/Users/ip/adder/adder.xml'.
CRITICAL WARNING: [IP_Flow 19-194] Failed to save IP instance 'adder'.
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'adder'. Failed to generate 'Verilog Instantiation Template' outputs: 
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 20:59:38 2023...
