library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity CLALogic is
	port(G, P : in std_logic_vector(3 downto 0);
	Cin : in std_logic;
	Cs : out std_logic_vector(4 downto 1));
end CLAlogic;

architecture bhv_CLAlogic of CLAlogic is
begin
	Cs(1) <= (G(0) or (P(0) and Cin));
	Cs(2) <= (G(1) or (P(1) and G(0)) or (P(1) and P(0) and Cin));
	Cs(3) <= (G(2) or (P(2) and G(1)) or (P(2) and P(1) and G(0)) or (P(2) and P(1) and P(0) and Cin));
	Cs(4) <= (G(3) or (P(3) and G(2)) or (P(3) and P(2) and G(1)) or (P(3) and P(2) and P(1) and G(0)) or (P(3) and P(2) and P(1) and P(0) and Cin));
end bhv_CLAlogic;