<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2022.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>5.690</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>5.690</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>5.690</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>4.310</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>4.310</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>4.310</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>4.310</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>20</BRAM>
      <CLB>0</CLB>
      <DSP>24</DSP>
      <FF>3552</FF>
      <LATCH>0</LATCH>
      <LUT>2338</LUT>
      <SRL>307</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>120</BRAM>
      <CLB>0</CLB>
      <DSP>80</DSP>
      <FF>35200</FF>
      <LUT>17600</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="mmult" DISPNAME="inst" RTLNAME="mmult">
      <SubModules count="11">A_port_m_axi_U B_port_m_axi_U C_port_m_axi_U a_buffer_U b_buffer_U c_buffer_U control_s_axi_U grp_mmult_Pipeline_1_fu_130 grp_mmult_Pipeline_2_fu_138 grp_mmult_Pipeline_4_fu_153 grp_mmult_Pipeline_mmult0_mmult1_fu_146</SubModules>
      <Resources BRAM="20" DSP="24" FF="3552" LUT="2338"/>
      <LocalResources FF="209" LUT="4"/>
    </RtlModule>
    <RtlModule CELL="inst/A_port_m_axi_U" BINDMODULE="mmult_A_port_m_axi" DEPTH="1" TYPE="rtl" MODULENAME="A_port_m_axi" DISPNAME="A_port_m_axi_U" RTLNAME="mmult_A_port_m_axi">
      <Resources BRAM="1" FF="729" LUT="514"/>
    </RtlModule>
    <RtlModule CELL="inst/B_port_m_axi_U" BINDMODULE="mmult_B_port_m_axi" DEPTH="1" TYPE="rtl" MODULENAME="B_port_m_axi" DISPNAME="B_port_m_axi_U" RTLNAME="mmult_B_port_m_axi">
      <Resources BRAM="1" FF="729" LUT="451"/>
    </RtlModule>
    <RtlModule CELL="inst/C_port_m_axi_U" BINDMODULE="mmult_C_port_m_axi" DEPTH="1" TYPE="rtl" MODULENAME="C_port_m_axi" DISPNAME="C_port_m_axi_U" RTLNAME="mmult_C_port_m_axi">
      <Resources BRAM="1" FF="968" LUT="670"/>
    </RtlModule>
    <RtlModule CELL="inst/a_buffer_U" BINDMODULE="mmult_a_buffer_RAM_1WNR_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="a_buffer_RAM_1WNR_AUTO_1R1W" DISPNAME="a_buffer_U" RTLNAME="mmult_a_buffer_RAM_1WNR_AUTO_1R1W">
      <Resources BRAM="8"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="a_buffer_U" SOURCE="mmult.cpp:15" URAM="0" VARIABLE="a_buffer"/>
    </RtlModule>
    <RtlModule CELL="inst/b_buffer_U" BINDMODULE="mmult_a_buffer_RAM_1WNR_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="a_buffer_RAM_1WNR_AUTO_1R1W" DISPNAME="b_buffer_U" RTLNAME="mmult_a_buffer_RAM_1WNR_AUTO_1R1W">
      <Resources BRAM="8" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="b_buffer_U" SOURCE="mmult.cpp:16" URAM="0" VARIABLE="b_buffer"/>
    </RtlModule>
    <RtlModule CELL="inst/c_buffer_U" BINDMODULE="mmult_c_buffer_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="c_buffer_RAM_AUTO_1R1W" DISPNAME="c_buffer_U" RTLNAME="mmult_c_buffer_RAM_AUTO_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="c_buffer_U" SOURCE="mmult.cpp:17" URAM="0" VARIABLE="c_buffer"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="mmult_control_s_axi" DEPTH="1" TYPE="rtl" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="mmult_control_s_axi">
      <Resources FF="235" LUT="206"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_1_fu_130" DEPTH="1" TYPE="function" MODULENAME="mmult_Pipeline_1" DISPNAME="grp_mmult_Pipeline_1_fu_130" RTLNAME="mmult_mmult_Pipeline_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="57" LUT="26"/>
      <LocalResources FF="55" LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_1_fu_130/flow_control_loop_pipe_sequential_init_U" BINDMODULE="mmult_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="mmult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_2_fu_138" DEPTH="1" TYPE="function" MODULENAME="mmult_Pipeline_2" DISPNAME="grp_mmult_Pipeline_2_fu_138" RTLNAME="mmult_mmult_Pipeline_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="57" LUT="25"/>
      <LocalResources FF="55" LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_2_fu_138/flow_control_loop_pipe_sequential_init_U" BINDMODULE="mmult_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="mmult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="13"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_4_fu_153" DEPTH="1" TYPE="function" MODULENAME="mmult_Pipeline_4" DISPNAME="grp_mmult_Pipeline_4_fu_153" RTLNAME="mmult_mmult_Pipeline_4">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="13" LUT="25"/>
      <LocalResources FF="11" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_4_fu_153/flow_control_loop_pipe_sequential_init_U" BINDMODULE="mmult_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="mmult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="18"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_mmult0_mmult1_fu_146" DEPTH="1" TYPE="function" MODULENAME="mmult_Pipeline_mmult0_mmult1" DISPNAME="grp_mmult_Pipeline_mmult0_mmult1_fu_146" RTLNAME="mmult_mmult_Pipeline_mmult0_mmult1">
      <SubModules count="9">flow_control_loop_pipe_sequential_init_U mul_32s_32s_32_2_1_U10 mul_32s_32s_32_2_1_U11 mul_32s_32s_32_2_1_U12 mul_32s_32s_32_2_1_U13 mul_32s_32s_32_2_1_U14 mul_32s_32s_32_2_1_U7 mul_32s_32s_32_2_1_U8 mul_32s_32s_32_2_1_U9</SubModules>
      <Resources DSP="24" FF="555" LUT="416"/>
      <LocalResources FF="417" LUT="204"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_mmult0_mmult1_fu_146/flow_control_loop_pipe_sequential_init_U" BINDMODULE="mmult_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="mmult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="92"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10" BINDMODULE="mmult_mul_32s_32s_32_2_1" DEPTH="2" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U10" RTLNAME="mmult_mul_32s_32s_32_2_1">
      <Resources DSP="3" FF="17" LUT="15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="mmult0_mmult1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U10" SOURCE="mmult.cpp:26" URAM="0" VARIABLE="mul_ln26_3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11" BINDMODULE="mmult_mul_32s_32s_32_2_1" DEPTH="2" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U11" RTLNAME="mmult_mul_32s_32s_32_2_1">
      <Resources DSP="3" FF="17" LUT="15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="mmult0_mmult1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U11" SOURCE="mmult.cpp:26" URAM="0" VARIABLE="mul_ln26_4"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12" BINDMODULE="mmult_mul_32s_32s_32_2_1" DEPTH="2" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U12" RTLNAME="mmult_mul_32s_32s_32_2_1">
      <Resources DSP="3" FF="17" LUT="15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="mmult0_mmult1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U12" SOURCE="mmult.cpp:26" URAM="0" VARIABLE="mul_ln26_5"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13" BINDMODULE="mmult_mul_32s_32s_32_2_1" DEPTH="2" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U13" RTLNAME="mmult_mul_32s_32s_32_2_1">
      <Resources DSP="3" FF="17" LUT="15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="mmult0_mmult1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U13" SOURCE="mmult.cpp:26" URAM="0" VARIABLE="mul_ln26_6"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14" BINDMODULE="mmult_mul_32s_32s_32_2_1" DEPTH="2" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U14" RTLNAME="mmult_mul_32s_32s_32_2_1">
      <Resources DSP="3" FF="17" LUT="15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="mmult0_mmult1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U14" SOURCE="mmult.cpp:26" URAM="0" VARIABLE="mul_ln26_7"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7" BINDMODULE="mmult_mul_32s_32s_32_2_1" DEPTH="2" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U7" RTLNAME="mmult_mul_32s_32s_32_2_1">
      <Resources DSP="3" FF="17" LUT="15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="mmult0_mmult1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U7" SOURCE="mmult.cpp:26" URAM="0" VARIABLE="mul_ln26"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8" BINDMODULE="mmult_mul_32s_32s_32_2_1" DEPTH="2" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U8" RTLNAME="mmult_mul_32s_32s_32_2_1">
      <Resources DSP="3" FF="17" LUT="15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="mmult0_mmult1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U8" SOURCE="mmult.cpp:26" URAM="0" VARIABLE="mul_ln26_1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9" BINDMODULE="mmult_mul_32s_32s_32_2_1" DEPTH="2" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U9" RTLNAME="mmult_mul_32s_32s_32_2_1">
      <Resources DSP="3" FF="17" LUT="15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="mmult0_mmult1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U9" SOURCE="mmult.cpp:26" URAM="0" VARIABLE="mul_ln26_2"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="4.206" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg/PCIN[0]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.310" STARTPOINT_PIN="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0/CLK">
      <CELL NAME="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="24"/>
      <CELL NAME="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="24"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.206" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg/PCIN[10]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.310" STARTPOINT_PIN="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0/CLK">
      <CELL NAME="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="24"/>
      <CELL NAME="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="24"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.206" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg/PCIN[11]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.310" STARTPOINT_PIN="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0/CLK">
      <CELL NAME="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="24"/>
      <CELL NAME="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="24"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.206" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg/PCIN[12]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.310" STARTPOINT_PIN="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0/CLK">
      <CELL NAME="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="24"/>
      <CELL NAME="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="24"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.206" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg/PCIN[13]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.310" STARTPOINT_PIN="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0/CLK">
      <CELL NAME="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="24"/>
      <CELL NAME="grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="24"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/mmult_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/mmult_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/mmult_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/mmult_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/mmult_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/mmult_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Fri Jan 06 17:16:32 +0100 2023"/>
    <item NAME="Version" VALUE="2022.2 (Build 3670227 on Oct 13 2022)"/>
    <item NAME="Project" VALUE="mxu"/>
    <item NAME="Solution" VALUE="CAT (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z010-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

