$date
	Tue Nov 21 18:14:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module async_tb $end
$var wire 4 ! w [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 4 & w [3:0] $end
$scope module stg0 $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 ' t $end
$var reg 1 ( q $end
$upscope $end
$scope module stg1 $end
$var wire 1 ) clk $end
$var wire 1 % reset $end
$var wire 1 * t $end
$var reg 1 + q $end
$upscope $end
$scope module stg2 $end
$var wire 1 , clk $end
$var wire 1 % reset $end
$var wire 1 - t $end
$var reg 1 . q $end
$upscope $end
$scope module stg3 $end
$var wire 1 / clk $end
$var wire 1 % reset $end
$var wire 1 0 t $end
$var reg 1 1 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
10
0/
0.
1-
0,
0+
1*
0)
0(
1'
b0 &
1%
0$
1#
0"
b0 !
$end
#10
1"
1$
#20
1)
1(
b1000 !
b1000 &
0"
0$
0#
0%
#30
1"
1$
#40
1,
1+
0)
0(
b100 !
b100 &
0"
0$
#50
1"
1$
#60
1)
1(
b1100 !
b1100 &
0"
0$
#70
1"
1$
#80
1/
1.
0,
0+
0)
0(
b10 !
b10 &
0"
0$
#90
1"
1$
#100
1)
1(
b1010 !
b1010 &
0"
0$
#110
1"
1$
#120
1,
1+
0)
0(
b110 !
b110 &
0"
0$
#130
1"
1$
#140
1)
1(
b1110 !
b1110 &
0"
0$
#150
1"
1$
#160
11
0/
0.
0,
0+
0)
0(
b1 !
b1 &
0"
0$
#170
1"
1$
#180
1)
1(
b1001 !
b1001 &
0"
0$
