modules/ChibiOS/obj/chdebug.o: ../../modules/ChibiOS/os/rt/src/chdebug.c \
 ../../modules/ChibiOS/os/rt/include/ch.h \
 ../../modules/ChibiOS/os/common/ports/ARMCMx/compilers/GCC/chtypes.h \
 /usr/lib/gcc/arm-none-eabi/4.9.3/include/stddef.h \
 /usr/lib/gcc/arm-none-eabi/4.9.3/include/stdint.h \
 /usr/include/newlib/stdint.h \
 /usr/include/newlib/machine/_default_types.h \
 /usr/include/newlib/sys/features.h /usr/include/newlib/sys/_intsup.h \
 /usr/include/newlib/sys/_stdint.h \
 /usr/lib/gcc/arm-none-eabi/4.9.3/include/stdbool.h \
 ../../libraries/AP_HAL_ChibiOS/hwdef/common/chconf.h hwdef.h \
 ../../modules/ChibiOS/os/license/chlicense.h \
 ../../modules/ChibiOS/os/license/chcustomer.h \
 ../../modules/ChibiOS/os/rt/include/chchecks.h \
 ../../modules/ChibiOS/os/rt/include/chsystypes.h \
 ../../modules/ChibiOS/os/rt/include/chalign.h \
 ../../modules/ChibiOS/os/common/ports/ARMCMx/chcore.h \
 ../../modules/ChibiOS/os/common/startup/ARMCMx/devices/STM32F4xx/cmparams.h \
 ../../modules/ChibiOS/os/common/ext/CMSIS/ST/STM32F4xx/stm32f4xx.h \
 ../../modules/ChibiOS/os/common/ext/CMSIS/ST/STM32F4xx/stm32f407xx.h \
 ../../modules/ChibiOS/os/common/ext/CMSIS/include/core_cm4.h \
 ../../modules/ChibiOS/os/common/ext/CMSIS/include/core_cmInstr.h \
 ../../modules/ChibiOS/os/common/ext/CMSIS/include/cmsis_gcc.h \
 ../../modules/ChibiOS/os/common/ext/CMSIS/include/core_cmFunc.h \
 ../../modules/ChibiOS/os/common/ext/CMSIS/include/core_cmSimd.h \
 ../../modules/ChibiOS/os/common/ext/CMSIS/ST/STM32F4xx/system_stm32f4xx.h \
 ../../modules/ChibiOS/os/common/ports/ARMCMx/mpu.h \
 ../../modules/ChibiOS/os/common/ports/ARMCMx/chcore_v7m.h \
 ../../modules/ChibiOS/os/common/ports/ARMCMx/chcore_timer.h \
 ../../modules/ChibiOS/os/hal/include/hal_st.h \
 ../../modules/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/hal_st_lld.h \
 ../../libraries/AP_HAL_ChibiOS/hwdef/common/mcuconf.h \
 ../../modules/ChibiOS/os/hal/ports/STM32/STM32F4xx/stm32_registry.h \
 ../../modules/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim.h \
 ../../modules/ChibiOS/os/rt/include/chdebug.h \
 ../../modules/ChibiOS/os/rt/include/chtrace.h \
 ../../modules/ChibiOS/os/rt/include/chtm.h \
 ../../modules/ChibiOS/os/rt/include/chstats.h \
 ../../modules/ChibiOS/os/rt/include/chschd.h \
 ../../modules/ChibiOS/os/rt/include/chsys.h \
 ../../modules/ChibiOS/os/rt/include/chvt.h \
 ../../modules/ChibiOS/os/rt/include/chthreads.h \
 ../../modules/ChibiOS/os/rt/include/chregistry.h \
 ../../modules/ChibiOS/os/rt/include/chsem.h \
 ../../modules/ChibiOS/os/common/oslib/include/chbsem.h \
 ../../modules/ChibiOS/os/rt/include/chmtx.h \
 ../../modules/ChibiOS/os/rt/include/chcond.h \
 ../../modules/ChibiOS/os/rt/include/chevents.h \
 ../../modules/ChibiOS/os/rt/include/chmsg.h \
 ../../modules/ChibiOS/os/common/oslib/include/chmboxes.h \
 ../../modules/ChibiOS/os/common/oslib/include/chmemcore.h \
 ../../modules/ChibiOS/os/common/oslib/include/chheap.h \
 ../../modules/ChibiOS/os/common/oslib/include/chmempools.h \
 ../../modules/ChibiOS/os/rt/include/chdynamic.h

../../modules/ChibiOS/os/rt/include/ch.h:

../../modules/ChibiOS/os/common/ports/ARMCMx/compilers/GCC/chtypes.h:

/usr/lib/gcc/arm-none-eabi/4.9.3/include/stddef.h:

/usr/lib/gcc/arm-none-eabi/4.9.3/include/stdint.h:

/usr/include/newlib/stdint.h:

/usr/include/newlib/machine/_default_types.h:

/usr/include/newlib/sys/features.h:

/usr/include/newlib/sys/_intsup.h:

/usr/include/newlib/sys/_stdint.h:

/usr/lib/gcc/arm-none-eabi/4.9.3/include/stdbool.h:

../../libraries/AP_HAL_ChibiOS/hwdef/common/chconf.h:

hwdef.h:

../../modules/ChibiOS/os/license/chlicense.h:

../../modules/ChibiOS/os/license/chcustomer.h:

../../modules/ChibiOS/os/rt/include/chchecks.h:

../../modules/ChibiOS/os/rt/include/chsystypes.h:

../../modules/ChibiOS/os/rt/include/chalign.h:

../../modules/ChibiOS/os/common/ports/ARMCMx/chcore.h:

../../modules/ChibiOS/os/common/startup/ARMCMx/devices/STM32F4xx/cmparams.h:

../../modules/ChibiOS/os/common/ext/CMSIS/ST/STM32F4xx/stm32f4xx.h:

../../modules/ChibiOS/os/common/ext/CMSIS/ST/STM32F4xx/stm32f407xx.h:

../../modules/ChibiOS/os/common/ext/CMSIS/include/core_cm4.h:

../../modules/ChibiOS/os/common/ext/CMSIS/include/core_cmInstr.h:

../../modules/ChibiOS/os/common/ext/CMSIS/include/cmsis_gcc.h:

../../modules/ChibiOS/os/common/ext/CMSIS/include/core_cmFunc.h:

../../modules/ChibiOS/os/common/ext/CMSIS/include/core_cmSimd.h:

../../modules/ChibiOS/os/common/ext/CMSIS/ST/STM32F4xx/system_stm32f4xx.h:

../../modules/ChibiOS/os/common/ports/ARMCMx/mpu.h:

../../modules/ChibiOS/os/common/ports/ARMCMx/chcore_v7m.h:

../../modules/ChibiOS/os/common/ports/ARMCMx/chcore_timer.h:

../../modules/ChibiOS/os/hal/include/hal_st.h:

../../modules/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/hal_st_lld.h:

../../libraries/AP_HAL_ChibiOS/hwdef/common/mcuconf.h:

../../modules/ChibiOS/os/hal/ports/STM32/STM32F4xx/stm32_registry.h:

../../modules/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim.h:

../../modules/ChibiOS/os/rt/include/chdebug.h:

../../modules/ChibiOS/os/rt/include/chtrace.h:

../../modules/ChibiOS/os/rt/include/chtm.h:

../../modules/ChibiOS/os/rt/include/chstats.h:

../../modules/ChibiOS/os/rt/include/chschd.h:

../../modules/ChibiOS/os/rt/include/chsys.h:

../../modules/ChibiOS/os/rt/include/chvt.h:

../../modules/ChibiOS/os/rt/include/chthreads.h:

../../modules/ChibiOS/os/rt/include/chregistry.h:

../../modules/ChibiOS/os/rt/include/chsem.h:

../../modules/ChibiOS/os/common/oslib/include/chbsem.h:

../../modules/ChibiOS/os/rt/include/chmtx.h:

../../modules/ChibiOS/os/rt/include/chcond.h:

../../modules/ChibiOS/os/rt/include/chevents.h:

../../modules/ChibiOS/os/rt/include/chmsg.h:

../../modules/ChibiOS/os/common/oslib/include/chmboxes.h:

../../modules/ChibiOS/os/common/oslib/include/chmemcore.h:

../../modules/ChibiOS/os/common/oslib/include/chheap.h:

../../modules/ChibiOS/os/common/oslib/include/chmempools.h:

../../modules/ChibiOS/os/rt/include/chdynamic.h:
