/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] _00_;
  wire [29:0] _01_;
  wire [7:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_13z;
  wire [24:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [4:0] celloutsig_0_20z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [6:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = celloutsig_0_29z ? celloutsig_0_29z : celloutsig_0_7z;
  assign celloutsig_1_2z = in_data[123] ? in_data[127] : celloutsig_1_1z[6];
  assign celloutsig_1_11z = celloutsig_1_1z[2] ? celloutsig_1_6z[7] : celloutsig_1_3z[2];
  assign celloutsig_1_16z = celloutsig_1_5z[8] ? celloutsig_1_15z : celloutsig_1_14z;
  assign celloutsig_0_4z = ~(celloutsig_0_3z[0] | celloutsig_0_0z[4]);
  assign celloutsig_0_5z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_0_6z = ~(celloutsig_0_1z | celloutsig_0_3z[2]);
  assign celloutsig_1_19z = ~(celloutsig_1_10z | celloutsig_1_17z);
  assign celloutsig_0_7z = ~celloutsig_0_2z;
  assign celloutsig_0_11z = ~celloutsig_0_8z[7];
  assign celloutsig_1_8z = ~((celloutsig_1_4z[7] | celloutsig_1_6z[1]) & (celloutsig_1_7z | celloutsig_1_6z[11]));
  assign celloutsig_0_29z = celloutsig_0_6z | ~(celloutsig_0_4z);
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } + { in_data[134:132], celloutsig_1_0z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } + { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  reg [29:0] _16_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _16_ <= 30'h00000000;
    else _16_ <= { celloutsig_0_8z[11:4], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z };
  assign { _01_[29:23], _00_, _01_[10:0] } = _16_;
  assign celloutsig_1_13z = in_data[172:170] & { celloutsig_1_1z[5:4], celloutsig_1_8z };
  assign celloutsig_0_13z = { in_data[54:44], celloutsig_0_10z } & in_data[65:52];
  assign celloutsig_0_59z = celloutsig_0_0z[6:0] / { 1'h1, celloutsig_0_19z, celloutsig_0_43z };
  assign celloutsig_1_18z = { in_data[148:145], celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_0z } / { 1'h1, in_data[134:132], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_16z };
  assign celloutsig_1_5z = in_data[155:145] / { 1'h1, celloutsig_1_4z[3:2], celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_3z[2:0], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_2z } == { in_data[137:102], celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_1_0z = in_data[101:97] > in_data[130:126];
  assign celloutsig_1_10z = { celloutsig_1_6z[16:15], celloutsig_1_7z } > in_data[114:112];
  assign celloutsig_1_15z = { celloutsig_1_1z[6:5], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_14z } && { celloutsig_1_4z[8:7], celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[30:23] * in_data[82:75];
  assign celloutsig_1_4z = celloutsig_1_2z ? in_data[179:168] : { in_data[100:97], celloutsig_1_1z };
  assign celloutsig_0_15z = celloutsig_0_10z[1] ? { celloutsig_0_11z, celloutsig_0_0z } : { celloutsig_0_14z[20:16], celloutsig_0_10z[2], 1'h0, celloutsig_0_10z[0], celloutsig_0_6z };
  assign celloutsig_1_12z = & { celloutsig_1_10z, celloutsig_1_6z[11:1] };
  assign celloutsig_0_2z = & in_data[14:7];
  assign celloutsig_0_1z = in_data[72] & in_data[68];
  assign celloutsig_1_7z = ~^ celloutsig_1_1z[5:3];
  assign celloutsig_1_14z = ~^ { in_data[114:111], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_14z[13:5], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_60z = celloutsig_0_14z[22:11] >> { in_data[16:6], celloutsig_0_50z };
  assign celloutsig_1_6z = { celloutsig_1_4z[11:1], celloutsig_1_1z } >> in_data[151:133];
  assign celloutsig_0_10z = celloutsig_0_0z[5:3] >> { in_data[7:6], celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_3z } >> { celloutsig_0_13z[11:4], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_43z = { _01_[26:24], celloutsig_0_7z, celloutsig_0_19z } >>> { celloutsig_0_20z[4:1], celloutsig_0_19z };
  assign celloutsig_1_1z = in_data[120:113] ^ { in_data[189:183], celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_3z[2], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z } ^ { celloutsig_0_0z[7:6], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_20z = 5'h00;
    else if (clkin_data[96]) celloutsig_0_20z = celloutsig_0_15z[5:1];
  assign _01_[22:11] = _00_;
  assign { out_data[136:128], out_data[96], out_data[38:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
