# VLSI Task 2 â€“ RAM Design

## Objective
Design a synchronous RAM using Verilog.

## Features
- Read and Write operations
- Clock controlled

## Files
- ram.v : RAM module
- ram_tb.v : Testbench

## Tools
- Verilog
- ModelSim / Vivado

## Result
RAM simulated successfully.
