Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 12 13:40:42 2020
| Host         : ROG-305-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: myguess_FSM/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: myguess_FSM/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: myguess_FSM/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: myguess_FSM/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: myguess_FSM/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: myguess_FSM/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.433        0.000                      0                  151        0.225        0.000                      0                  151        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.433        0.000                      0                  151        0.225        0.000                      0                  151        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 db3/counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 2.151ns (48.820%)  route 2.255ns (51.180%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.558     5.079    db3/CLK
    SLICE_X38Y34         FDPE                                         r  db3/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.478     5.557 f  db3/counter_reg[3]/Q
                         net (fo=4, routed)           0.813     6.370    db3/counter_reg_n_0_[3]
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.296     6.666 r  db3/counter_next0_carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.666    db3/counter_next0_carry_i_2__1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.064 r  db3/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.064    db3/counter_next0_carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  db3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.178    db3/counter_next0_carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  db3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.292    db3/counter_next0_carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  db3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.406    db3/counter_next0_carry__2_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.740 r  db3/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.949     8.689    db3/counter_next0_carry__3_n_6
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.992 r  db3/counter[18]_i_1__1/O
                         net (fo=1, routed)           0.493     9.485    db3/counter[18]_i_1__1_n_0
    SLICE_X39Y35         FDPE                                         r  db3/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.440    14.781    db3/CLK
    SLICE_X39Y35         FDPE                                         r  db3/counter_reg[18]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X39Y35         FDPE (Setup_fdpe_C_D)       -0.103    14.918    db3/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 db4/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 2.120ns (52.814%)  route 1.894ns (47.186%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.562     5.083    db4/CLK
    SLICE_X31Y38         FDPE                                         r  db4/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.419     5.502 f  db4/counter_reg[5]/Q
                         net (fo=3, routed)           0.670     6.173    db4/counter_reg_n_0_[5]
    SLICE_X30Y38         LUT1 (Prop_lut1_I0_O)        0.299     6.472 r  db4/counter_next0_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     6.472    db4/counter_next0_carry__0_i_4__2_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.985 r  db4/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.985    db4/counter_next0_carry__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  db4/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.102    db4/counter_next0_carry__1_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  db4/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.219    db4/counter_next0_carry__2_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.542 r  db4/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.579     8.121    db4/counter_next0_carry__3_n_6
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.332     8.453 r  db4/counter[18]_i_1__2/O
                         net (fo=1, routed)           0.645     9.097    db4/counter[18]_i_1__2_n_0
    SLICE_X30Y41         FDPE                                         r  db4/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.444    14.785    db4/CLK
    SLICE_X30Y41         FDPE                                         r  db4/counter_reg[18]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y41         FDPE (Setup_fdpe_C_D)       -0.260    14.765    db4/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 db1/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 2.211ns (56.406%)  route 1.709ns (43.594%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.560     5.081    db1/CLK
    SLICE_X35Y37         FDPE                                         r  db1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDPE (Prop_fdpe_C_Q)         0.419     5.500 f  db1/counter_reg[1]/Q
                         net (fo=3, routed)           0.659     6.159    db1/counter[1]
    SLICE_X34Y37         LUT1 (Prop_lut1_I0_O)        0.299     6.458 r  db1/counter_next0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.458    db1/counter_next0_carry_i_4_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.971 r  db1/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.971    db1/counter_next0_carry_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 r  db1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.088    db1/counter_next0_carry__0_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  db1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.205    db1/counter_next0_carry__1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.322 r  db1/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.322    db1/counter_next0_carry__2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.645 r  db1/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.408     8.053    db1/in4[18]
    SLICE_X35Y40         LUT2 (Prop_lut2_I0_O)        0.306     8.359 r  db1/counter[18]_i_1/O
                         net (fo=1, routed)           0.642     9.001    db1/counter_next[18]
    SLICE_X34Y40         FDPE                                         r  db1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.442    14.783    db1/CLK
    SLICE_X34Y40         FDPE                                         r  db1/counter_reg[18]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y40         FDPE (Setup_fdpe_C_D)       -0.058    14.965    db1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 db1/counter_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 1.090ns (27.357%)  route 2.894ns (72.643%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.562     5.083    db1/CLK
    SLICE_X35Y40         FDPE                                         r  db1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDPE (Prop_fdpe_C_Q)         0.419     5.502 r  db1/counter_reg[17]/Q
                         net (fo=3, routed)           0.819     6.321    db1/counter[17]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.299     6.620 r  db1/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.815     7.435    db1/FSM_sequential_state[1]_i_6_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  db1/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.637     8.196    db1/FSM_sequential_state[1]_i_3_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.320 r  db1/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.624     8.944    db1/FSM_sequential_state[1]_i_2_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I0_O)        0.124     9.068 r  db1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.068    db1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X33Y40         FDCE                                         r  db1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.443    14.784    db1/CLK
    SLICE_X33Y40         FDCE                                         r  db1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X33Y40         FDCE (Setup_fdce_C_D)        0.029    15.038    db1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 db1/counter_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.084ns (27.247%)  route 2.894ns (72.753%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.562     5.083    db1/CLK
    SLICE_X35Y40         FDPE                                         r  db1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDPE (Prop_fdpe_C_Q)         0.419     5.502 r  db1/counter_reg[17]/Q
                         net (fo=3, routed)           0.819     6.321    db1/counter[17]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.299     6.620 r  db1/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.815     7.435    db1/FSM_sequential_state[1]_i_6_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  db1/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.637     8.196    db1/FSM_sequential_state[1]_i_3_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.320 r  db1/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.624     8.944    db1/FSM_sequential_state[1]_i_2_n_0
    SLICE_X33Y40         LUT3 (Prop_lut3_I2_O)        0.118     9.062 r  db1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.062    db1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X33Y40         FDCE                                         r  db1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.443    14.784    db1/CLK
    SLICE_X33Y40         FDCE                                         r  db1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X33Y40         FDCE (Setup_fdce_C_D)        0.075    15.084    db1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 db2/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.182ns (30.461%)  route 2.698ns (69.539%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556     5.077    db2/CLK
    SLICE_X31Y32         FDPE                                         r  db2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.533 r  db2/counter_reg[0]/Q
                         net (fo=3, routed)           0.977     6.510    db2/counter_reg_n_0_[0]
    SLICE_X31Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.634 r  db2/FSM_sequential_state[1]_i_4__0/O
                         net (fo=2, routed)           0.806     7.440    db2/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I2_O)        0.152     7.592 r  db2/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.442     8.034    db2/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I5_O)        0.326     8.360 r  db2/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.473     8.834    db2/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y34         LUT4 (Prop_lut4_I0_O)        0.124     8.958 r  db2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.958    db2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X29Y34         FDCE                                         r  db2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.441    14.782    db2/CLK
    SLICE_X29Y34         FDCE                                         r  db2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X29Y34         FDCE (Setup_fdce_C_D)        0.031    15.038    db2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 db2/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 2.239ns (58.018%)  route 1.620ns (41.982%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556     5.077    db2/CLK
    SLICE_X31Y32         FDPE                                         r  db2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDPE (Prop_fdpe_C_Q)         0.419     5.496 f  db2/counter_reg[1]/Q
                         net (fo=3, routed)           0.660     6.157    db2/counter_reg_n_0_[1]
    SLICE_X30Y32         LUT1 (Prop_lut1_I0_O)        0.299     6.456 r  db2/counter_next0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.456    db2/counter_next0_carry_i_4__0_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.969 r  db2/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.969    db2/counter_next0_carry_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.086 r  db2/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.086    db2/counter_next0_carry__0_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.203 r  db2/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.203    db2/counter_next0_carry__1_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  db2/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.320    db2/counter_next0_carry__2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.643 r  db2/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.960     8.602    db2/counter_next0_carry__3_n_6
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.334     8.936 r  db2/counter[18]_i_1__0/O
                         net (fo=1, routed)           0.000     8.936    db2/counter[18]_i_1__0_n_0
    SLICE_X29Y34         FDPE                                         r  db2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.441    14.782    db2/CLK
    SLICE_X29Y34         FDPE                                         r  db2/counter_reg[18]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X29Y34         FDPE (Setup_fdpe_C_D)        0.047    15.054    db2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 db2/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.177ns (30.371%)  route 2.698ns (69.629%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556     5.077    db2/CLK
    SLICE_X31Y32         FDPE                                         r  db2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.533 r  db2/counter_reg[0]/Q
                         net (fo=3, routed)           0.977     6.510    db2/counter_reg_n_0_[0]
    SLICE_X31Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.634 r  db2/FSM_sequential_state[1]_i_4__0/O
                         net (fo=2, routed)           0.806     7.440    db2/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I2_O)        0.152     7.592 r  db2/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.442     8.034    db2/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I5_O)        0.326     8.360 r  db2/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.473     8.834    db2/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.119     8.953 r  db2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.953    db2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X29Y34         FDCE                                         r  db2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.441    14.782    db2/CLK
    SLICE_X29Y34         FDCE                                         r  db2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X29Y34         FDCE (Setup_fdce_C_D)        0.075    15.082    db2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 db4/counter_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 1.090ns (28.388%)  route 2.750ns (71.612%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.563     5.084    db4/CLK
    SLICE_X31Y39         FDPE                                         r  db4/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDPE (Prop_fdpe_C_Q)         0.419     5.503 r  db4/counter_reg[13]/Q
                         net (fo=3, routed)           0.834     6.338    db4/counter_reg_n_0_[13]
    SLICE_X31Y38         LUT6 (Prop_lut6_I1_O)        0.299     6.637 r  db4/FSM_onehot_state_next_reg[5]_i_10/O
                         net (fo=2, routed)           0.653     7.290    db4/FSM_onehot_state_next_reg[5]_i_10_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.414 r  db4/FSM_sequential_state[1]_i_4__2/O
                         net (fo=1, routed)           0.466     7.880    db4/FSM_sequential_state[1]_i_4__2_n_0
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.124     8.004 r  db4/FSM_sequential_state[1]_i_2__2/O
                         net (fo=2, routed)           0.796     8.800    db4/FSM_sequential_state[1]_i_2__2_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124     8.924 r  db4/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     8.924    db4/FSM_sequential_state[0]_i_1__2_n_0
    SLICE_X31Y41         FDCE                                         r  db4/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.444    14.785    db4/CLK
    SLICE_X31Y41         FDCE                                         r  db4/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y41         FDCE (Setup_fdce_C_D)        0.031    15.056    db4/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 db4/counter_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 1.118ns (28.907%)  route 2.750ns (71.093%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.563     5.084    db4/CLK
    SLICE_X31Y39         FDPE                                         r  db4/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDPE (Prop_fdpe_C_Q)         0.419     5.503 r  db4/counter_reg[13]/Q
                         net (fo=3, routed)           0.834     6.338    db4/counter_reg_n_0_[13]
    SLICE_X31Y38         LUT6 (Prop_lut6_I1_O)        0.299     6.637 r  db4/FSM_onehot_state_next_reg[5]_i_10/O
                         net (fo=2, routed)           0.653     7.290    db4/FSM_onehot_state_next_reg[5]_i_10_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.414 r  db4/FSM_sequential_state[1]_i_4__2/O
                         net (fo=1, routed)           0.466     7.880    db4/FSM_sequential_state[1]_i_4__2_n_0
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.124     8.004 r  db4/FSM_sequential_state[1]_i_2__2/O
                         net (fo=2, routed)           0.796     8.800    db4/FSM_sequential_state[1]_i_2__2_n_0
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.152     8.952 r  db4/FSM_sequential_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     8.952    db4/FSM_sequential_state[1]_i_1__2_n_0
    SLICE_X31Y41         FDCE                                         r  db4/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.444    14.785    db4/CLK
    SLICE_X31Y41         FDCE                                         r  db4/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y41         FDCE (Setup_fdce_C_D)        0.075    15.100    db4/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  6.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 db1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.192ns (52.618%)  route 0.173ns (47.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.562     1.445    db1/CLK
    SLICE_X33Y40         FDCE                                         r  db1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  db1/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.173     1.759    db1/state[0]
    SLICE_X35Y39         LUT2 (Prop_lut2_I1_O)        0.051     1.810 r  db1/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.810    db1/counter_next[12]
    SLICE_X35Y39         FDPE                                         r  db1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.829     1.956    db1/CLK
    SLICE_X35Y39         FDPE                                         r  db1/counter_reg[12]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X35Y39         FDPE (Hold_fdpe_C_D)         0.107     1.585    db1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 db1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.826%)  route 0.173ns (48.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.562     1.445    db1/CLK
    SLICE_X33Y40         FDCE                                         r  db1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  db1/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.173     1.759    db1/state[0]
    SLICE_X35Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.804 r  db1/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.804    db1/counter_next[11]
    SLICE_X35Y39         FDPE                                         r  db1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.829     1.956    db1/CLK
    SLICE_X35Y39         FDPE                                         r  db1/counter_reg[11]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X35Y39         FDPE (Hold_fdpe_C_D)         0.092     1.570    db1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.557     1.440    hard/clk
    SLICE_X33Y32         FDCE                                         r  hard/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  hard/Qreg_reg[15]/Q
                         net (fo=1, routed)           0.108     1.689    hard/Qreg_reg_n_0_[15]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  hard/Qreg_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.797    hard/Qreg_reg[12]_i_1__0_n_4
    SLICE_X33Y32         FDCE                                         r  hard/Qreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     1.951    hard/clk
    SLICE_X33Y32         FDCE                                         r  hard/Qreg_reg[15]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X33Y32         FDCE (Hold_fdce_C_D)         0.105     1.545    hard/Qreg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.559     1.442    hard/clk
    SLICE_X33Y34         FDCE                                         r  hard/Qreg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  hard/Qreg_reg[23]/Q
                         net (fo=1, routed)           0.108     1.691    hard/Qreg_reg_n_0_[23]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  hard/Qreg_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.799    hard/Qreg_reg[20]_i_1__0_n_4
    SLICE_X33Y34         FDCE                                         r  hard/Qreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.826     1.953    hard/clk
    SLICE_X33Y34         FDCE                                         r  hard/Qreg_reg[23]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X33Y34         FDCE (Hold_fdce_C_D)         0.105     1.547    hard/Qreg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    hard/clk
    SLICE_X33Y29         FDCE                                         r  hard/Qreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  hard/Qreg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.686    hard/Qreg_reg_n_0_[3]
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  hard/Qreg_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.794    hard/Qreg_reg[0]_i_1__0_n_4
    SLICE_X33Y29         FDCE                                         r  hard/Qreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.821     1.948    hard/clk
    SLICE_X33Y29         FDCE                                         r  hard/Qreg_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X33Y29         FDCE (Hold_fdce_C_D)         0.105     1.542    hard/Qreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.555     1.438    hard/clk
    SLICE_X33Y30         FDCE                                         r  hard/Qreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  hard/Qreg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.687    hard/Qreg_reg_n_0_[7]
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.795 r  hard/Qreg_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.795    hard/Qreg_reg[4]_i_1__0_n_4
    SLICE_X33Y30         FDCE                                         r  hard/Qreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    hard/clk
    SLICE_X33Y30         FDCE                                         r  hard/Qreg_reg[7]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X33Y30         FDCE (Hold_fdce_C_D)         0.105     1.543    hard/Qreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.439    hard/clk
    SLICE_X33Y31         FDCE                                         r  hard/Qreg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  hard/Qreg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.688    hard/Qreg_reg_n_0_[11]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  hard/Qreg_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.796    hard/Qreg_reg[8]_i_1__0_n_4
    SLICE_X33Y31         FDCE                                         r  hard/Qreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.823     1.950    hard/clk
    SLICE_X33Y31         FDCE                                         r  hard/Qreg_reg[11]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X33Y31         FDCE (Hold_fdce_C_D)         0.105     1.544    hard/Qreg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.558     1.441    hard/clk
    SLICE_X33Y33         FDCE                                         r  hard/Qreg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  hard/Qreg_reg[19]/Q
                         net (fo=1, routed)           0.108     1.690    hard/Qreg_reg_n_0_[19]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  hard/Qreg_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.798    hard/Qreg_reg[16]_i_1__0_n_4
    SLICE_X33Y33         FDCE                                         r  hard/Qreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.825     1.952    hard/clk
    SLICE_X33Y33         FDCE                                         r  hard/Qreg_reg[19]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X33Y33         FDCE (Hold_fdce_C_D)         0.105     1.546    hard/Qreg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.557     1.440    hard/clk
    SLICE_X33Y32         FDCE                                         r  hard/Qreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  hard/Qreg_reg[12]/Q
                         net (fo=1, routed)           0.105     1.686    hard/Qreg_reg_n_0_[12]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  hard/Qreg_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.801    hard/Qreg_reg[12]_i_1__0_n_7
    SLICE_X33Y32         FDCE                                         r  hard/Qreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     1.951    hard/clk
    SLICE_X33Y32         FDCE                                         r  hard/Qreg_reg[12]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X33Y32         FDCE (Hold_fdce_C_D)         0.105     1.545    hard/Qreg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.559     1.442    hard/clk
    SLICE_X33Y35         FDCE                                         r  hard/Qreg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  hard/Qreg_reg[24]/Q
                         net (fo=1, routed)           0.105     1.688    hard/Qreg_reg_n_0_[24]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.803 r  hard/Qreg_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.803    hard/Qreg_reg[24]_i_1__0_n_7
    SLICE_X33Y35         FDCE                                         r  hard/Qreg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.827     1.954    hard/clk
    SLICE_X33Y35         FDCE                                         r  hard/Qreg_reg[24]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.105     1.547    hard/Qreg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   db1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   db1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X35Y37   db1/counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   db1/counter_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   db1/counter_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   db1/counter_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   db1/counter_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X35Y40   db1/counter_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X35Y40   db1/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y40   db1/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y40   db1/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   db1/counter_reg[14]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   db1/counter_reg[15]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X38Y38   db3/counter_reg[19]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X38Y38   db3/counter_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41   db4/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41   db4/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X31Y39   db4/counter_reg[10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X31Y39   db4/counter_reg[11]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   db1/counter_reg[10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   db1/counter_reg[11]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   db1/counter_reg[12]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   db1/counter_reg[13]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   db1/counter_reg[6]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   db1/counter_reg[7]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   db1/counter_reg[8]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   db1/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y34   db2/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   db2/counter_reg[0]/C



