
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001336c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000958  080134fc  080134fc  000234fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013e54  08013e54  000302bc  2**0
                  CONTENTS
  4 .ARM          00000008  08013e54  08013e54  00023e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013e5c  08013e5c  000302bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013e5c  08013e5c  00023e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013e60  08013e60  00023e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002bc  20000000  08013e64  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021c8  200002bc  08014120  000302bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000c04  20002484  08014120  00032484  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000318cd  00000000  00000000  000302ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005f7f  00000000  00000000  00061bb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000021c0  00000000  00000000  00067b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001f48  00000000  00000000  00069cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028fa0  00000000  00000000  0006bc40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e86c  00000000  00000000  00094be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da190  00000000  00000000  000c344c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0019d5dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009968  00000000  00000000  0019d630  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002bc 	.word	0x200002bc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080134e4 	.word	0x080134e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002c0 	.word	0x200002c0
 80001cc:	080134e4 	.word	0x080134e4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b96e 	b.w	8000d50 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	4604      	mov	r4, r0
 8000a94:	468c      	mov	ip, r1
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	f040 8083 	bne.w	8000ba2 <__udivmoddi4+0x116>
 8000a9c:	428a      	cmp	r2, r1
 8000a9e:	4617      	mov	r7, r2
 8000aa0:	d947      	bls.n	8000b32 <__udivmoddi4+0xa6>
 8000aa2:	fab2 f282 	clz	r2, r2
 8000aa6:	b142      	cbz	r2, 8000aba <__udivmoddi4+0x2e>
 8000aa8:	f1c2 0020 	rsb	r0, r2, #32
 8000aac:	fa24 f000 	lsr.w	r0, r4, r0
 8000ab0:	4091      	lsls	r1, r2
 8000ab2:	4097      	lsls	r7, r2
 8000ab4:	ea40 0c01 	orr.w	ip, r0, r1
 8000ab8:	4094      	lsls	r4, r2
 8000aba:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000abe:	0c23      	lsrs	r3, r4, #16
 8000ac0:	fbbc f6f8 	udiv	r6, ip, r8
 8000ac4:	fa1f fe87 	uxth.w	lr, r7
 8000ac8:	fb08 c116 	mls	r1, r8, r6, ip
 8000acc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ad0:	fb06 f10e 	mul.w	r1, r6, lr
 8000ad4:	4299      	cmp	r1, r3
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x60>
 8000ad8:	18fb      	adds	r3, r7, r3
 8000ada:	f106 30ff 	add.w	r0, r6, #4294967295
 8000ade:	f080 8119 	bcs.w	8000d14 <__udivmoddi4+0x288>
 8000ae2:	4299      	cmp	r1, r3
 8000ae4:	f240 8116 	bls.w	8000d14 <__udivmoddi4+0x288>
 8000ae8:	3e02      	subs	r6, #2
 8000aea:	443b      	add	r3, r7
 8000aec:	1a5b      	subs	r3, r3, r1
 8000aee:	b2a4      	uxth	r4, r4
 8000af0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000af4:	fb08 3310 	mls	r3, r8, r0, r3
 8000af8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000afc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b00:	45a6      	cmp	lr, r4
 8000b02:	d909      	bls.n	8000b18 <__udivmoddi4+0x8c>
 8000b04:	193c      	adds	r4, r7, r4
 8000b06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b0a:	f080 8105 	bcs.w	8000d18 <__udivmoddi4+0x28c>
 8000b0e:	45a6      	cmp	lr, r4
 8000b10:	f240 8102 	bls.w	8000d18 <__udivmoddi4+0x28c>
 8000b14:	3802      	subs	r0, #2
 8000b16:	443c      	add	r4, r7
 8000b18:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b1c:	eba4 040e 	sub.w	r4, r4, lr
 8000b20:	2600      	movs	r6, #0
 8000b22:	b11d      	cbz	r5, 8000b2c <__udivmoddi4+0xa0>
 8000b24:	40d4      	lsrs	r4, r2
 8000b26:	2300      	movs	r3, #0
 8000b28:	e9c5 4300 	strd	r4, r3, [r5]
 8000b2c:	4631      	mov	r1, r6
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	b902      	cbnz	r2, 8000b36 <__udivmoddi4+0xaa>
 8000b34:	deff      	udf	#255	; 0xff
 8000b36:	fab2 f282 	clz	r2, r2
 8000b3a:	2a00      	cmp	r2, #0
 8000b3c:	d150      	bne.n	8000be0 <__udivmoddi4+0x154>
 8000b3e:	1bcb      	subs	r3, r1, r7
 8000b40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b44:	fa1f f887 	uxth.w	r8, r7
 8000b48:	2601      	movs	r6, #1
 8000b4a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b4e:	0c21      	lsrs	r1, r4, #16
 8000b50:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b58:	fb08 f30c 	mul.w	r3, r8, ip
 8000b5c:	428b      	cmp	r3, r1
 8000b5e:	d907      	bls.n	8000b70 <__udivmoddi4+0xe4>
 8000b60:	1879      	adds	r1, r7, r1
 8000b62:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b66:	d202      	bcs.n	8000b6e <__udivmoddi4+0xe2>
 8000b68:	428b      	cmp	r3, r1
 8000b6a:	f200 80e9 	bhi.w	8000d40 <__udivmoddi4+0x2b4>
 8000b6e:	4684      	mov	ip, r0
 8000b70:	1ac9      	subs	r1, r1, r3
 8000b72:	b2a3      	uxth	r3, r4
 8000b74:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b78:	fb0e 1110 	mls	r1, lr, r0, r1
 8000b7c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000b80:	fb08 f800 	mul.w	r8, r8, r0
 8000b84:	45a0      	cmp	r8, r4
 8000b86:	d907      	bls.n	8000b98 <__udivmoddi4+0x10c>
 8000b88:	193c      	adds	r4, r7, r4
 8000b8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b8e:	d202      	bcs.n	8000b96 <__udivmoddi4+0x10a>
 8000b90:	45a0      	cmp	r8, r4
 8000b92:	f200 80d9 	bhi.w	8000d48 <__udivmoddi4+0x2bc>
 8000b96:	4618      	mov	r0, r3
 8000b98:	eba4 0408 	sub.w	r4, r4, r8
 8000b9c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ba0:	e7bf      	b.n	8000b22 <__udivmoddi4+0x96>
 8000ba2:	428b      	cmp	r3, r1
 8000ba4:	d909      	bls.n	8000bba <__udivmoddi4+0x12e>
 8000ba6:	2d00      	cmp	r5, #0
 8000ba8:	f000 80b1 	beq.w	8000d0e <__udivmoddi4+0x282>
 8000bac:	2600      	movs	r6, #0
 8000bae:	e9c5 0100 	strd	r0, r1, [r5]
 8000bb2:	4630      	mov	r0, r6
 8000bb4:	4631      	mov	r1, r6
 8000bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bba:	fab3 f683 	clz	r6, r3
 8000bbe:	2e00      	cmp	r6, #0
 8000bc0:	d14a      	bne.n	8000c58 <__udivmoddi4+0x1cc>
 8000bc2:	428b      	cmp	r3, r1
 8000bc4:	d302      	bcc.n	8000bcc <__udivmoddi4+0x140>
 8000bc6:	4282      	cmp	r2, r0
 8000bc8:	f200 80b8 	bhi.w	8000d3c <__udivmoddi4+0x2b0>
 8000bcc:	1a84      	subs	r4, r0, r2
 8000bce:	eb61 0103 	sbc.w	r1, r1, r3
 8000bd2:	2001      	movs	r0, #1
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	2d00      	cmp	r5, #0
 8000bd8:	d0a8      	beq.n	8000b2c <__udivmoddi4+0xa0>
 8000bda:	e9c5 4c00 	strd	r4, ip, [r5]
 8000bde:	e7a5      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000be0:	f1c2 0320 	rsb	r3, r2, #32
 8000be4:	fa20 f603 	lsr.w	r6, r0, r3
 8000be8:	4097      	lsls	r7, r2
 8000bea:	fa01 f002 	lsl.w	r0, r1, r2
 8000bee:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf2:	40d9      	lsrs	r1, r3
 8000bf4:	4330      	orrs	r0, r6
 8000bf6:	0c03      	lsrs	r3, r0, #16
 8000bf8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000bfc:	fa1f f887 	uxth.w	r8, r7
 8000c00:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c04:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c08:	fb06 f108 	mul.w	r1, r6, r8
 8000c0c:	4299      	cmp	r1, r3
 8000c0e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x19c>
 8000c14:	18fb      	adds	r3, r7, r3
 8000c16:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c1a:	f080 808d 	bcs.w	8000d38 <__udivmoddi4+0x2ac>
 8000c1e:	4299      	cmp	r1, r3
 8000c20:	f240 808a 	bls.w	8000d38 <__udivmoddi4+0x2ac>
 8000c24:	3e02      	subs	r6, #2
 8000c26:	443b      	add	r3, r7
 8000c28:	1a5b      	subs	r3, r3, r1
 8000c2a:	b281      	uxth	r1, r0
 8000c2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c38:	fb00 f308 	mul.w	r3, r0, r8
 8000c3c:	428b      	cmp	r3, r1
 8000c3e:	d907      	bls.n	8000c50 <__udivmoddi4+0x1c4>
 8000c40:	1879      	adds	r1, r7, r1
 8000c42:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c46:	d273      	bcs.n	8000d30 <__udivmoddi4+0x2a4>
 8000c48:	428b      	cmp	r3, r1
 8000c4a:	d971      	bls.n	8000d30 <__udivmoddi4+0x2a4>
 8000c4c:	3802      	subs	r0, #2
 8000c4e:	4439      	add	r1, r7
 8000c50:	1acb      	subs	r3, r1, r3
 8000c52:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c56:	e778      	b.n	8000b4a <__udivmoddi4+0xbe>
 8000c58:	f1c6 0c20 	rsb	ip, r6, #32
 8000c5c:	fa03 f406 	lsl.w	r4, r3, r6
 8000c60:	fa22 f30c 	lsr.w	r3, r2, ip
 8000c64:	431c      	orrs	r4, r3
 8000c66:	fa20 f70c 	lsr.w	r7, r0, ip
 8000c6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000c6e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000c72:	fa21 f10c 	lsr.w	r1, r1, ip
 8000c76:	431f      	orrs	r7, r3
 8000c78:	0c3b      	lsrs	r3, r7, #16
 8000c7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c7e:	fa1f f884 	uxth.w	r8, r4
 8000c82:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c86:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000c8a:	fb09 fa08 	mul.w	sl, r9, r8
 8000c8e:	458a      	cmp	sl, r1
 8000c90:	fa02 f206 	lsl.w	r2, r2, r6
 8000c94:	fa00 f306 	lsl.w	r3, r0, r6
 8000c98:	d908      	bls.n	8000cac <__udivmoddi4+0x220>
 8000c9a:	1861      	adds	r1, r4, r1
 8000c9c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ca0:	d248      	bcs.n	8000d34 <__udivmoddi4+0x2a8>
 8000ca2:	458a      	cmp	sl, r1
 8000ca4:	d946      	bls.n	8000d34 <__udivmoddi4+0x2a8>
 8000ca6:	f1a9 0902 	sub.w	r9, r9, #2
 8000caa:	4421      	add	r1, r4
 8000cac:	eba1 010a 	sub.w	r1, r1, sl
 8000cb0:	b2bf      	uxth	r7, r7
 8000cb2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cb6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cba:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000cbe:	fb00 f808 	mul.w	r8, r0, r8
 8000cc2:	45b8      	cmp	r8, r7
 8000cc4:	d907      	bls.n	8000cd6 <__udivmoddi4+0x24a>
 8000cc6:	19e7      	adds	r7, r4, r7
 8000cc8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ccc:	d22e      	bcs.n	8000d2c <__udivmoddi4+0x2a0>
 8000cce:	45b8      	cmp	r8, r7
 8000cd0:	d92c      	bls.n	8000d2c <__udivmoddi4+0x2a0>
 8000cd2:	3802      	subs	r0, #2
 8000cd4:	4427      	add	r7, r4
 8000cd6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cda:	eba7 0708 	sub.w	r7, r7, r8
 8000cde:	fba0 8902 	umull	r8, r9, r0, r2
 8000ce2:	454f      	cmp	r7, r9
 8000ce4:	46c6      	mov	lr, r8
 8000ce6:	4649      	mov	r1, r9
 8000ce8:	d31a      	bcc.n	8000d20 <__udivmoddi4+0x294>
 8000cea:	d017      	beq.n	8000d1c <__udivmoddi4+0x290>
 8000cec:	b15d      	cbz	r5, 8000d06 <__udivmoddi4+0x27a>
 8000cee:	ebb3 020e 	subs.w	r2, r3, lr
 8000cf2:	eb67 0701 	sbc.w	r7, r7, r1
 8000cf6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000cfa:	40f2      	lsrs	r2, r6
 8000cfc:	ea4c 0202 	orr.w	r2, ip, r2
 8000d00:	40f7      	lsrs	r7, r6
 8000d02:	e9c5 2700 	strd	r2, r7, [r5]
 8000d06:	2600      	movs	r6, #0
 8000d08:	4631      	mov	r1, r6
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	462e      	mov	r6, r5
 8000d10:	4628      	mov	r0, r5
 8000d12:	e70b      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000d14:	4606      	mov	r6, r0
 8000d16:	e6e9      	b.n	8000aec <__udivmoddi4+0x60>
 8000d18:	4618      	mov	r0, r3
 8000d1a:	e6fd      	b.n	8000b18 <__udivmoddi4+0x8c>
 8000d1c:	4543      	cmp	r3, r8
 8000d1e:	d2e5      	bcs.n	8000cec <__udivmoddi4+0x260>
 8000d20:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d24:	eb69 0104 	sbc.w	r1, r9, r4
 8000d28:	3801      	subs	r0, #1
 8000d2a:	e7df      	b.n	8000cec <__udivmoddi4+0x260>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	e7d2      	b.n	8000cd6 <__udivmoddi4+0x24a>
 8000d30:	4660      	mov	r0, ip
 8000d32:	e78d      	b.n	8000c50 <__udivmoddi4+0x1c4>
 8000d34:	4681      	mov	r9, r0
 8000d36:	e7b9      	b.n	8000cac <__udivmoddi4+0x220>
 8000d38:	4666      	mov	r6, ip
 8000d3a:	e775      	b.n	8000c28 <__udivmoddi4+0x19c>
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	e74a      	b.n	8000bd6 <__udivmoddi4+0x14a>
 8000d40:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d44:	4439      	add	r1, r7
 8000d46:	e713      	b.n	8000b70 <__udivmoddi4+0xe4>
 8000d48:	3802      	subs	r0, #2
 8000d4a:	443c      	add	r4, r7
 8000d4c:	e724      	b.n	8000b98 <__udivmoddi4+0x10c>
 8000d4e:	bf00      	nop

08000d50 <__aeabi_idiv0>:
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop

08000d54 <ADF_Init>:
extern uint8_t ADF_status;

/* Functions -------------------------------------------------------------------*/

/* ADF7242 config after cold start or wake-up from sleep */
void ADF_Init(uint32_t frequency){
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ADF7242_GP1_GPIO_Port, ADF7242_GP1_Pin, GPIO_PIN_RESET); //transmit data input low SPORT mode
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	2101      	movs	r1, #1
 8000d60:	4830      	ldr	r0, [pc, #192]	; (8000e24 <ADF_Init+0xd0>)
 8000d62:	f006 faa3 	bl	80072ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET); //HGM off
 8000d66:	2200      	movs	r2, #0
 8000d68:	2102      	movs	r1, #2
 8000d6a:	482f      	ldr	r0, [pc, #188]	; (8000e28 <ADF_Init+0xd4>)
 8000d6c:	f006 fa9e 	bl	80072ac <HAL_GPIO_WritePin>

	uint8_t res = 0;
 8000d70:	2300      	movs	r3, #0
 8000d72:	73fb      	strb	r3, [r7, #15]
	// Reset transceiver at startup with RC_RESET command (p.37)
	ADF_reset();
 8000d74:	f000 f85e 	bl	8000e34 <ADF_reset>
	HAL_Delay(10);
 8000d78:	200a      	movs	r0, #10
 8000d7a:	f004 fa91 	bl	80052a0 <HAL_Delay>

	// RC_mode = IEEE802.15.4 packet with automatic preamble and SFD generation
	ADF_SPI_MEM_WR(0x13e,0x00);
 8000d7e:	2100      	movs	r1, #0
 8000d80:	f44f 709f 	mov.w	r0, #318	; 0x13e
 8000d84:	f000 f8be 	bl	8000f04 <ADF_SPI_MEM_WR>

	// Interrupt setup
	// irq1_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c7,0x00);
 8000d88:	2100      	movs	r1, #0
 8000d8a:	f240 30c7 	movw	r0, #967	; 0x3c7
 8000d8e:	f000 f8b9 	bl	8000f04 <ADF_SPI_MEM_WR>
	// irq1_en1 register -> packet transmission complete interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c8,0x10);
 8000d92:	2110      	movs	r1, #16
 8000d94:	f44f 7072 	mov.w	r0, #968	; 0x3c8
 8000d98:	f000 f8b4 	bl	8000f04 <ADF_SPI_MEM_WR>
	// irq2_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3c9,0x00);
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	f240 30c9 	movw	r0, #969	; 0x3c9
 8000da2:	f000 f8af 	bl	8000f04 <ADF_SPI_MEM_WR>
	// irq2_en1 register -> packet received in RX_BUFFER interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3ca,0x08);
 8000da6:	2108      	movs	r1, #8
 8000da8:	f240 30ca 	movw	r0, #970	; 0x3ca
 8000dac:	f000 f8aa 	bl	8000f04 <ADF_SPI_MEM_WR>

	// Clear all interrupt flags
	ADF_SPI_MEM_WR(0x3cb,0xff);
 8000db0:	21ff      	movs	r1, #255	; 0xff
 8000db2:	f240 30cb 	movw	r0, #971	; 0x3cb
 8000db6:	f000 f8a5 	bl	8000f04 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x3cc,0xff);
 8000dba:	21ff      	movs	r1, #255	; 0xff
 8000dbc:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 8000dc0:	f000 f8a0 	bl	8000f04 <ADF_SPI_MEM_WR>

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dc4:	f000 f952 	bl	800106c <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000dc8:	200a      	movs	r0, #10
 8000dca:	f004 fa69 	bl	80052a0 <HAL_Delay>

	// Set frequency
	ADF_SET_FREQ_kHz(frequency);
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	f000 f876 	bl	8000ec0 <ADF_SET_FREQ_kHz>

	// Read register txpb (Transmit packet storage base address)
	TX_BUFFER_BASE = ADF_SPI_MEM_RD(0x314);
 8000dd4:	f44f 7045 	mov.w	r0, #788	; 0x314
 8000dd8:	f000 f8e6 	bl	8000fa8 <ADF_SPI_MEM_RD>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	461a      	mov	r2, r3
 8000de0:	4b12      	ldr	r3, [pc, #72]	; (8000e2c <ADF_Init+0xd8>)
 8000de2:	701a      	strb	r2, [r3, #0]
	// Read register rxpb (Receive packet storage base address)
	RX_BUFFER_BASE = ADF_SPI_MEM_RD(0x315);
 8000de4:	f240 3015 	movw	r0, #789	; 0x315
 8000de8:	f000 f8de 	bl	8000fa8 <ADF_SPI_MEM_RD>
 8000dec:	4603      	mov	r3, r0
 8000dee:	461a      	mov	r2, r3
 8000df0:	4b0f      	ldr	r3, [pc, #60]	; (8000e30 <ADF_Init+0xdc>)
 8000df2:	701a      	strb	r2, [r3, #0]

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000df4:	f000 f93a 	bl	800106c <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000df8:	200a      	movs	r0, #10
 8000dfa:	f004 fa51 	bl	80052a0 <HAL_Delay>


	// PA power [7:4] min=3, max=15 & [3]=0 & [2:0]=1
	ADF_SPI_MEM_WR(0x3aa, 0xf1);
 8000dfe:	21f1      	movs	r1, #241	; 0xf1
 8000e00:	f240 30aa 	movw	r0, #938	; 0x3aa
 8000e04:	f000 f87e 	bl	8000f04 <ADF_SPI_MEM_WR>

	// Setup for external PA and LNA (ext_ctrl register)
	ADF_SPI_MEM_WR(0x100, 0x1C);
 8000e08:	211c      	movs	r1, #28
 8000e0a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000e0e:	f000 f879 	bl	8000f04 <ADF_SPI_MEM_WR>

	HAL_Delay(50);
 8000e12:	2032      	movs	r0, #50	; 0x32
 8000e14:	f004 fa44 	bl	80052a0 <HAL_Delay>
	ADF_set_PHY_RDY_mode();
 8000e18:	f000 f946 	bl	80010a8 <ADF_set_PHY_RDY_mode>
}
 8000e1c:	bf00      	nop
 8000e1e:	3710      	adds	r7, #16
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	40020400 	.word	0x40020400
 8000e28:	40020000 	.word	0x40020000
 8000e2c:	20000710 	.word	0x20000710
 8000e30:	20000aea 	.word	0x20000aea

08000e34 <ADF_reset>:

void ADF_reset(void){
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
	// Write RC_RESET command
	uint8_t byte[] = {0xC8};
 8000e3a:	23c8      	movs	r3, #200	; 0xc8
 8000e3c:	713b      	strb	r3, [r7, #4]
	uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e3e:	2200      	movs	r2, #0
 8000e40:	2104      	movs	r1, #4
 8000e42:	480c      	ldr	r0, [pc, #48]	; (8000e74 <ADF_reset+0x40>)
 8000e44:	f006 fa32 	bl	80072ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 1, 50);
 8000e48:	1d39      	adds	r1, r7, #4
 8000e4a:	2332      	movs	r3, #50	; 0x32
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	480a      	ldr	r0, [pc, #40]	; (8000e78 <ADF_reset+0x44>)
 8000e50:	f00a fd45 	bl	800b8de <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000e54:	1cf9      	adds	r1, r7, #3
 8000e56:	2332      	movs	r3, #50	; 0x32
 8000e58:	2201      	movs	r2, #1
 8000e5a:	4807      	ldr	r0, [pc, #28]	; (8000e78 <ADF_reset+0x44>)
 8000e5c:	f00a fe73 	bl	800bb46 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000e60:	2201      	movs	r2, #1
 8000e62:	2104      	movs	r1, #4
 8000e64:	4803      	ldr	r0, [pc, #12]	; (8000e74 <ADF_reset+0x40>)
 8000e66:	f006 fa21 	bl	80072ac <HAL_GPIO_WritePin>
}
 8000e6a:	bf00      	nop
 8000e6c:	3708      	adds	r7, #8
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40020000 	.word	0x40020000
 8000e78:	20000a50 	.word	0x20000a50

08000e7c <ADF_sleep>:

void ADF_sleep(void){
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
	// Sleep BBRAM in tmr_cfg1 register
	ADF_SPI_MEM_WR(0x317,0x08);
 8000e82:	2108      	movs	r1, #8
 8000e84:	f240 3017 	movw	r0, #791	; 0x317
 8000e88:	f000 f83c 	bl	8000f04 <ADF_SPI_MEM_WR>

	// Write RC_sleep command
	uint8_t bytes[] = {0xb1};
 8000e8c:	23b1      	movs	r3, #177	; 0xb1
 8000e8e:	713b      	strb	r3, [r7, #4]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e90:	2200      	movs	r2, #0
 8000e92:	2104      	movs	r1, #4
 8000e94:	4808      	ldr	r0, [pc, #32]	; (8000eb8 <ADF_sleep+0x3c>)
 8000e96:	f006 fa09 	bl	80072ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8000e9a:	1d3b      	adds	r3, r7, #4
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4806      	ldr	r0, [pc, #24]	; (8000ebc <ADF_sleep+0x40>)
 8000ea2:	f00b f8fb 	bl	800c09c <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	2104      	movs	r1, #4
 8000eaa:	4803      	ldr	r0, [pc, #12]	; (8000eb8 <ADF_sleep+0x3c>)
 8000eac:	f006 f9fe 	bl	80072ac <HAL_GPIO_WritePin>
}
 8000eb0:	bf00      	nop
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	40020000 	.word	0x40020000
 8000ebc:	20000a50 	.word	0x20000a50

08000ec0 <ADF_SET_FREQ_kHz>:

void ADF_SET_FREQ_kHz(uint32_t frequency){
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
	uint8_t LSB = frequency&0xff;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	73fb      	strb	r3, [r7, #15]
	uint8_t MSB = (frequency>>8)&0xff;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	0a1b      	lsrs	r3, r3, #8
 8000ed0:	73bb      	strb	r3, [r7, #14]
	uint8_t HSB = (frequency>>16)&0xff;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	0c1b      	lsrs	r3, r3, #16
 8000ed6:	737b      	strb	r3, [r7, #13]
	ADF_SPI_MEM_WR(0x302,HSB);
 8000ed8:	7b7b      	ldrb	r3, [r7, #13]
 8000eda:	4619      	mov	r1, r3
 8000edc:	f240 3002 	movw	r0, #770	; 0x302
 8000ee0:	f000 f810 	bl	8000f04 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x301,MSB);
 8000ee4:	7bbb      	ldrb	r3, [r7, #14]
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	f240 3001 	movw	r0, #769	; 0x301
 8000eec:	f000 f80a 	bl	8000f04 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x300,LSB);
 8000ef0:	7bfb      	ldrb	r3, [r7, #15]
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000ef8:	f000 f804 	bl	8000f04 <ADF_SPI_MEM_WR>
}
 8000efc:	bf00      	nop
 8000efe:	3710      	adds	r7, #16
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <ADF_SPI_MEM_WR>:
	frequency /= 100;

	return frequency;
}

void ADF_SPI_MEM_WR(uint16_t reg, uint8_t data){
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	460a      	mov	r2, r1
 8000f0e:	80fb      	strh	r3, [r7, #6]
 8000f10:	4613      	mov	r3, r2
 8000f12:	717b      	strb	r3, [r7, #5]
	uint8_t SPI_MEM_WR_MODES[3] = {0x08, 0x09, 0x0b};
 8000f14:	4a21      	ldr	r2, [pc, #132]	; (8000f9c <ADF_SPI_MEM_WR+0x98>)
 8000f16:	f107 030c 	add.w	r3, r7, #12
 8000f1a:	6812      	ldr	r2, [r2, #0]
 8000f1c:	4611      	mov	r1, r2
 8000f1e:	8019      	strh	r1, [r3, #0]
 8000f20:	3302      	adds	r3, #2
 8000f22:	0c12      	lsrs	r2, r2, #16
 8000f24:	701a      	strb	r2, [r3, #0]
	uint8_t mode;

	if (reg < 0x100)
 8000f26:	88fb      	ldrh	r3, [r7, #6]
 8000f28:	2bff      	cmp	r3, #255	; 0xff
 8000f2a:	d802      	bhi.n	8000f32 <ADF_SPI_MEM_WR+0x2e>
		mode = 0;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	73fb      	strb	r3, [r7, #15]
 8000f30:	e008      	b.n	8000f44 <ADF_SPI_MEM_WR+0x40>
	else if (reg > 0x13f)
 8000f32:	88fb      	ldrh	r3, [r7, #6]
 8000f34:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000f38:	d302      	bcc.n	8000f40 <ADF_SPI_MEM_WR+0x3c>
		mode = 2;
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	73fb      	strb	r3, [r7, #15]
 8000f3e:	e001      	b.n	8000f44 <ADF_SPI_MEM_WR+0x40>
	else
		mode = 1;
 8000f40:	2301      	movs	r3, #1
 8000f42:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_WR_MODES[mode] | ((reg>>8)&0x07);
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
 8000f46:	f107 0210 	add.w	r2, r7, #16
 8000f4a:	4413      	add	r3, r2
 8000f4c:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000f50:	b25a      	sxtb	r2, r3
 8000f52:	88fb      	ldrh	r3, [r7, #6]
 8000f54:	0a1b      	lsrs	r3, r3, #8
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	b25b      	sxtb	r3, r3
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	b25b      	sxtb	r3, r3
 8000f60:	4313      	orrs	r3, r2
 8000f62:	b25b      	sxtb	r3, r3
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000f68:	88fb      	ldrh	r3, [r7, #6]
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	727b      	strb	r3, [r7, #9]
	bytes[2] = data;
 8000f6e:	797b      	ldrb	r3, [r7, #5]
 8000f70:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2104      	movs	r1, #4
 8000f76:	480a      	ldr	r0, [pc, #40]	; (8000fa0 <ADF_SPI_MEM_WR+0x9c>)
 8000f78:	f006 f998 	bl	80072ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8000f7c:	f107 0108 	add.w	r1, r7, #8
 8000f80:	2332      	movs	r3, #50	; 0x32
 8000f82:	2203      	movs	r2, #3
 8000f84:	4807      	ldr	r0, [pc, #28]	; (8000fa4 <ADF_SPI_MEM_WR+0xa0>)
 8000f86:	f00a fcaa 	bl	800b8de <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	2104      	movs	r1, #4
 8000f8e:	4804      	ldr	r0, [pc, #16]	; (8000fa0 <ADF_SPI_MEM_WR+0x9c>)
 8000f90:	f006 f98c 	bl	80072ac <HAL_GPIO_WritePin>
}
 8000f94:	bf00      	nop
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	080134fc 	.word	0x080134fc
 8000fa0:	40020000 	.word	0x40020000
 8000fa4:	20000a50 	.word	0x20000a50

08000fa8 <ADF_SPI_MEM_RD>:

uint8_t ADF_SPI_MEM_RD(uint16_t reg){
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4603      	mov	r3, r0
 8000fb0:	80fb      	strh	r3, [r7, #6]
	uint8_t SPI_MEM_RD_MODES[3] = {0x28, 0x29, 0x2b};
 8000fb2:	4a26      	ldr	r2, [pc, #152]	; (800104c <ADF_SPI_MEM_RD+0xa4>)
 8000fb4:	f107 030c 	add.w	r3, r7, #12
 8000fb8:	6812      	ldr	r2, [r2, #0]
 8000fba:	4611      	mov	r1, r2
 8000fbc:	8019      	strh	r1, [r3, #0]
 8000fbe:	3302      	adds	r3, #2
 8000fc0:	0c12      	lsrs	r2, r2, #16
 8000fc2:	701a      	strb	r2, [r3, #0]
	uint8_t mode;
	uint8_t value;

	if (reg < 0x100)
 8000fc4:	88fb      	ldrh	r3, [r7, #6]
 8000fc6:	2bff      	cmp	r3, #255	; 0xff
 8000fc8:	d802      	bhi.n	8000fd0 <ADF_SPI_MEM_RD+0x28>
		mode = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	73fb      	strb	r3, [r7, #15]
 8000fce:	e008      	b.n	8000fe2 <ADF_SPI_MEM_RD+0x3a>
	else if (reg > 0x13f)
 8000fd0:	88fb      	ldrh	r3, [r7, #6]
 8000fd2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000fd6:	d302      	bcc.n	8000fde <ADF_SPI_MEM_RD+0x36>
		mode = 2;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	73fb      	strb	r3, [r7, #15]
 8000fdc:	e001      	b.n	8000fe2 <ADF_SPI_MEM_RD+0x3a>
	else
		mode = 1;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_RD_MODES[mode] | ((reg>>8)&0x07);
 8000fe2:	7bfb      	ldrb	r3, [r7, #15]
 8000fe4:	f107 0210 	add.w	r2, r7, #16
 8000fe8:	4413      	add	r3, r2
 8000fea:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000fee:	b25a      	sxtb	r2, r3
 8000ff0:	88fb      	ldrh	r3, [r7, #6]
 8000ff2:	0a1b      	lsrs	r3, r3, #8
 8000ff4:	b29b      	uxth	r3, r3
 8000ff6:	b25b      	sxtb	r3, r3
 8000ff8:	f003 0307 	and.w	r3, r3, #7
 8000ffc:	b25b      	sxtb	r3, r3
 8000ffe:	4313      	orrs	r3, r2
 8001000:	b25b      	sxtb	r3, r3
 8001002:	b2db      	uxtb	r3, r3
 8001004:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8001006:	88fb      	ldrh	r3, [r7, #6]
 8001008:	b2db      	uxtb	r3, r3
 800100a:	727b      	strb	r3, [r7, #9]
	bytes[2] = 0xff;
 800100c:	23ff      	movs	r3, #255	; 0xff
 800100e:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001010:	2200      	movs	r2, #0
 8001012:	2104      	movs	r1, #4
 8001014:	480e      	ldr	r0, [pc, #56]	; (8001050 <ADF_SPI_MEM_RD+0xa8>)
 8001016:	f006 f949 	bl	80072ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 800101a:	f107 0108 	add.w	r1, r7, #8
 800101e:	2332      	movs	r3, #50	; 0x32
 8001020:	2203      	movs	r2, #3
 8001022:	480c      	ldr	r0, [pc, #48]	; (8001054 <ADF_SPI_MEM_RD+0xac>)
 8001024:	f00a fc5b 	bl	800b8de <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &value, 1, 50);
 8001028:	f107 010b 	add.w	r1, r7, #11
 800102c:	2332      	movs	r3, #50	; 0x32
 800102e:	2201      	movs	r2, #1
 8001030:	4808      	ldr	r0, [pc, #32]	; (8001054 <ADF_SPI_MEM_RD+0xac>)
 8001032:	f00a fd88 	bl	800bb46 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001036:	2201      	movs	r2, #1
 8001038:	2104      	movs	r1, #4
 800103a:	4805      	ldr	r0, [pc, #20]	; (8001050 <ADF_SPI_MEM_RD+0xa8>)
 800103c:	f006 f936 	bl	80072ac <HAL_GPIO_WritePin>

	return value;
 8001040:	7afb      	ldrb	r3, [r7, #11]
}
 8001042:	4618      	mov	r0, r3
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	08013500 	.word	0x08013500
 8001050:	40020000 	.word	0x40020000
 8001054:	20000a50 	.word	0x20000a50

08001058 <ADF_set_turnaround_Tx_Rx>:

void ADF_set_turnaround_Tx_Rx(void){
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
	// Set auto_tx_to_rx_turnaround
	ADF_SPI_MEM_WR(0x107,0x08);
 800105c:	2108      	movs	r1, #8
 800105e:	f240 1007 	movw	r0, #263	; 0x107
 8001062:	f7ff ff4f 	bl	8000f04 <ADF_SPI_MEM_WR>
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
	...

0800106c <ADF_set_IDLE_mode>:
void ADF_set_turnaround_Rx_Tx(void){
	// Set auto_rx_to_tx_turnaround
	ADF_SPI_MEM_WR(0x107,0x04);
}

void ADF_set_IDLE_mode(void){
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xB2};
 8001072:	23b2      	movs	r3, #178	; 0xb2
 8001074:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	2104      	movs	r1, #4
 800107a:	4809      	ldr	r0, [pc, #36]	; (80010a0 <ADF_set_IDLE_mode+0x34>)
 800107c:	f006 f916 	bl	80072ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	2201      	movs	r2, #1
 8001084:	4619      	mov	r1, r3
 8001086:	4807      	ldr	r0, [pc, #28]	; (80010a4 <ADF_set_IDLE_mode+0x38>)
 8001088:	f00b f808 	bl	800c09c <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800108c:	2201      	movs	r2, #1
 800108e:	2104      	movs	r1, #4
 8001090:	4803      	ldr	r0, [pc, #12]	; (80010a0 <ADF_set_IDLE_mode+0x34>)
 8001092:	f006 f90b 	bl	80072ac <HAL_GPIO_WritePin>

	//delay_us(31); // TX to Idle state (max transition timing) p.14
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40020000 	.word	0x40020000
 80010a4:	20000a50 	.word	0x20000a50

080010a8 <ADF_set_PHY_RDY_mode>:

void ADF_set_PHY_RDY_mode(void){
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb3};
 80010ae:	23b3      	movs	r3, #179	; 0xb3
 80010b0:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2104      	movs	r1, #4
 80010b6:	4809      	ldr	r0, [pc, #36]	; (80010dc <ADF_set_PHY_RDY_mode+0x34>)
 80010b8:	f006 f8f8 	bl	80072ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	2201      	movs	r2, #1
 80010c0:	4619      	mov	r1, r3
 80010c2:	4807      	ldr	r0, [pc, #28]	; (80010e0 <ADF_set_PHY_RDY_mode+0x38>)
 80010c4:	f00a ffea 	bl	800c09c <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80010c8:	2201      	movs	r2, #1
 80010ca:	2104      	movs	r1, #4
 80010cc:	4803      	ldr	r0, [pc, #12]	; (80010dc <ADF_set_PHY_RDY_mode+0x34>)
 80010ce:	f006 f8ed 	bl	80072ac <HAL_GPIO_WritePin>

	//delay_us(145); // Idle to PHY_RDY state (max transition timing) p.14
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40020000 	.word	0x40020000
 80010e0:	20000a50 	.word	0x20000a50

080010e4 <ADF_set_Tx_mode>:

void ADF_set_Tx_mode(void){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb5};
 80010ea:	23b5      	movs	r3, #181	; 0xb5
 80010ec:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010ee:	2200      	movs	r2, #0
 80010f0:	2104      	movs	r1, #4
 80010f2:	4809      	ldr	r0, [pc, #36]	; (8001118 <ADF_set_Tx_mode+0x34>)
 80010f4:	f006 f8da 	bl	80072ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	2201      	movs	r2, #1
 80010fc:	4619      	mov	r1, r3
 80010fe:	4807      	ldr	r0, [pc, #28]	; (800111c <ADF_set_Tx_mode+0x38>)
 8001100:	f00a ffcc 	bl	800c09c <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001104:	2201      	movs	r2, #1
 8001106:	2104      	movs	r1, #4
 8001108:	4803      	ldr	r0, [pc, #12]	; (8001118 <ADF_set_Tx_mode+0x34>)
 800110a:	f006 f8cf 	bl	80072ac <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40020000 	.word	0x40020000
 800111c:	20000a50 	.word	0x20000a50

08001120 <ADF_set_Rx_mode>:

void ADF_set_Rx_mode(void){
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb4};
 8001126:	23b4      	movs	r3, #180	; 0xb4
 8001128:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800112a:	2200      	movs	r2, #0
 800112c:	2104      	movs	r1, #4
 800112e:	480c      	ldr	r0, [pc, #48]	; (8001160 <ADF_set_Rx_mode+0x40>)
 8001130:	f006 f8bc 	bl	80072ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 1,50);
 8001134:	1d39      	adds	r1, r7, #4
 8001136:	2332      	movs	r3, #50	; 0x32
 8001138:	2201      	movs	r2, #1
 800113a:	480a      	ldr	r0, [pc, #40]	; (8001164 <ADF_set_Rx_mode+0x44>)
 800113c:	f00a fbcf 	bl	800b8de <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50); //debug
 8001140:	2332      	movs	r3, #50	; 0x32
 8001142:	2201      	movs	r2, #1
 8001144:	4908      	ldr	r1, [pc, #32]	; (8001168 <ADF_set_Rx_mode+0x48>)
 8001146:	4807      	ldr	r0, [pc, #28]	; (8001164 <ADF_set_Rx_mode+0x44>)
 8001148:	f00a fcfd 	bl	800bb46 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800114c:	2201      	movs	r2, #1
 800114e:	2104      	movs	r1, #4
 8001150:	4803      	ldr	r0, [pc, #12]	; (8001160 <ADF_set_Rx_mode+0x40>)
 8001152:	f006 f8ab 	bl	80072ac <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
	//asm("nop");
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40020000 	.word	0x40020000
 8001164:	20000a50 	.word	0x20000a50
 8001168:	20000b8c 	.word	0x20000b8c

0800116c <ADF_SPI_READY>:

/* Check if transceiver is ready for SPI access (p.73) */
uint8_t ADF_SPI_READY(void){
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001170:	2200      	movs	r2, #0
 8001172:	2104      	movs	r1, #4
 8001174:	480e      	ldr	r0, [pc, #56]	; (80011b0 <ADF_SPI_READY+0x44>)
 8001176:	f006 f899 	bl	80072ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 800117a:	2332      	movs	r3, #50	; 0x32
 800117c:	2201      	movs	r2, #1
 800117e:	21ff      	movs	r1, #255	; 0xff
 8001180:	480c      	ldr	r0, [pc, #48]	; (80011b4 <ADF_SPI_READY+0x48>)
 8001182:	f00a fbac 	bl	800b8de <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8001186:	2332      	movs	r3, #50	; 0x32
 8001188:	2201      	movs	r2, #1
 800118a:	490b      	ldr	r1, [pc, #44]	; (80011b8 <ADF_SPI_READY+0x4c>)
 800118c:	4809      	ldr	r0, [pc, #36]	; (80011b4 <ADF_SPI_READY+0x48>)
 800118e:	f00a fcda 	bl	800bb46 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001192:	2201      	movs	r2, #1
 8001194:	2104      	movs	r1, #4
 8001196:	4806      	ldr	r0, [pc, #24]	; (80011b0 <ADF_SPI_READY+0x44>)
 8001198:	f006 f888 	bl	80072ac <HAL_GPIO_WritePin>

	if ((ADF_status&0x80) == 0x80)
 800119c:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <ADF_SPI_READY+0x4c>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	b25b      	sxtb	r3, r3
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	da01      	bge.n	80011aa <ADF_SPI_READY+0x3e>
		return 1;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e000      	b.n	80011ac <ADF_SPI_READY+0x40>
	else
		return 0;
 80011aa:	2300      	movs	r3, #0
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	40020000 	.word	0x40020000
 80011b4:	20000a50 	.word	0x20000a50
 80011b8:	20000b8c 	.word	0x20000b8c

080011bc <ADF_clear_Rx_flag>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);

	return ADF_status;
}

void ADF_clear_Rx_flag(void){
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x08);
 80011c0:	2108      	movs	r1, #8
 80011c2:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80011c6:	f7ff fe9d 	bl	8000f04 <ADF_SPI_MEM_WR>
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}

080011ce <ADF_clear_Tx_flag>:

void ADF_clear_Tx_flag(void){
 80011ce:	b580      	push	{r7, lr}
 80011d0:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x10);
 80011d2:	2110      	movs	r1, #16
 80011d4:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80011d8:	f7ff fe94 	bl	8000f04 <ADF_SPI_MEM_WR>
}
 80011dc:	bf00      	nop
 80011de:	bd80      	pop	{r7, pc}

080011e0 <advance_pointer>:
};

/* Variables -------------------------------------------------------------------*/

/* Private Functions -------------------------------------------------------------------*/
static void advance_pointer(cbuf_handle_t cbuf){
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d105      	bne.n	80011fa <advance_pointer+0x1a>
 80011ee:	4b18      	ldr	r3, [pc, #96]	; (8001250 <advance_pointer+0x70>)
 80011f0:	4a18      	ldr	r2, [pc, #96]	; (8001254 <advance_pointer+0x74>)
 80011f2:	2115      	movs	r1, #21
 80011f4:	4818      	ldr	r0, [pc, #96]	; (8001258 <advance_pointer+0x78>)
 80011f6:	f010 ff61 	bl	80120bc <__assert_func>

	if(cbuf->full)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	7c1b      	ldrb	r3, [r3, #16]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d00b      	beq.n	800121a <advance_pointer+0x3a>
		cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	3301      	adds	r3, #1
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	68d2      	ldr	r2, [r2, #12]
 800120c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001210:	fb02 f201 	mul.w	r2, r2, r1
 8001214:	1a9a      	subs	r2, r3, r2
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	609a      	str	r2, [r3, #8]

	cbuf->head = (cbuf->head + 1) % cbuf->max;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	3301      	adds	r3, #1
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	68d2      	ldr	r2, [r2, #12]
 8001224:	fbb3 f1f2 	udiv	r1, r3, r2
 8001228:	fb02 f201 	mul.w	r2, r2, r1
 800122c:	1a9a      	subs	r2, r3, r2
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	605a      	str	r2, [r3, #4]

	cbuf->full = (cbuf->head == cbuf->tail);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	685a      	ldr	r2, [r3, #4]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	429a      	cmp	r2, r3
 800123c:	bf0c      	ite	eq
 800123e:	2301      	moveq	r3, #1
 8001240:	2300      	movne	r3, #0
 8001242:	b2da      	uxtb	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	741a      	strb	r2, [r3, #16]
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	08013504 	.word	0x08013504
 8001254:	080136b8 	.word	0x080136b8
 8001258:	0801350c 	.word	0x0801350c

0800125c <retreat_pointer>:

static void retreat_pointer(cbuf_handle_t cbuf){
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d105      	bne.n	8001276 <retreat_pointer+0x1a>
 800126a:	4b0c      	ldr	r3, [pc, #48]	; (800129c <retreat_pointer+0x40>)
 800126c:	4a0c      	ldr	r2, [pc, #48]	; (80012a0 <retreat_pointer+0x44>)
 800126e:	2120      	movs	r1, #32
 8001270:	480c      	ldr	r0, [pc, #48]	; (80012a4 <retreat_pointer+0x48>)
 8001272:	f010 ff23 	bl	80120bc <__assert_func>

	cbuf->full = false;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2200      	movs	r2, #0
 800127a:	741a      	strb	r2, [r3, #16]
	cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	3301      	adds	r3, #1
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	68d2      	ldr	r2, [r2, #12]
 8001286:	fbb3 f1f2 	udiv	r1, r3, r2
 800128a:	fb02 f201 	mul.w	r2, r2, r1
 800128e:	1a9a      	subs	r2, r3, r2
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	609a      	str	r2, [r3, #8]
}
 8001294:	bf00      	nop
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	08013504 	.word	0x08013504
 80012a0:	080136c8 	.word	0x080136c8
 80012a4:	0801350c 	.word	0x0801350c

080012a8 <circular_buf_init>:

/* Public Functions -------------------------------------------------------------------*/
cbuf_handle_t circular_buf_init(uint16_t* buffer, size_t size){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	6039      	str	r1, [r7, #0]
	assert(buffer && size);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d002      	beq.n	80012be <circular_buf_init+0x16>
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d105      	bne.n	80012ca <circular_buf_init+0x22>
 80012be:	4b17      	ldr	r3, [pc, #92]	; (800131c <circular_buf_init+0x74>)
 80012c0:	4a17      	ldr	r2, [pc, #92]	; (8001320 <circular_buf_init+0x78>)
 80012c2:	2128      	movs	r1, #40	; 0x28
 80012c4:	4817      	ldr	r0, [pc, #92]	; (8001324 <circular_buf_init+0x7c>)
 80012c6:	f010 fef9 	bl	80120bc <__assert_func>

	cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
 80012ca:	2014      	movs	r0, #20
 80012cc:	f010 ff50 	bl	8012170 <malloc>
 80012d0:	4603      	mov	r3, r0
 80012d2:	60fb      	str	r3, [r7, #12]
	assert(cbuf);
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d105      	bne.n	80012e6 <circular_buf_init+0x3e>
 80012da:	4b13      	ldr	r3, [pc, #76]	; (8001328 <circular_buf_init+0x80>)
 80012dc:	4a10      	ldr	r2, [pc, #64]	; (8001320 <circular_buf_init+0x78>)
 80012de:	212b      	movs	r1, #43	; 0x2b
 80012e0:	4810      	ldr	r0, [pc, #64]	; (8001324 <circular_buf_init+0x7c>)
 80012e2:	f010 feeb 	bl	80120bc <__assert_func>

	cbuf->buffer = buffer;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	601a      	str	r2, [r3, #0]
	cbuf->max = size;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	683a      	ldr	r2, [r7, #0]
 80012f0:	60da      	str	r2, [r3, #12]
	circular_buf_reset(cbuf);
 80012f2:	68f8      	ldr	r0, [r7, #12]
 80012f4:	f000 f81c 	bl	8001330 <circular_buf_reset>

	assert(circular_buf_empty(cbuf));
 80012f8:	68f8      	ldr	r0, [r7, #12]
 80012fa:	f000 f8d3 	bl	80014a4 <circular_buf_empty>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d105      	bne.n	8001310 <circular_buf_init+0x68>
 8001304:	4b09      	ldr	r3, [pc, #36]	; (800132c <circular_buf_init+0x84>)
 8001306:	4a06      	ldr	r2, [pc, #24]	; (8001320 <circular_buf_init+0x78>)
 8001308:	2131      	movs	r1, #49	; 0x31
 800130a:	4806      	ldr	r0, [pc, #24]	; (8001324 <circular_buf_init+0x7c>)
 800130c:	f010 fed6 	bl	80120bc <__assert_func>

	return cbuf;
 8001310:	68fb      	ldr	r3, [r7, #12]
}
 8001312:	4618      	mov	r0, r3
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	08013520 	.word	0x08013520
 8001320:	080136d8 	.word	0x080136d8
 8001324:	0801350c 	.word	0x0801350c
 8001328:	08013504 	.word	0x08013504
 800132c:	08013530 	.word	0x08013530

08001330 <circular_buf_reset>:
void circular_buf_free(cbuf_handle_t cbuf){
	assert(cbuf);
	free(cbuf);
}

void circular_buf_reset(cbuf_handle_t cbuf){
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
    assert(cbuf);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d105      	bne.n	800134a <circular_buf_reset+0x1a>
 800133e:	4b09      	ldr	r3, [pc, #36]	; (8001364 <circular_buf_reset+0x34>)
 8001340:	4a09      	ldr	r2, [pc, #36]	; (8001368 <circular_buf_reset+0x38>)
 8001342:	213c      	movs	r1, #60	; 0x3c
 8001344:	4809      	ldr	r0, [pc, #36]	; (800136c <circular_buf_reset+0x3c>)
 8001346:	f010 feb9 	bl	80120bc <__assert_func>

    cbuf->head = 0;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2200      	movs	r2, #0
 800134e:	605a      	str	r2, [r3, #4]
    cbuf->tail = 0;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2200      	movs	r2, #0
 8001354:	609a      	str	r2, [r3, #8]
    cbuf->full = false;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2200      	movs	r2, #0
 800135a:	741a      	strb	r2, [r3, #16]
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	08013504 	.word	0x08013504
 8001368:	080136ec 	.word	0x080136ec
 800136c:	0801350c 	.word	0x0801350c

08001370 <circular_buf_size>:

size_t circular_buf_size(cbuf_handle_t cbuf){
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d105      	bne.n	800138a <circular_buf_size+0x1a>
 800137e:	4b15      	ldr	r3, [pc, #84]	; (80013d4 <circular_buf_size+0x64>)
 8001380:	4a15      	ldr	r2, [pc, #84]	; (80013d8 <circular_buf_size+0x68>)
 8001382:	2144      	movs	r1, #68	; 0x44
 8001384:	4815      	ldr	r0, [pc, #84]	; (80013dc <circular_buf_size+0x6c>)
 8001386:	f010 fe99 	bl	80120bc <__assert_func>

	size_t size = cbuf->max;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	60fb      	str	r3, [r7, #12]

	if(!cbuf->full)	{
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	7c1b      	ldrb	r3, [r3, #16]
 8001394:	f083 0301 	eor.w	r3, r3, #1
 8001398:	b2db      	uxtb	r3, r3
 800139a:	2b00      	cmp	r3, #0
 800139c:	d015      	beq.n	80013ca <circular_buf_size+0x5a>
		if(cbuf->head >= cbuf->tail){
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685a      	ldr	r2, [r3, #4]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	429a      	cmp	r2, r3
 80013a8:	d306      	bcc.n	80013b8 <circular_buf_size+0x48>
			size = (cbuf->head - cbuf->tail);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	685a      	ldr	r2, [r3, #4]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	1ad3      	subs	r3, r2, r3
 80013b4:	60fb      	str	r3, [r7, #12]
 80013b6:	e008      	b.n	80013ca <circular_buf_size+0x5a>
		}
		else{
			size = (cbuf->max + cbuf->head - cbuf->tail);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	68da      	ldr	r2, [r3, #12]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	441a      	add	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	60fb      	str	r3, [r7, #12]
		}
	}
	return size;
 80013ca:	68fb      	ldr	r3, [r7, #12]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3710      	adds	r7, #16
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	08013504 	.word	0x08013504
 80013d8:	08013700 	.word	0x08013700
 80013dc:	0801350c 	.word	0x0801350c

080013e0 <circular_buf_put_overwrite>:
	assert(cbuf);

	return cbuf->max;
}

void circular_buf_put_overwrite(cbuf_handle_t cbuf, uint16_t data){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	460b      	mov	r3, r1
 80013ea:	807b      	strh	r3, [r7, #2]
	assert(cbuf && cbuf->buffer);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d003      	beq.n	80013fa <circular_buf_put_overwrite+0x1a>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d105      	bne.n	8001406 <circular_buf_put_overwrite+0x26>
 80013fa:	4b0a      	ldr	r3, [pc, #40]	; (8001424 <circular_buf_put_overwrite+0x44>)
 80013fc:	4a0a      	ldr	r2, [pc, #40]	; (8001428 <circular_buf_put_overwrite+0x48>)
 80013fe:	215a      	movs	r1, #90	; 0x5a
 8001400:	480a      	ldr	r0, [pc, #40]	; (800142c <circular_buf_put_overwrite+0x4c>)
 8001402:	f010 fe5b 	bl	80120bc <__assert_func>

    cbuf->buffer[cbuf->head] = data;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	4413      	add	r3, r2
 8001412:	887a      	ldrh	r2, [r7, #2]
 8001414:	801a      	strh	r2, [r3, #0]

    advance_pointer(cbuf);
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff fee2 	bl	80011e0 <advance_pointer>
}
 800141c:	bf00      	nop
 800141e:	3708      	adds	r7, #8
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	0801354c 	.word	0x0801354c
 8001428:	08013714 	.word	0x08013714
 800142c:	0801350c 	.word	0x0801350c

08001430 <circular_buf_get>:
    }

    return r;
}

int circular_buf_get(cbuf_handle_t cbuf, uint16_t * data){
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
    assert(cbuf && data && cbuf->buffer);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d006      	beq.n	800144e <circular_buf_get+0x1e>
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d003      	beq.n	800144e <circular_buf_get+0x1e>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d105      	bne.n	800145a <circular_buf_get+0x2a>
 800144e:	4b12      	ldr	r3, [pc, #72]	; (8001498 <circular_buf_get+0x68>)
 8001450:	4a12      	ldr	r2, [pc, #72]	; (800149c <circular_buf_get+0x6c>)
 8001452:	2170      	movs	r1, #112	; 0x70
 8001454:	4812      	ldr	r0, [pc, #72]	; (80014a0 <circular_buf_get+0x70>)
 8001456:	f010 fe31 	bl	80120bc <__assert_func>

    int r = -1;
 800145a:	f04f 33ff 	mov.w	r3, #4294967295
 800145e:	60fb      	str	r3, [r7, #12]

    if(!circular_buf_empty(cbuf)){
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f000 f81f 	bl	80014a4 <circular_buf_empty>
 8001466:	4603      	mov	r3, r0
 8001468:	f083 0301 	eor.w	r3, r3, #1
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b00      	cmp	r3, #0
 8001470:	d00d      	beq.n	800148e <circular_buf_get+0x5e>
        *data = cbuf->buffer[cbuf->tail];
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	4413      	add	r3, r2
 800147e:	881a      	ldrh	r2, [r3, #0]
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	801a      	strh	r2, [r3, #0]
        retreat_pointer(cbuf);
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7ff fee9 	bl	800125c <retreat_pointer>

        r = 0;
 800148a:	2300      	movs	r3, #0
 800148c:	60fb      	str	r3, [r7, #12]
    }

    return r;
 800148e:	68fb      	ldr	r3, [r7, #12]
}
 8001490:	4618      	mov	r0, r3
 8001492:	3710      	adds	r7, #16
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	08013564 	.word	0x08013564
 800149c:	08013730 	.word	0x08013730
 80014a0:	0801350c 	.word	0x0801350c

080014a4 <circular_buf_empty>:

bool circular_buf_empty(cbuf_handle_t cbuf){
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d105      	bne.n	80014be <circular_buf_empty+0x1a>
 80014b2:	4b0e      	ldr	r3, [pc, #56]	; (80014ec <circular_buf_empty+0x48>)
 80014b4:	4a0e      	ldr	r2, [pc, #56]	; (80014f0 <circular_buf_empty+0x4c>)
 80014b6:	217f      	movs	r1, #127	; 0x7f
 80014b8:	480e      	ldr	r0, [pc, #56]	; (80014f4 <circular_buf_empty+0x50>)
 80014ba:	f010 fdff 	bl	80120bc <__assert_func>

    return (!cbuf->full && (cbuf->head == cbuf->tail));
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	7c1b      	ldrb	r3, [r3, #16]
 80014c2:	f083 0301 	eor.w	r3, r3, #1
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d007      	beq.n	80014dc <circular_buf_empty+0x38>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	685a      	ldr	r2, [r3, #4]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d101      	bne.n	80014dc <circular_buf_empty+0x38>
 80014d8:	2301      	movs	r3, #1
 80014da:	e000      	b.n	80014de <circular_buf_empty+0x3a>
 80014dc:	2300      	movs	r3, #0
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	b2db      	uxtb	r3, r3
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	08013504 	.word	0x08013504
 80014f0:	08013744 	.word	0x08013744
 80014f4:	0801350c 	.word	0x0801350c

080014f8 <OLED>:
extern uint8_t settings_encryption;						// 0 = off, 1 = on
extern uint8_t settings_threshold;
extern char settings_mode;

/* Functions -------------------------------------------------------------------*/
void OLED(void){
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
	OLED_clear_screen();
 80014fe:	f000 f913 	bl	8001728 <OLED_clear_screen>
	char stringValue[10];
	switch(menu){
 8001502:	4b73      	ldr	r3, [pc, #460]	; (80016d0 <OLED+0x1d8>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	2b04      	cmp	r3, #4
 8001508:	f200 80d7 	bhi.w	80016ba <OLED+0x1c2>
 800150c:	a201      	add	r2, pc, #4	; (adr r2, 8001514 <OLED+0x1c>)
 800150e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001512:	bf00      	nop
 8001514:	08001529 	.word	0x08001529
 8001518:	08001589 	.word	0x08001589
 800151c:	080015e9 	.word	0x080015e9
 8001520:	0800164f 	.word	0x0800164f
 8001524:	080016b5 	.word	0x080016b5
		case 0:
			ssh1106_SetCursor(3, 10);
 8001528:	210a      	movs	r1, #10
 800152a:	2003      	movs	r0, #3
 800152c:	f003 f866 	bl	80045fc <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 0", Font_6x8, White);
 8001530:	4a68      	ldr	r2, [pc, #416]	; (80016d4 <OLED+0x1dc>)
 8001532:	2301      	movs	r3, #1
 8001534:	ca06      	ldmia	r2, {r1, r2}
 8001536:	4868      	ldr	r0, [pc, #416]	; (80016d8 <OLED+0x1e0>)
 8001538:	f003 f83a 	bl	80045b0 <ssh1106_WriteString>
 800153c:	4603      	mov	r3, r0
 800153e:	461a      	mov	r2, r3
 8001540:	4b66      	ldr	r3, [pc, #408]	; (80016dc <OLED+0x1e4>)
 8001542:	701a      	strb	r2, [r3, #0]
			// Encryption ON OFF
			if(settings_encryption){
 8001544:	4b66      	ldr	r3, [pc, #408]	; (80016e0 <OLED+0x1e8>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d00e      	beq.n	800156a <OLED+0x72>
				ssh1106_SetCursor(25, 30);
 800154c:	211e      	movs	r1, #30
 800154e:	2019      	movs	r0, #25
 8001550:	f003 f854 	bl	80045fc <ssh1106_SetCursor>
				s = ssh1106_WriteString("Encryption ON", Font_6x8, White);
 8001554:	4a5f      	ldr	r2, [pc, #380]	; (80016d4 <OLED+0x1dc>)
 8001556:	2301      	movs	r3, #1
 8001558:	ca06      	ldmia	r2, {r1, r2}
 800155a:	4862      	ldr	r0, [pc, #392]	; (80016e4 <OLED+0x1ec>)
 800155c:	f003 f828 	bl	80045b0 <ssh1106_WriteString>
 8001560:	4603      	mov	r3, r0
 8001562:	461a      	mov	r2, r3
 8001564:	4b5d      	ldr	r3, [pc, #372]	; (80016dc <OLED+0x1e4>)
 8001566:	701a      	strb	r2, [r3, #0]
			}
			else{
				ssh1106_SetCursor(25, 30);
				s = ssh1106_WriteString("Encryption OFF", Font_6x8, White);
			}
			break;
 8001568:	e0a7      	b.n	80016ba <OLED+0x1c2>
				ssh1106_SetCursor(25, 30);
 800156a:	211e      	movs	r1, #30
 800156c:	2019      	movs	r0, #25
 800156e:	f003 f845 	bl	80045fc <ssh1106_SetCursor>
				s = ssh1106_WriteString("Encryption OFF", Font_6x8, White);
 8001572:	4a58      	ldr	r2, [pc, #352]	; (80016d4 <OLED+0x1dc>)
 8001574:	2301      	movs	r3, #1
 8001576:	ca06      	ldmia	r2, {r1, r2}
 8001578:	485b      	ldr	r0, [pc, #364]	; (80016e8 <OLED+0x1f0>)
 800157a:	f003 f819 	bl	80045b0 <ssh1106_WriteString>
 800157e:	4603      	mov	r3, r0
 8001580:	461a      	mov	r2, r3
 8001582:	4b56      	ldr	r3, [pc, #344]	; (80016dc <OLED+0x1e4>)
 8001584:	701a      	strb	r2, [r3, #0]
			break;
 8001586:	e098      	b.n	80016ba <OLED+0x1c2>

		case 1:
			ssh1106_SetCursor(3, 10);
 8001588:	210a      	movs	r1, #10
 800158a:	2003      	movs	r0, #3
 800158c:	f003 f836 	bl	80045fc <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 1", Font_6x8, White);
 8001590:	4a50      	ldr	r2, [pc, #320]	; (80016d4 <OLED+0x1dc>)
 8001592:	2301      	movs	r3, #1
 8001594:	ca06      	ldmia	r2, {r1, r2}
 8001596:	4855      	ldr	r0, [pc, #340]	; (80016ec <OLED+0x1f4>)
 8001598:	f003 f80a 	bl	80045b0 <ssh1106_WriteString>
 800159c:	4603      	mov	r3, r0
 800159e:	461a      	mov	r2, r3
 80015a0:	4b4e      	ldr	r3, [pc, #312]	; (80016dc <OLED+0x1e4>)
 80015a2:	701a      	strb	r2, [r3, #0]
			// HGM LGM
			if(HGM){
 80015a4:	4b52      	ldr	r3, [pc, #328]	; (80016f0 <OLED+0x1f8>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d00e      	beq.n	80015ca <OLED+0xd2>
				ssh1106_SetCursor(25, 30);
 80015ac:	211e      	movs	r1, #30
 80015ae:	2019      	movs	r0, #25
 80015b0:	f003 f824 	bl	80045fc <ssh1106_SetCursor>
				s = ssh1106_WriteString("HGM Enabled", Font_6x8, White);
 80015b4:	4a47      	ldr	r2, [pc, #284]	; (80016d4 <OLED+0x1dc>)
 80015b6:	2301      	movs	r3, #1
 80015b8:	ca06      	ldmia	r2, {r1, r2}
 80015ba:	484e      	ldr	r0, [pc, #312]	; (80016f4 <OLED+0x1fc>)
 80015bc:	f002 fff8 	bl	80045b0 <ssh1106_WriteString>
 80015c0:	4603      	mov	r3, r0
 80015c2:	461a      	mov	r2, r3
 80015c4:	4b45      	ldr	r3, [pc, #276]	; (80016dc <OLED+0x1e4>)
 80015c6:	701a      	strb	r2, [r3, #0]
			}
			else{
				ssh1106_SetCursor(25, 30);
				s = ssh1106_WriteString("HGM Disabled", Font_6x8, White);
			}
			break;
 80015c8:	e077      	b.n	80016ba <OLED+0x1c2>
				ssh1106_SetCursor(25, 30);
 80015ca:	211e      	movs	r1, #30
 80015cc:	2019      	movs	r0, #25
 80015ce:	f003 f815 	bl	80045fc <ssh1106_SetCursor>
				s = ssh1106_WriteString("HGM Disabled", Font_6x8, White);
 80015d2:	4a40      	ldr	r2, [pc, #256]	; (80016d4 <OLED+0x1dc>)
 80015d4:	2301      	movs	r3, #1
 80015d6:	ca06      	ldmia	r2, {r1, r2}
 80015d8:	4847      	ldr	r0, [pc, #284]	; (80016f8 <OLED+0x200>)
 80015da:	f002 ffe9 	bl	80045b0 <ssh1106_WriteString>
 80015de:	4603      	mov	r3, r0
 80015e0:	461a      	mov	r2, r3
 80015e2:	4b3e      	ldr	r3, [pc, #248]	; (80016dc <OLED+0x1e4>)
 80015e4:	701a      	strb	r2, [r3, #0]
			break;
 80015e6:	e068      	b.n	80016ba <OLED+0x1c2>

		case 2:
			ssh1106_SetCursor(3, 10);
 80015e8:	210a      	movs	r1, #10
 80015ea:	2003      	movs	r0, #3
 80015ec:	f003 f806 	bl	80045fc <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 2", Font_6x8, White);
 80015f0:	4a38      	ldr	r2, [pc, #224]	; (80016d4 <OLED+0x1dc>)
 80015f2:	2301      	movs	r3, #1
 80015f4:	ca06      	ldmia	r2, {r1, r2}
 80015f6:	4841      	ldr	r0, [pc, #260]	; (80016fc <OLED+0x204>)
 80015f8:	f002 ffda 	bl	80045b0 <ssh1106_WriteString>
 80015fc:	4603      	mov	r3, r0
 80015fe:	461a      	mov	r2, r3
 8001600:	4b36      	ldr	r3, [pc, #216]	; (80016dc <OLED+0x1e4>)
 8001602:	701a      	strb	r2, [r3, #0]
			// VOLUME
			ssh1106_SetCursor(30, 30);
 8001604:	211e      	movs	r1, #30
 8001606:	201e      	movs	r0, #30
 8001608:	f002 fff8 	bl	80045fc <ssh1106_SetCursor>
			s = ssh1106_WriteString("Volume: ", Font_6x8, White);
 800160c:	4a31      	ldr	r2, [pc, #196]	; (80016d4 <OLED+0x1dc>)
 800160e:	2301      	movs	r3, #1
 8001610:	ca06      	ldmia	r2, {r1, r2}
 8001612:	483b      	ldr	r0, [pc, #236]	; (8001700 <OLED+0x208>)
 8001614:	f002 ffcc 	bl	80045b0 <ssh1106_WriteString>
 8001618:	4603      	mov	r3, r0
 800161a:	461a      	mov	r2, r3
 800161c:	4b2f      	ldr	r3, [pc, #188]	; (80016dc <OLED+0x1e4>)
 800161e:	701a      	strb	r2, [r3, #0]
			// Copy value in string
			sprintf(stringValue, "%u", settings_volume);
 8001620:	4b38      	ldr	r3, [pc, #224]	; (8001704 <OLED+0x20c>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	461a      	mov	r2, r3
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	4937      	ldr	r1, [pc, #220]	; (8001708 <OLED+0x210>)
 800162a:	4618      	mov	r0, r3
 800162c:	f011 f96e 	bl	801290c <siprintf>
			ssh1106_SetCursor(30+(strlen("Volume: ")*6),30);
 8001630:	211e      	movs	r1, #30
 8001632:	204e      	movs	r0, #78	; 0x4e
 8001634:	f002 ffe2 	bl	80045fc <ssh1106_SetCursor>
			s = ssh1106_WriteString(stringValue, Font_6x8, White);
 8001638:	4a26      	ldr	r2, [pc, #152]	; (80016d4 <OLED+0x1dc>)
 800163a:	1d38      	adds	r0, r7, #4
 800163c:	2301      	movs	r3, #1
 800163e:	ca06      	ldmia	r2, {r1, r2}
 8001640:	f002 ffb6 	bl	80045b0 <ssh1106_WriteString>
 8001644:	4603      	mov	r3, r0
 8001646:	461a      	mov	r2, r3
 8001648:	4b24      	ldr	r3, [pc, #144]	; (80016dc <OLED+0x1e4>)
 800164a:	701a      	strb	r2, [r3, #0]
			break;
 800164c:	e035      	b.n	80016ba <OLED+0x1c2>

		case 3:
			ssh1106_SetCursor(3, 10);
 800164e:	210a      	movs	r1, #10
 8001650:	2003      	movs	r0, #3
 8001652:	f002 ffd3 	bl	80045fc <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 3", Font_6x8, White);
 8001656:	4a1f      	ldr	r2, [pc, #124]	; (80016d4 <OLED+0x1dc>)
 8001658:	2301      	movs	r3, #1
 800165a:	ca06      	ldmia	r2, {r1, r2}
 800165c:	482b      	ldr	r0, [pc, #172]	; (800170c <OLED+0x214>)
 800165e:	f002 ffa7 	bl	80045b0 <ssh1106_WriteString>
 8001662:	4603      	mov	r3, r0
 8001664:	461a      	mov	r2, r3
 8001666:	4b1d      	ldr	r3, [pc, #116]	; (80016dc <OLED+0x1e4>)
 8001668:	701a      	strb	r2, [r3, #0]
			// Threshold
			ssh1106_SetCursor(25, 30);
 800166a:	211e      	movs	r1, #30
 800166c:	2019      	movs	r0, #25
 800166e:	f002 ffc5 	bl	80045fc <ssh1106_SetCursor>
			s = ssh1106_WriteString("Threshold: ", Font_6x8, White);
 8001672:	4a18      	ldr	r2, [pc, #96]	; (80016d4 <OLED+0x1dc>)
 8001674:	2301      	movs	r3, #1
 8001676:	ca06      	ldmia	r2, {r1, r2}
 8001678:	4825      	ldr	r0, [pc, #148]	; (8001710 <OLED+0x218>)
 800167a:	f002 ff99 	bl	80045b0 <ssh1106_WriteString>
 800167e:	4603      	mov	r3, r0
 8001680:	461a      	mov	r2, r3
 8001682:	4b16      	ldr	r3, [pc, #88]	; (80016dc <OLED+0x1e4>)
 8001684:	701a      	strb	r2, [r3, #0]
			// Copy value in string
			sprintf(stringValue, "%u", settings_threshold);
 8001686:	4b23      	ldr	r3, [pc, #140]	; (8001714 <OLED+0x21c>)
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	461a      	mov	r2, r3
 800168c:	1d3b      	adds	r3, r7, #4
 800168e:	491e      	ldr	r1, [pc, #120]	; (8001708 <OLED+0x210>)
 8001690:	4618      	mov	r0, r3
 8001692:	f011 f93b 	bl	801290c <siprintf>
			ssh1106_SetCursor(25+(strlen("Threshold: ")*6),30);
 8001696:	211e      	movs	r1, #30
 8001698:	205b      	movs	r0, #91	; 0x5b
 800169a:	f002 ffaf 	bl	80045fc <ssh1106_SetCursor>
			s = ssh1106_WriteString(stringValue, Font_6x8, White);
 800169e:	4a0d      	ldr	r2, [pc, #52]	; (80016d4 <OLED+0x1dc>)
 80016a0:	1d38      	adds	r0, r7, #4
 80016a2:	2301      	movs	r3, #1
 80016a4:	ca06      	ldmia	r2, {r1, r2}
 80016a6:	f002 ff83 	bl	80045b0 <ssh1106_WriteString>
 80016aa:	4603      	mov	r3, r0
 80016ac:	461a      	mov	r2, r3
 80016ae:	4b0b      	ldr	r3, [pc, #44]	; (80016dc <OLED+0x1e4>)
 80016b0:	701a      	strb	r2, [r3, #0]
			break;
 80016b2:	e002      	b.n	80016ba <OLED+0x1c2>

		case 4:
			//ssh1106_SetCursor(3, 10);
			//s = ssh1106_WriteString("Menu 4", Font_6x8, White);
			OLED_print_credits();
 80016b4:	f000 f84c 	bl	8001750 <OLED_print_credits>
			break;
 80016b8:	bf00      	nop
	}

	OLED_print_status(settings_mode);
 80016ba:	4b17      	ldr	r3, [pc, #92]	; (8001718 <OLED+0x220>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	4618      	mov	r0, r3
 80016c0:	f000 f89e 	bl	8001800 <OLED_print_status>
	ssh1106_UpdateScreen();
 80016c4:	f002 fe64 	bl	8004390 <ssh1106_UpdateScreen>
}
 80016c8:	bf00      	nop
 80016ca:	3710      	adds	r7, #16
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	200000b5 	.word	0x200000b5
 80016d4:	200000d0 	.word	0x200000d0
 80016d8:	08013584 	.word	0x08013584
 80016dc:	20000708 	.word	0x20000708
 80016e0:	20000092 	.word	0x20000092
 80016e4:	0801358c 	.word	0x0801358c
 80016e8:	0801359c 	.word	0x0801359c
 80016ec:	080135ac 	.word	0x080135ac
 80016f0:	200002d8 	.word	0x200002d8
 80016f4:	080135b4 	.word	0x080135b4
 80016f8:	080135c0 	.word	0x080135c0
 80016fc:	080135d0 	.word	0x080135d0
 8001700:	080135d8 	.word	0x080135d8
 8001704:	20000091 	.word	0x20000091
 8001708:	080135e4 	.word	0x080135e4
 800170c:	080135e8 	.word	0x080135e8
 8001710:	080135f0 	.word	0x080135f0
 8001714:	20000093 	.word	0x20000093
 8001718:	20000090 	.word	0x20000090

0800171c <OLED_init>:
void OLED_init(void){
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
	ssh1106_Init();
 8001720:	f002 fda8 	bl	8004274 <ssh1106_Init>
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}

08001728 <OLED_clear_screen>:

void OLED_clear_screen(void){
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
	ssh1106_Fill(Black);
 800172c:	2000      	movs	r0, #0
 800172e:	f002 fe0b 	bl	8004348 <ssh1106_Fill>
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}

08001736 <OLED_update>:

void OLED_update(void){
 8001736:	b580      	push	{r7, lr}
 8001738:	af00      	add	r7, sp, #0
	ssh1106_UpdateScreen();
 800173a:	f002 fe29 	bl	8004390 <ssh1106_UpdateScreen>
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}

08001742 <OLED_shutdown>:

void OLED_shutdown(void){
 8001742:	b580      	push	{r7, lr}
 8001744:	af00      	add	r7, sp, #0
	ssh1106_SetDisplayOn(0);
 8001746:	2000      	movs	r0, #0
 8001748:	f002 ff84 	bl	8004654 <ssh1106_SetDisplayOn>
}
 800174c:	bf00      	nop
 800174e:	bd80      	pop	{r7, pc}

08001750 <OLED_print_credits>:
	s = ssh1106_WriteString(stringValue, Font_6x8, White);
}

*/

void OLED_print_credits(void){
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
	ssh1106_SetCursor(40, 15);
 8001754:	210f      	movs	r1, #15
 8001756:	2028      	movs	r0, #40	; 0x28
 8001758:	f002 ff50 	bl	80045fc <ssh1106_SetCursor>
	s = ssh1106_WriteString("Encrypted", Font_6x8, White);
 800175c:	4a21      	ldr	r2, [pc, #132]	; (80017e4 <OLED_print_credits+0x94>)
 800175e:	2301      	movs	r3, #1
 8001760:	ca06      	ldmia	r2, {r1, r2}
 8001762:	4821      	ldr	r0, [pc, #132]	; (80017e8 <OLED_print_credits+0x98>)
 8001764:	f002 ff24 	bl	80045b0 <ssh1106_WriteString>
 8001768:	4603      	mov	r3, r0
 800176a:	461a      	mov	r2, r3
 800176c:	4b1f      	ldr	r3, [pc, #124]	; (80017ec <OLED_print_credits+0x9c>)
 800176e:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(25, 25);
 8001770:	2119      	movs	r1, #25
 8001772:	2019      	movs	r0, #25
 8001774:	f002 ff42 	bl	80045fc <ssh1106_SetCursor>
	s = ssh1106_WriteString("walkie talkie", Font_6x8, White);
 8001778:	4a1a      	ldr	r2, [pc, #104]	; (80017e4 <OLED_print_credits+0x94>)
 800177a:	2301      	movs	r3, #1
 800177c:	ca06      	ldmia	r2, {r1, r2}
 800177e:	481c      	ldr	r0, [pc, #112]	; (80017f0 <OLED_print_credits+0xa0>)
 8001780:	f002 ff16 	bl	80045b0 <ssh1106_WriteString>
 8001784:	4603      	mov	r3, r0
 8001786:	461a      	mov	r2, r3
 8001788:	4b18      	ldr	r3, [pc, #96]	; (80017ec <OLED_print_credits+0x9c>)
 800178a:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(64, 35);
 800178c:	2123      	movs	r1, #35	; 0x23
 800178e:	2040      	movs	r0, #64	; 0x40
 8001790:	f002 ff34 	bl	80045fc <ssh1106_SetCursor>
	s = ssh1106_WriteString("by", Font_6x8, White);
 8001794:	4a13      	ldr	r2, [pc, #76]	; (80017e4 <OLED_print_credits+0x94>)
 8001796:	2301      	movs	r3, #1
 8001798:	ca06      	ldmia	r2, {r1, r2}
 800179a:	4816      	ldr	r0, [pc, #88]	; (80017f4 <OLED_print_credits+0xa4>)
 800179c:	f002 ff08 	bl	80045b0 <ssh1106_WriteString>
 80017a0:	4603      	mov	r3, r0
 80017a2:	461a      	mov	r2, r3
 80017a4:	4b11      	ldr	r3, [pc, #68]	; (80017ec <OLED_print_credits+0x9c>)
 80017a6:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(10, 45);
 80017a8:	212d      	movs	r1, #45	; 0x2d
 80017aa:	200a      	movs	r0, #10
 80017ac:	f002 ff26 	bl	80045fc <ssh1106_SetCursor>
	s = ssh1106_WriteString("Victor Van der Elst", Font_6x8, White);
 80017b0:	4a0c      	ldr	r2, [pc, #48]	; (80017e4 <OLED_print_credits+0x94>)
 80017b2:	2301      	movs	r3, #1
 80017b4:	ca06      	ldmia	r2, {r1, r2}
 80017b6:	4810      	ldr	r0, [pc, #64]	; (80017f8 <OLED_print_credits+0xa8>)
 80017b8:	f002 fefa 	bl	80045b0 <ssh1106_WriteString>
 80017bc:	4603      	mov	r3, r0
 80017be:	461a      	mov	r2, r3
 80017c0:	4b0a      	ldr	r3, [pc, #40]	; (80017ec <OLED_print_credits+0x9c>)
 80017c2:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(25, 55);
 80017c4:	2137      	movs	r1, #55	; 0x37
 80017c6:	2019      	movs	r0, #25
 80017c8:	f002 ff18 	bl	80045fc <ssh1106_SetCursor>
	s = ssh1106_WriteString("Ruben Wilssens", Font_6x8, White);
 80017cc:	4a05      	ldr	r2, [pc, #20]	; (80017e4 <OLED_print_credits+0x94>)
 80017ce:	2301      	movs	r3, #1
 80017d0:	ca06      	ldmia	r2, {r1, r2}
 80017d2:	480a      	ldr	r0, [pc, #40]	; (80017fc <OLED_print_credits+0xac>)
 80017d4:	f002 feec 	bl	80045b0 <ssh1106_WriteString>
 80017d8:	4603      	mov	r3, r0
 80017da:	461a      	mov	r2, r3
 80017dc:	4b03      	ldr	r3, [pc, #12]	; (80017ec <OLED_print_credits+0x9c>)
 80017de:	701a      	strb	r2, [r3, #0]
}
 80017e0:	bf00      	nop
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	200000d0 	.word	0x200000d0
 80017e8:	080135fc 	.word	0x080135fc
 80017ec:	20000708 	.word	0x20000708
 80017f0:	08013608 	.word	0x08013608
 80017f4:	08013618 	.word	0x08013618
 80017f8:	0801361c 	.word	0x0801361c
 80017fc:	08013630 	.word	0x08013630

08001800 <OLED_print_status>:

void OLED_print_status(char status){
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
	ssh1106_SetCursor(3, 0);
 800180a:	2100      	movs	r1, #0
 800180c:	2003      	movs	r0, #3
 800180e:	f002 fef5 	bl	80045fc <ssh1106_SetCursor>
	s = ssh1106_WriteString("12:00", Font_6x8, White); //change with actual time
 8001812:	4a17      	ldr	r2, [pc, #92]	; (8001870 <OLED_print_status+0x70>)
 8001814:	2301      	movs	r3, #1
 8001816:	ca06      	ldmia	r2, {r1, r2}
 8001818:	4816      	ldr	r0, [pc, #88]	; (8001874 <OLED_print_status+0x74>)
 800181a:	f002 fec9 	bl	80045b0 <ssh1106_WriteString>
 800181e:	4603      	mov	r3, r0
 8001820:	461a      	mov	r2, r3
 8001822:	4b15      	ldr	r3, [pc, #84]	; (8001878 <OLED_print_status+0x78>)
 8001824:	701a      	strb	r2, [r3, #0]
	//ssh1106_SetCursor(63, 0);
	//s = ssh1106_WriteChar(status, Font_6x8, White);
	if(LBO){
 8001826:	4b15      	ldr	r3, [pc, #84]	; (800187c <OLED_print_status+0x7c>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d00e      	beq.n	800184c <OLED_print_status+0x4c>
		ssh1106_SetCursor(92, 0);
 800182e:	2100      	movs	r1, #0
 8001830:	205c      	movs	r0, #92	; 0x5c
 8001832:	f002 fee3 	bl	80045fc <ssh1106_SetCursor>
		s = ssh1106_WriteString("BAT_Ok", Font_6x8, White);
 8001836:	4a0e      	ldr	r2, [pc, #56]	; (8001870 <OLED_print_status+0x70>)
 8001838:	2301      	movs	r3, #1
 800183a:	ca06      	ldmia	r2, {r1, r2}
 800183c:	4810      	ldr	r0, [pc, #64]	; (8001880 <OLED_print_status+0x80>)
 800183e:	f002 feb7 	bl	80045b0 <ssh1106_WriteString>
 8001842:	4603      	mov	r3, r0
 8001844:	461a      	mov	r2, r3
 8001846:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <OLED_print_status+0x78>)
 8001848:	701a      	strb	r2, [r3, #0]
	}
	else{
		ssh1106_SetCursor(86, 0);
		s = ssh1106_WriteString("BAT_Low", Font_6x8, White);
	}
}
 800184a:	e00d      	b.n	8001868 <OLED_print_status+0x68>
		ssh1106_SetCursor(86, 0);
 800184c:	2100      	movs	r1, #0
 800184e:	2056      	movs	r0, #86	; 0x56
 8001850:	f002 fed4 	bl	80045fc <ssh1106_SetCursor>
		s = ssh1106_WriteString("BAT_Low", Font_6x8, White);
 8001854:	4a06      	ldr	r2, [pc, #24]	; (8001870 <OLED_print_status+0x70>)
 8001856:	2301      	movs	r3, #1
 8001858:	ca06      	ldmia	r2, {r1, r2}
 800185a:	480a      	ldr	r0, [pc, #40]	; (8001884 <OLED_print_status+0x84>)
 800185c:	f002 fea8 	bl	80045b0 <ssh1106_WriteString>
 8001860:	4603      	mov	r3, r0
 8001862:	461a      	mov	r2, r3
 8001864:	4b04      	ldr	r3, [pc, #16]	; (8001878 <OLED_print_status+0x78>)
 8001866:	701a      	strb	r2, [r3, #0]
}
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	200000d0 	.word	0x200000d0
 8001874:	08013640 	.word	0x08013640
 8001878:	20000708 	.word	0x20000708
 800187c:	200000b4 	.word	0x200000b4
 8001880:	08013648 	.word	0x08013648
 8001884:	08013650 	.word	0x08013650

08001888 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001888:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 800188c:	b09d      	sub	sp, #116	; 0x74
 800188e:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001890:	f003 fc94 	bl	80051bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001894:	f000 fd3c 	bl	8002310 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001898:	f001 fa08 	bl	8002cac <MX_GPIO_Init>
  MX_ADC1_Init();
 800189c:	f000 fdbc 	bl	8002418 <MX_ADC1_Init>
  MX_DAC_Init();
 80018a0:	f000 fe46 	bl	8002530 <MX_DAC_Init>
  MX_I2C1_Init();
 80018a4:	f000 fe6e 	bl	8002584 <MX_I2C1_Init>
  MX_SPI1_Init();
 80018a8:	f000 fef4 	bl	8002694 <MX_SPI1_Init>
  MX_SPI2_Init();
 80018ac:	f000 ff28 	bl	8002700 <MX_SPI2_Init>
  MX_TIM1_Init();
 80018b0:	f000 ff5c 	bl	800276c <MX_TIM1_Init>
  MX_TIM3_Init();
 80018b4:	f001 f846 	bl	8002944 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 80018b8:	f00f fe5e 	bl	8011578 <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 80018bc:	f001 f9cc 	bl	8002c58 <MX_UART5_Init>
  MX_RTC_Init();
 80018c0:	f000 fe8e 	bl	80025e0 <MX_RTC_Init>
  MX_TIM5_Init();
 80018c4:	f001 f8c0 	bl	8002a48 <MX_TIM5_Init>
  MX_TIM11_Init();
 80018c8:	f001 f9a2 	bl	8002c10 <MX_TIM11_Init>
  MX_TIM2_Init();
 80018cc:	f000 ffee 	bl	80028ac <MX_TIM2_Init>
  MX_TIM7_Init();
 80018d0:	f001 f92e 	bl	8002b30 <MX_TIM7_Init>
  MX_TIM9_Init();
 80018d4:	f001 f962 	bl	8002b9c <MX_TIM9_Init>
  MX_CRYP_Init();
 80018d8:	f000 fe06 	bl	80024e8 <MX_CRYP_Init>
  MX_CRC_Init();
 80018dc:	f000 fdf0 	bl	80024c0 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim7);
 80018e0:	48a8      	ldr	r0, [pc, #672]	; (8001b84 <main+0x2fc>)
 80018e2:	f00b fa64 	bl	800cdae <HAL_TIM_Base_Start>

  // Start PWM timers for RGB led
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80018e6:	2100      	movs	r1, #0
 80018e8:	48a7      	ldr	r0, [pc, #668]	; (8001b88 <main+0x300>)
 80018ea:	f00b fbd1 	bl	800d090 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80018ee:	2108      	movs	r1, #8
 80018f0:	48a6      	ldr	r0, [pc, #664]	; (8001b8c <main+0x304>)
 80018f2:	f00b fbcd 	bl	800d090 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80018f6:	210c      	movs	r1, #12
 80018f8:	48a4      	ldr	r0, [pc, #656]	; (8001b8c <main+0x304>)
 80018fa:	f00b fbc9 	bl	800d090 <HAL_TIM_PWM_Start>

  LED_RGB_status(0, 0, 35);
 80018fe:	2223      	movs	r2, #35	; 0x23
 8001900:	2100      	movs	r1, #0
 8001902:	2000      	movs	r0, #0
 8001904:	f001 fe9e 	bl	8003644 <LED_RGB_status>

  startup();
 8001908:	f001 fdb8 	bl	800347c <startup>
  digipotInit(settings_volume);
 800190c:	4ba0      	ldr	r3, [pc, #640]	; (8001b90 <main+0x308>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	4618      	mov	r0, r3
 8001912:	f001 fe77 	bl	8003604 <digipotInit>
  // USB VCP variables
  int8_t buffer[25];
  int16_t RSSI_buf_16[16];

  //ptrdev = &dev1;
  ptrdev= &devices[0];
 8001916:	4b9f      	ldr	r3, [pc, #636]	; (8001b94 <main+0x30c>)
 8001918:	4a9f      	ldr	r2, [pc, #636]	; (8001b98 <main+0x310>)
 800191a:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
	  if(transmit_voice_key){
 800191c:	4b9f      	ldr	r3, [pc, #636]	; (8001b9c <main+0x314>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d01b      	beq.n	800195c <main+0xd4>
		  HAL_Delay(1);
 8001924:	2001      	movs	r0, #1
 8001926:	f003 fcbb 	bl	80052a0 <HAL_Delay>
		  for(int i=0; i<sizeof(devices)/sizeof(devices[0]); i++){
 800192a:	2300      	movs	r3, #0
 800192c:	667b      	str	r3, [r7, #100]	; 0x64
 800192e:	e00f      	b.n	8001950 <main+0xc8>
			  transmitVoiceKey(&devices[i]);
 8001930:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001932:	4613      	mov	r3, r2
 8001934:	00db      	lsls	r3, r3, #3
 8001936:	4413      	add	r3, r2
 8001938:	00db      	lsls	r3, r3, #3
 800193a:	4a97      	ldr	r2, [pc, #604]	; (8001b98 <main+0x310>)
 800193c:	4413      	add	r3, r2
 800193e:	4618      	mov	r0, r3
 8001940:	f001 feae 	bl	80036a0 <transmitVoiceKey>
			  HAL_Delay(2);
 8001944:	2002      	movs	r0, #2
 8001946:	f003 fcab 	bl	80052a0 <HAL_Delay>
		  for(int i=0; i<sizeof(devices)/sizeof(devices[0]); i++){
 800194a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800194c:	3301      	adds	r3, #1
 800194e:	667b      	str	r3, [r7, #100]	; 0x64
 8001950:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001952:	2b01      	cmp	r3, #1
 8001954:	d9ec      	bls.n	8001930 <main+0xa8>
		  }
		  transmit_voice_key = 0;
 8001956:	4b91      	ldr	r3, [pc, #580]	; (8001b9c <main+0x314>)
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
	  }

	  if(testvar==1){
 800195c:	4b90      	ldr	r3, [pc, #576]	; (8001ba0 <main+0x318>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d107      	bne.n	8001974 <main+0xec>
		  HAL_Delay(20);
 8001964:	2014      	movs	r0, #20
 8001966:	f003 fc9b 	bl	80052a0 <HAL_Delay>
		  ADF_set_Rx_mode();
 800196a:	f7ff fbd9 	bl	8001120 <ADF_set_Rx_mode>
		  testvar=0;
 800196e:	4b8c      	ldr	r3, [pc, #560]	; (8001ba0 <main+0x318>)
 8001970:	2200      	movs	r2, #0
 8001972:	701a      	strb	r2, [r3, #0]
	  }

	  if (INT_PACKET_RECEIVED){
 8001974:	4b8b      	ldr	r3, [pc, #556]	; (8001ba4 <main+0x31c>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	f000 8478 	beq.w	800226e <main+0x9e6>
		  ADF_clear_Rx_flag(); //test
 800197e:	f7ff fc1d 	bl	80011bc <ADF_clear_Rx_flag>
		  while(ADF_SPI_READY()==0);
 8001982:	bf00      	nop
 8001984:	f7ff fbf2 	bl	800116c <ADF_SPI_READY>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d0fa      	beq.n	8001984 <main+0xfc>
		  INT_PACKET_RECEIVED = 0;
 800198e:	4b85      	ldr	r3, [pc, #532]	; (8001ba4 <main+0x31c>)
 8001990:	2200      	movs	r2, #0
 8001992:	701a      	strb	r2, [r3, #0]

		  if (settings_mode == 'R'){
 8001994:	4b84      	ldr	r3, [pc, #528]	; (8001ba8 <main+0x320>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b52      	cmp	r3, #82	; 0x52
 800199a:	f040 829b 	bne.w	8001ed4 <main+0x64c>
			  ADF_set_Rx_mode(); //added
 800199e:	f7ff fbbf 	bl	8001120 <ADF_set_Rx_mode>
			  while(ADF_SPI_READY()==0);
 80019a2:	bf00      	nop
 80019a4:	f7ff fbe2 	bl	800116c <ADF_SPI_READY>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d0fa      	beq.n	80019a4 <main+0x11c>
			  packet_valid = readPacket();
 80019ae:	f001 ffb5 	bl	800391c <readPacket>
 80019b2:	4603      	mov	r3, r0
 80019b4:	461a      	mov	r2, r3
 80019b6:	4b7d      	ldr	r3, [pc, #500]	; (8001bac <main+0x324>)
 80019b8:	701a      	strb	r2, [r3, #0]

			  if(packet_valid){
 80019ba:	4b7c      	ldr	r3, [pc, #496]	; (8001bac <main+0x324>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	f000 8455 	beq.w	800226e <main+0x9e6>
				  // Point to correct device with Rx_from_ID
				  if(Rx_from_ID < sizeof(devices)/sizeof(devices[0])){
 80019c4:	4b7a      	ldr	r3, [pc, #488]	; (8001bb0 <main+0x328>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d818      	bhi.n	80019fe <main+0x176>
					  if(Rx_from_ID == devices[Rx_from_ID].ID){
 80019cc:	4b78      	ldr	r3, [pc, #480]	; (8001bb0 <main+0x328>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	4619      	mov	r1, r3
 80019d2:	4a71      	ldr	r2, [pc, #452]	; (8001b98 <main+0x310>)
 80019d4:	460b      	mov	r3, r1
 80019d6:	00db      	lsls	r3, r3, #3
 80019d8:	440b      	add	r3, r1
 80019da:	00db      	lsls	r3, r3, #3
 80019dc:	4413      	add	r3, r2
 80019de:	781a      	ldrb	r2, [r3, #0]
 80019e0:	4b73      	ldr	r3, [pc, #460]	; (8001bb0 <main+0x328>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d10a      	bne.n	80019fe <main+0x176>
						  ptrdev = &devices[Rx_from_ID];
 80019e8:	4b71      	ldr	r3, [pc, #452]	; (8001bb0 <main+0x328>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	461a      	mov	r2, r3
 80019ee:	4613      	mov	r3, r2
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	4413      	add	r3, r2
 80019f4:	00db      	lsls	r3, r3, #3
 80019f6:	4a68      	ldr	r2, [pc, #416]	; (8001b98 <main+0x310>)
 80019f8:	4413      	add	r3, r2
 80019fa:	4a66      	ldr	r2, [pc, #408]	; (8001b94 <main+0x30c>)
 80019fc:	6013      	str	r3, [r2, #0]
					  }
				  }
				  else{
					  //throw error + do not execute code below
				  }
				  if (!(ptrdev->RSSI_counter)){
 80019fe:	4b65      	ldr	r3, [pc, #404]	; (8001b94 <main+0x30c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d11e      	bne.n	8001a46 <main+0x1be>
					  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 8001a08:	4b6a      	ldr	r3, [pc, #424]	; (8001bb4 <main+0x32c>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	4a61      	ldr	r2, [pc, #388]	; (8001b94 <main+0x30c>)
 8001a0e:	6814      	ldr	r4, [r2, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7fe fd77 	bl	8000504 <__aeabi_ui2d>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	e9c4 2304 	strd	r2, r3, [r4, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001a1e:	4b5d      	ldr	r3, [pc, #372]	; (8001b94 <main+0x30c>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	ed93 7b04 	vldr	d7, [r3, #16]
 8001a26:	eeb0 0a47 	vmov.f32	s0, s14
 8001a2a:	eef0 0a67 	vmov.f32	s1, s15
 8001a2e:	f011 fd13 	bl	8013458 <round>
 8001a32:	ec51 0b10 	vmov	r0, r1, d0
 8001a36:	4b57      	ldr	r3, [pc, #348]	; (8001b94 <main+0x30c>)
 8001a38:	681c      	ldr	r4, [r3, #0]
 8001a3a:	f7fe ffef 	bl	8000a1c <__aeabi_d2uiz>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	8123      	strh	r3, [r4, #8]
 8001a44:	e03e      	b.n	8001ac4 <main+0x23c>
				  }
				  else{
					  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 8001a46:	4b5b      	ldr	r3, [pc, #364]	; (8001bb4 <main+0x32c>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7fe fd6a 	bl	8000524 <__aeabi_i2d>
 8001a50:	4b59      	ldr	r3, [pc, #356]	; (8001bb8 <main+0x330>)
 8001a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a56:	f7fe fdcf 	bl	80005f8 <__aeabi_dmul>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	4690      	mov	r8, r2
 8001a60:	4699      	mov	r9, r3
 8001a62:	4b55      	ldr	r3, [pc, #340]	; (8001bb8 <main+0x330>)
 8001a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a68:	f04f 0000 	mov.w	r0, #0
 8001a6c:	4953      	ldr	r1, [pc, #332]	; (8001bbc <main+0x334>)
 8001a6e:	f7fe fc0b 	bl	8000288 <__aeabi_dsub>
 8001a72:	4602      	mov	r2, r0
 8001a74:	460b      	mov	r3, r1
 8001a76:	4610      	mov	r0, r2
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4b46      	ldr	r3, [pc, #280]	; (8001b94 <main+0x30c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001a82:	f7fe fdb9 	bl	80005f8 <__aeabi_dmul>
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	4942      	ldr	r1, [pc, #264]	; (8001b94 <main+0x30c>)
 8001a8c:	680c      	ldr	r4, [r1, #0]
 8001a8e:	4640      	mov	r0, r8
 8001a90:	4649      	mov	r1, r9
 8001a92:	f7fe fbfb 	bl	800028c <__adddf3>
 8001a96:	4602      	mov	r2, r0
 8001a98:	460b      	mov	r3, r1
 8001a9a:	e9c4 2304 	strd	r2, r3, [r4, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001a9e:	4b3d      	ldr	r3, [pc, #244]	; (8001b94 <main+0x30c>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	ed93 7b04 	vldr	d7, [r3, #16]
 8001aa6:	eeb0 0a47 	vmov.f32	s0, s14
 8001aaa:	eef0 0a67 	vmov.f32	s1, s15
 8001aae:	f011 fcd3 	bl	8013458 <round>
 8001ab2:	ec51 0b10 	vmov	r0, r1, d0
 8001ab6:	4b37      	ldr	r3, [pc, #220]	; (8001b94 <main+0x30c>)
 8001ab8:	681c      	ldr	r4, [r3, #0]
 8001aba:	f7fe ffaf 	bl	8000a1c <__aeabi_d2uiz>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	8123      	strh	r3, [r4, #8]
				  }
				  (ptrdev->RSSI_counter)++;
 8001ac4:	4b33      	ldr	r3, [pc, #204]	; (8001b94 <main+0x30c>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	685a      	ldr	r2, [r3, #4]
 8001aca:	3201      	adds	r2, #1
 8001acc:	605a      	str	r2, [r3, #4]


				  if(Rx_packet_type == packet_type_keybit_chosen){
 8001ace:	4b3c      	ldr	r3, [pc, #240]	; (8001bc0 <main+0x338>)
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	22aa      	movs	r2, #170	; 0xaa
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d13e      	bne.n	8001b56 <main+0x2ce>
					  // Generate new keybit
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001ad8:	4b36      	ldr	r3, [pc, #216]	; (8001bb4 <main+0x32c>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	b29a      	uxth	r2, r3
 8001ade:	4b2d      	ldr	r3, [pc, #180]	; (8001b94 <main+0x30c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	891b      	ldrh	r3, [r3, #8]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d813      	bhi.n	8001b10 <main+0x288>
						  if(ptrdev->keybits_8bit < 8){
 8001ae8:	4b2a      	ldr	r3, [pc, #168]	; (8001b94 <main+0x30c>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	7e1b      	ldrb	r3, [r3, #24]
 8001aee:	2b07      	cmp	r3, #7
 8001af0:	d82d      	bhi.n	8001b4e <main+0x2c6>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001af2:	4b28      	ldr	r3, [pc, #160]	; (8001b94 <main+0x30c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	7e5a      	ldrb	r2, [r3, #25]
 8001af8:	4b26      	ldr	r3, [pc, #152]	; (8001b94 <main+0x30c>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	0052      	lsls	r2, r2, #1
 8001afe:	b2d2      	uxtb	r2, r2
 8001b00:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001b02:	4b24      	ldr	r3, [pc, #144]	; (8001b94 <main+0x30c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	7e1a      	ldrb	r2, [r3, #24]
 8001b08:	3201      	adds	r2, #1
 8001b0a:	b2d2      	uxtb	r2, r2
 8001b0c:	761a      	strb	r2, [r3, #24]
 8001b0e:	e01e      	b.n	8001b4e <main+0x2c6>
						  }
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001b10:	4b28      	ldr	r3, [pc, #160]	; (8001bb4 <main+0x32c>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	b29a      	uxth	r2, r3
 8001b16:	4b1f      	ldr	r3, [pc, #124]	; (8001b94 <main+0x30c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	891b      	ldrh	r3, [r3, #8]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d916      	bls.n	8001b4e <main+0x2c6>
						  if(ptrdev->keybits_8bit < 8){
 8001b20:	4b1c      	ldr	r3, [pc, #112]	; (8001b94 <main+0x30c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	7e1b      	ldrb	r3, [r3, #24]
 8001b26:	2b07      	cmp	r3, #7
 8001b28:	d811      	bhi.n	8001b4e <main+0x2c6>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001b2a:	4b1a      	ldr	r3, [pc, #104]	; (8001b94 <main+0x30c>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	7e5b      	ldrb	r3, [r3, #25]
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	b25b      	sxtb	r3, r3
 8001b34:	f043 0301 	orr.w	r3, r3, #1
 8001b38:	b25a      	sxtb	r2, r3
 8001b3a:	4b16      	ldr	r3, [pc, #88]	; (8001b94 <main+0x30c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	b2d2      	uxtb	r2, r2
 8001b40:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001b42:	4b14      	ldr	r3, [pc, #80]	; (8001b94 <main+0x30c>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	7e1a      	ldrb	r2, [r3, #24]
 8001b48:	3201      	adds	r2, #1
 8001b4a:	b2d2      	uxtb	r2, r2
 8001b4c:	761a      	strb	r2, [r3, #24]
						  }
					  }

					  encryption_byte = packet_type_reply;
 8001b4e:	220f      	movs	r2, #15
 8001b50:	4b1c      	ldr	r3, [pc, #112]	; (8001bc4 <main+0x33c>)
 8001b52:	701a      	strb	r2, [r3, #0]
 8001b54:	e1ad      	b.n	8001eb2 <main+0x62a>
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 8001b56:	4b1a      	ldr	r3, [pc, #104]	; (8001bc0 <main+0x338>)
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	22ab      	movs	r2, #171	; 0xab
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d172      	bne.n	8001c46 <main+0x3be>
					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001b60:	4b14      	ldr	r3, [pc, #80]	; (8001bb4 <main+0x32c>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	b29a      	uxth	r2, r3
 8001b66:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <main+0x30c>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	891b      	ldrh	r3, [r3, #8]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d82b      	bhi.n	8001bc8 <main+0x340>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001b70:	4b08      	ldr	r3, [pc, #32]	; (8001b94 <main+0x30c>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	7e5a      	ldrb	r2, [r3, #25]
 8001b76:	4b07      	ldr	r3, [pc, #28]	; (8001b94 <main+0x30c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	0052      	lsls	r2, r2, #1
 8001b7c:	b2d2      	uxtb	r2, r2
 8001b7e:	765a      	strb	r2, [r3, #25]
 8001b80:	e036      	b.n	8001bf0 <main+0x368>
 8001b82:	bf00      	nop
 8001b84:	20000af0 	.word	0x20000af0
 8001b88:	20000994 	.word	0x20000994
 8001b8c:	2000081c 	.word	0x2000081c
 8001b90:	20000091 	.word	0x20000091
 8001b94:	200007d8 	.word	0x200007d8
 8001b98:	20000000 	.word	0x20000000
 8001b9c:	200002da 	.word	0x200002da
 8001ba0:	200002e2 	.word	0x200002e2
 8001ba4:	200002dc 	.word	0x200002dc
 8001ba8:	20000090 	.word	0x20000090
 8001bac:	200007c4 	.word	0x200007c4
 8001bb0:	20000ae9 	.word	0x20000ae9
 8001bb4:	20000aeb 	.word	0x20000aeb
 8001bb8:	20000098 	.word	0x20000098
 8001bbc:	3ff00000 	.word	0x3ff00000
 8001bc0:	2000093d 	.word	0x2000093d
 8001bc4:	200002d9 	.word	0x200002d9
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001bc8:	4ba2      	ldr	r3, [pc, #648]	; (8001e54 <main+0x5cc>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	b29a      	uxth	r2, r3
 8001bce:	4ba2      	ldr	r3, [pc, #648]	; (8001e58 <main+0x5d0>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	891b      	ldrh	r3, [r3, #8]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d90b      	bls.n	8001bf0 <main+0x368>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001bd8:	4b9f      	ldr	r3, [pc, #636]	; (8001e58 <main+0x5d0>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	7e5b      	ldrb	r3, [r3, #25]
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	b25b      	sxtb	r3, r3
 8001be2:	f043 0301 	orr.w	r3, r3, #1
 8001be6:	b25a      	sxtb	r2, r3
 8001be8:	4b9b      	ldr	r3, [pc, #620]	; (8001e58 <main+0x5d0>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	b2d2      	uxtb	r2, r2
 8001bee:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code
					  (ptrdev->key_8bit) = Hamming_correct(Hamming, ptrdev->key_8bit);
 8001bf0:	4b9a      	ldr	r3, [pc, #616]	; (8001e5c <main+0x5d4>)
 8001bf2:	781a      	ldrb	r2, [r3, #0]
 8001bf4:	4b98      	ldr	r3, [pc, #608]	; (8001e58 <main+0x5d0>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	7e5b      	ldrb	r3, [r3, #25]
 8001bfa:	4997      	ldr	r1, [pc, #604]	; (8001e58 <main+0x5d0>)
 8001bfc:	680c      	ldr	r4, [r1, #0]
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4610      	mov	r0, r2
 8001c02:	f002 f99b 	bl	8003f3c <Hamming_correct>
 8001c06:	4603      	mov	r3, r0
 8001c08:	7663      	strb	r3, [r4, #25]

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001c0a:	4b93      	ldr	r3, [pc, #588]	; (8001e58 <main+0x5d0>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	69db      	ldr	r3, [r3, #28]
 8001c10:	021a      	lsls	r2, r3, #8
 8001c12:	4b91      	ldr	r3, [pc, #580]	; (8001e58 <main+0x5d0>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	7e5b      	ldrb	r3, [r3, #25]
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4b8f      	ldr	r3, [pc, #572]	; (8001e58 <main+0x5d0>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001c22:	4b8d      	ldr	r3, [pc, #564]	; (8001e58 <main+0x5d0>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2200      	movs	r2, #0
 8001c28:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001c2a:	4b8b      	ldr	r3, [pc, #556]	; (8001e58 <main+0x5d0>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit)++;
 8001c32:	4b89      	ldr	r3, [pc, #548]	; (8001e58 <main+0x5d0>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	7e9a      	ldrb	r2, [r3, #26]
 8001c38:	3201      	adds	r2, #1
 8001c3a:	b2d2      	uxtb	r2, r2
 8001c3c:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_reply;
 8001c3e:	220f      	movs	r2, #15
 8001c40:	4b87      	ldr	r3, [pc, #540]	; (8001e60 <main+0x5d8>)
 8001c42:	701a      	strb	r2, [r3, #0]
 8001c44:	e135      	b.n	8001eb2 <main+0x62a>
					  sprintf(TxBuf, "R;%lu\r\n", (unsigned long) (ptrdev->key_32bit));
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
					  */
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_CRC){
 8001c46:	4b87      	ldr	r3, [pc, #540]	; (8001e64 <main+0x5dc>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	22ac      	movs	r2, #172	; 0xac
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	f040 80cb 	bne.w	8001de8 <main+0x560>
					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001c52:	4b80      	ldr	r3, [pc, #512]	; (8001e54 <main+0x5cc>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	4b7f      	ldr	r3, [pc, #508]	; (8001e58 <main+0x5d0>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	891b      	ldrh	r3, [r3, #8]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d808      	bhi.n	8001c74 <main+0x3ec>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001c62:	4b7d      	ldr	r3, [pc, #500]	; (8001e58 <main+0x5d0>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	7e5a      	ldrb	r2, [r3, #25]
 8001c68:	4b7b      	ldr	r3, [pc, #492]	; (8001e58 <main+0x5d0>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	0052      	lsls	r2, r2, #1
 8001c6e:	b2d2      	uxtb	r2, r2
 8001c70:	765a      	strb	r2, [r3, #25]
 8001c72:	e013      	b.n	8001c9c <main+0x414>
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001c74:	4b77      	ldr	r3, [pc, #476]	; (8001e54 <main+0x5cc>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	4b77      	ldr	r3, [pc, #476]	; (8001e58 <main+0x5d0>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	891b      	ldrh	r3, [r3, #8]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d90b      	bls.n	8001c9c <main+0x414>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001c84:	4b74      	ldr	r3, [pc, #464]	; (8001e58 <main+0x5d0>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	7e5b      	ldrb	r3, [r3, #25]
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	b25b      	sxtb	r3, r3
 8001c8e:	f043 0301 	orr.w	r3, r3, #1
 8001c92:	b25a      	sxtb	r2, r3
 8001c94:	4b70      	ldr	r3, [pc, #448]	; (8001e58 <main+0x5d0>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	b2d2      	uxtb	r2, r2
 8001c9a:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code
					  (ptrdev->key_8bit) = Hamming_correct(Hamming, ptrdev->key_8bit);
 8001c9c:	4b6f      	ldr	r3, [pc, #444]	; (8001e5c <main+0x5d4>)
 8001c9e:	781a      	ldrb	r2, [r3, #0]
 8001ca0:	4b6d      	ldr	r3, [pc, #436]	; (8001e58 <main+0x5d0>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	7e5b      	ldrb	r3, [r3, #25]
 8001ca6:	496c      	ldr	r1, [pc, #432]	; (8001e58 <main+0x5d0>)
 8001ca8:	680c      	ldr	r4, [r1, #0]
 8001caa:	4619      	mov	r1, r3
 8001cac:	4610      	mov	r0, r2
 8001cae:	f002 f945 	bl	8003f3c <Hamming_correct>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	7663      	strb	r3, [r4, #25]

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001cb6:	4b68      	ldr	r3, [pc, #416]	; (8001e58 <main+0x5d0>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	69db      	ldr	r3, [r3, #28]
 8001cbc:	021a      	lsls	r2, r3, #8
 8001cbe:	4b66      	ldr	r3, [pc, #408]	; (8001e58 <main+0x5d0>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	7e5b      	ldrb	r3, [r3, #25]
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4b64      	ldr	r3, [pc, #400]	; (8001e58 <main+0x5d0>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001cce:	4b62      	ldr	r3, [pc, #392]	; (8001e58 <main+0x5d0>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001cd6:	4b60      	ldr	r3, [pc, #384]	; (8001e58 <main+0x5d0>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit) = 0;
 8001cde:	4b5e      	ldr	r3, [pc, #376]	; (8001e58 <main+0x5d0>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	769a      	strb	r2, [r3, #26]


					  // Transmit over USB
					  uint8_t TxBuf[34];
					  sprintf(TxBuf, "R;%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 8001ce6:	4b5c      	ldr	r3, [pc, #368]	; (8001e58 <main+0x5d0>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	69da      	ldr	r2, [r3, #28]
 8001cec:	463b      	mov	r3, r7
 8001cee:	495e      	ldr	r1, [pc, #376]	; (8001e68 <main+0x5e0>)
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f010 fe0b 	bl	801290c <siprintf>
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8001cf6:	463b      	mov	r3, r7
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7fe fa69 	bl	80001d0 <strlen>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	b29a      	uxth	r2, r3
 8001d02:	463b      	mov	r3, r7
 8001d04:	4611      	mov	r1, r2
 8001d06:	4618      	mov	r0, r3
 8001d08:	f00f fd86 	bl	8011818 <CDC_Transmit_FS>


					  if(keyword_index != ptrdev->keywords_128bit){
 8001d0c:	4b52      	ldr	r3, [pc, #328]	; (8001e58 <main+0x5d0>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001d14:	4b55      	ldr	r3, [pc, #340]	; (8001e6c <main+0x5e4>)
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d01c      	beq.n	8001d56 <main+0x4ce>
						  // There is a missmatch in key index (because CRC_reply did not arrive)
						  ptrdev->keywords_128bit = keyword_index;
 8001d1c:	4b4e      	ldr	r3, [pc, #312]	; (8001e58 <main+0x5d0>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a52      	ldr	r2, [pc, #328]	; (8001e6c <main+0x5e4>)
 8001d22:	7812      	ldrb	r2, [r2, #0]
 8001d24:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
						  for(int i=0; i<4; i++){
 8001d28:	2300      	movs	r3, #0
 8001d2a:	663b      	str	r3, [r7, #96]	; 0x60
 8001d2c:	e010      	b.n	8001d50 <main+0x4c8>
							  ptrdev->key_CRC_128bit[i] = ptrdev->key_128bit[i];
 8001d2e:	4b4a      	ldr	r3, [pc, #296]	; (8001e58 <main+0x5d0>)
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	4b49      	ldr	r3, [pc, #292]	; (8001e58 <main+0x5d0>)
 8001d34:	6819      	ldr	r1, [r3, #0]
 8001d36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d38:	3308      	adds	r3, #8
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	4413      	add	r3, r2
 8001d3e:	685a      	ldr	r2, [r3, #4]
 8001d40:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d42:	330c      	adds	r3, #12
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	440b      	add	r3, r1
 8001d48:	605a      	str	r2, [r3, #4]
						  for(int i=0; i<4; i++){
 8001d4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	663b      	str	r3, [r7, #96]	; 0x60
 8001d50:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d52:	2b03      	cmp	r3, #3
 8001d54:	ddeb      	ble.n	8001d2e <main+0x4a6>
						  }
					  }

					  // Generate CRC of new Rx-key + do CRC check with Tx CRC
					  ptrdev->key_CRC_128bit[ptrdev->keywords_128bit] = ptrdev->key_32bit;
 8001d56:	4b40      	ldr	r3, [pc, #256]	; (8001e58 <main+0x5d0>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a3f      	ldr	r2, [pc, #252]	; (8001e58 <main+0x5d0>)
 8001d5c:	6811      	ldr	r1, [r2, #0]
 8001d5e:	4a3e      	ldr	r2, [pc, #248]	; (8001e58 <main+0x5d0>)
 8001d60:	6812      	ldr	r2, [r2, #0]
 8001d62:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8001d66:	4610      	mov	r0, r2
 8001d68:	69da      	ldr	r2, [r3, #28]
 8001d6a:	f100 030c 	add.w	r3, r0, #12
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	440b      	add	r3, r1
 8001d72:	605a      	str	r2, [r3, #4]

					  if(CRC_check(ptrdev)==1){
 8001d74:	4b38      	ldr	r3, [pc, #224]	; (8001e58 <main+0x5d0>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f002 fa07 	bl	800418c <CRC_check>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d12d      	bne.n	8001de0 <main+0x558>
						  // Insert 32-bit key in 128-bit key
						  ptrdev->key_128bit[ptrdev->keywords_128bit]=ptrdev->key_32bit;
 8001d84:	4b34      	ldr	r3, [pc, #208]	; (8001e58 <main+0x5d0>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a33      	ldr	r2, [pc, #204]	; (8001e58 <main+0x5d0>)
 8001d8a:	6811      	ldr	r1, [r2, #0]
 8001d8c:	4a32      	ldr	r2, [pc, #200]	; (8001e58 <main+0x5d0>)
 8001d8e:	6812      	ldr	r2, [r2, #0]
 8001d90:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8001d94:	4610      	mov	r0, r2
 8001d96:	69da      	ldr	r2, [r3, #28]
 8001d98:	f100 0308 	add.w	r3, r0, #8
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	440b      	add	r3, r1
 8001da0:	605a      	str	r2, [r3, #4]
						  // Update the 128-bit key index
						  (ptrdev->keywords_128bit)++;
 8001da2:	4b2d      	ldr	r3, [pc, #180]	; (8001e58 <main+0x5d0>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001daa:	3201      	adds	r2, #1
 8001dac:	b2d2      	uxtb	r2, r2
 8001dae:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
						  if(ptrdev->keywords_128bit>3){
 8001db2:	4b29      	ldr	r3, [pc, #164]	; (8001e58 <main+0x5d0>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001dba:	2b03      	cmp	r3, #3
 8001dbc:	d904      	bls.n	8001dc8 <main+0x540>
							  ptrdev->keywords_128bit = 0;
 8001dbe:	4b26      	ldr	r3, [pc, #152]	; (8001e58 <main+0x5d0>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
						  }
						  (ptrdev->key_counter)++;
 8001dc8:	4b23      	ldr	r3, [pc, #140]	; (8001e58 <main+0x5d0>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8001dd0:	3201      	adds	r2, #1
 8001dd2:	b292      	uxth	r2, r2
 8001dd4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

						  encryption_byte = packet_type_keybit_CRC_ok;
 8001dd8:	22a0      	movs	r2, #160	; 0xa0
 8001dda:	4b21      	ldr	r3, [pc, #132]	; (8001e60 <main+0x5d8>)
 8001ddc:	701a      	strb	r2, [r3, #0]
 8001dde:	e068      	b.n	8001eb2 <main+0x62a>
						  sprintf(TxBuf, "R;%lu\r\n", (unsigned long) (ptrdev->key_32bit));
						  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
						  */
					  }
					  else{
						  encryption_byte = packet_type_keybit_CRC_bad;
 8001de0:	22b0      	movs	r2, #176	; 0xb0
 8001de2:	4b1f      	ldr	r3, [pc, #124]	; (8001e60 <main+0x5d8>)
 8001de4:	701a      	strb	r2, [r3, #0]
 8001de6:	e064      	b.n	8001eb2 <main+0x62a>
					  }
				  }

				  else if(Rx_packet_type == packet_type_audio_encrypted){
 8001de8:	4b1e      	ldr	r3, [pc, #120]	; (8001e64 <main+0x5dc>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	22ff      	movs	r2, #255	; 0xff
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d126      	bne.n	8001e40 <main+0x5b8>
					  hcryp.Init.pKey = voice_key;
 8001df2:	4b1f      	ldr	r3, [pc, #124]	; (8001e70 <main+0x5e8>)
 8001df4:	4a1f      	ldr	r2, [pc, #124]	; (8001e74 <main+0x5ec>)
 8001df6:	60da      	str	r2, [r3, #12]
					  HAL_CRYP_Decrypt(&hcryp, data, settings_audiosamples_length, samples, 50);
 8001df8:	2332      	movs	r3, #50	; 0x32
 8001dfa:	9300      	str	r3, [sp, #0]
 8001dfc:	4b1e      	ldr	r3, [pc, #120]	; (8001e78 <main+0x5f0>)
 8001dfe:	2230      	movs	r2, #48	; 0x30
 8001e00:	491e      	ldr	r1, [pc, #120]	; (8001e7c <main+0x5f4>)
 8001e02:	481b      	ldr	r0, [pc, #108]	; (8001e70 <main+0x5e8>)
 8001e04:	f004 fa16 	bl	8006234 <HAL_CRYP_Decrypt>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001e08:	2300      	movs	r3, #0
 8001e0a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001e0e:	e00f      	b.n	8001e30 <main+0x5a8>
						  circular_buf_put_overwrite(audio_buffer_handle_t, samples[i]);
 8001e10:	4b1b      	ldr	r3, [pc, #108]	; (8001e80 <main+0x5f8>)
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001e18:	4917      	ldr	r1, [pc, #92]	; (8001e78 <main+0x5f0>)
 8001e1a:	5ccb      	ldrb	r3, [r1, r3]
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4610      	mov	r0, r2
 8001e22:	f7ff fadd 	bl	80013e0 <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001e26:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001e30:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001e34:	2b2f      	cmp	r3, #47	; 0x2f
 8001e36:	d9eb      	bls.n	8001e10 <main+0x588>
					  }
					  encryption_byte = packet_type_reply;
 8001e38:	220f      	movs	r2, #15
 8001e3a:	4b09      	ldr	r3, [pc, #36]	; (8001e60 <main+0x5d8>)
 8001e3c:	701a      	strb	r2, [r3, #0]
 8001e3e:	e038      	b.n	8001eb2 <main+0x62a>
				  }
				  else if(Rx_packet_type == packet_type_audio){
 8001e40:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <main+0x5dc>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	22fe      	movs	r2, #254	; 0xfe
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d133      	bne.n	8001eb2 <main+0x62a>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8001e50:	e028      	b.n	8001ea4 <main+0x61c>
 8001e52:	bf00      	nop
 8001e54:	20000aeb 	.word	0x20000aeb
 8001e58:	200007d8 	.word	0x200007d8
 8001e5c:	20000ae8 	.word	0x20000ae8
 8001e60:	200002d9 	.word	0x200002d9
 8001e64:	2000093d 	.word	0x2000093d
 8001e68:	08013658 	.word	0x08013658
 8001e6c:	20000960 	.word	0x20000960
 8001e70:	20000b30 	.word	0x20000b30
 8001e74:	200000a4 	.word	0x200000a4
 8001e78:	20000a20 	.word	0x20000a20
 8001e7c:	20000964 	.word	0x20000964
 8001e80:	200007d4 	.word	0x200007d4
						  circular_buf_put_overwrite(audio_buffer_handle_t, data[i]);
 8001e84:	4b92      	ldr	r3, [pc, #584]	; (80020d0 <main+0x848>)
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001e8c:	4991      	ldr	r1, [pc, #580]	; (80020d4 <main+0x84c>)
 8001e8e:	5ccb      	ldrb	r3, [r1, r3]
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	4619      	mov	r1, r3
 8001e94:	4610      	mov	r0, r2
 8001e96:	f7ff faa3 	bl	80013e0 <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001e9a:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8001ea4:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001ea8:	2b2f      	cmp	r3, #47	; 0x2f
 8001eaa:	d9eb      	bls.n	8001e84 <main+0x5fc>
					  }
					  encryption_byte = packet_type_reply; // not necessary, should be deleted
 8001eac:	220f      	movs	r2, #15
 8001eae:	4b8a      	ldr	r3, [pc, #552]	; (80020d8 <main+0x850>)
 8001eb0:	701a      	strb	r2, [r3, #0]
				  }

				  if(encryption_byte !=0){
 8001eb2:	4b89      	ldr	r3, [pc, #548]	; (80020d8 <main+0x850>)
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f000 81d9 	beq.w	800226e <main+0x9e6>
					  writeKeybitPacket(ptrdev, encryption_byte);
 8001ebc:	4b87      	ldr	r3, [pc, #540]	; (80020dc <main+0x854>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a85      	ldr	r2, [pc, #532]	; (80020d8 <main+0x850>)
 8001ec2:	7812      	ldrb	r2, [r2, #0]
 8001ec4:	4611      	mov	r1, r2
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f001 fe56 	bl	8003b78 <writeKeybitPacket>
					  encryption_byte = 0;
 8001ecc:	4b82      	ldr	r3, [pc, #520]	; (80020d8 <main+0x850>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	701a      	strb	r2, [r3, #0]
 8001ed2:	e1cc      	b.n	800226e <main+0x9e6>
				  CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
				*/
			  }
		  }

		  else if (settings_mode == 'T'){
 8001ed4:	4b82      	ldr	r3, [pc, #520]	; (80020e0 <main+0x858>)
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	2b54      	cmp	r3, #84	; 0x54
 8001eda:	f040 81c8 	bne.w	800226e <main+0x9e6>
			  ADF_set_Rx_mode();
 8001ede:	f7ff f91f 	bl	8001120 <ADF_set_Rx_mode>
			  packet_valid = readPacket();
 8001ee2:	f001 fd1b 	bl	800391c <readPacket>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	461a      	mov	r2, r3
 8001eea:	4b7e      	ldr	r3, [pc, #504]	; (80020e4 <main+0x85c>)
 8001eec:	701a      	strb	r2, [r3, #0]
			  if((Rx_to_ID == source_ID) && packet_valid == 1){
 8001eee:	4b7e      	ldr	r3, [pc, #504]	; (80020e8 <main+0x860>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	f040 81ba 	bne.w	800226e <main+0x9e6>
 8001efa:	4b7a      	ldr	r3, [pc, #488]	; (80020e4 <main+0x85c>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	f040 81b5 	bne.w	800226e <main+0x9e6>
				  // Point to correct device with Rx_from_ID
				  if(Rx_from_ID < sizeof(devices)/sizeof(devices[0]) && Rx_from_ID == devices[Rx_from_ID].ID){
 8001f04:	4b79      	ldr	r3, [pc, #484]	; (80020ec <main+0x864>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d818      	bhi.n	8001f3e <main+0x6b6>
 8001f0c:	4b77      	ldr	r3, [pc, #476]	; (80020ec <main+0x864>)
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	4619      	mov	r1, r3
 8001f12:	4a77      	ldr	r2, [pc, #476]	; (80020f0 <main+0x868>)
 8001f14:	460b      	mov	r3, r1
 8001f16:	00db      	lsls	r3, r3, #3
 8001f18:	440b      	add	r3, r1
 8001f1a:	00db      	lsls	r3, r3, #3
 8001f1c:	4413      	add	r3, r2
 8001f1e:	781a      	ldrb	r2, [r3, #0]
 8001f20:	4b72      	ldr	r3, [pc, #456]	; (80020ec <main+0x864>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d10a      	bne.n	8001f3e <main+0x6b6>
					  ptrdev = &devices[Rx_from_ID];
 8001f28:	4b70      	ldr	r3, [pc, #448]	; (80020ec <main+0x864>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	4613      	mov	r3, r2
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	4413      	add	r3, r2
 8001f34:	00db      	lsls	r3, r3, #3
 8001f36:	4a6e      	ldr	r2, [pc, #440]	; (80020f0 <main+0x868>)
 8001f38:	4413      	add	r3, r2
 8001f3a:	4a68      	ldr	r2, [pc, #416]	; (80020dc <main+0x854>)
 8001f3c:	6013      	str	r3, [r2, #0]
				  }
				  else{
					  //throw error + do not execute code below
				  }
				  if (!(ptrdev->RSSI_counter)){
 8001f3e:	4b67      	ldr	r3, [pc, #412]	; (80020dc <main+0x854>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d11e      	bne.n	8001f86 <main+0x6fe>
					  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 8001f48:	4b6a      	ldr	r3, [pc, #424]	; (80020f4 <main+0x86c>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	4a63      	ldr	r2, [pc, #396]	; (80020dc <main+0x854>)
 8001f4e:	6814      	ldr	r4, [r2, #0]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7fe fad7 	bl	8000504 <__aeabi_ui2d>
 8001f56:	4602      	mov	r2, r0
 8001f58:	460b      	mov	r3, r1
 8001f5a:	e9c4 2304 	strd	r2, r3, [r4, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001f5e:	4b5f      	ldr	r3, [pc, #380]	; (80020dc <main+0x854>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	ed93 7b04 	vldr	d7, [r3, #16]
 8001f66:	eeb0 0a47 	vmov.f32	s0, s14
 8001f6a:	eef0 0a67 	vmov.f32	s1, s15
 8001f6e:	f011 fa73 	bl	8013458 <round>
 8001f72:	ec51 0b10 	vmov	r0, r1, d0
 8001f76:	4b59      	ldr	r3, [pc, #356]	; (80020dc <main+0x854>)
 8001f78:	681c      	ldr	r4, [r3, #0]
 8001f7a:	f7fe fd4f 	bl	8000a1c <__aeabi_d2uiz>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	8123      	strh	r3, [r4, #8]
 8001f84:	e03e      	b.n	8002004 <main+0x77c>
				  }
				  else{
					  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 8001f86:	4b5b      	ldr	r3, [pc, #364]	; (80020f4 <main+0x86c>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe faca 	bl	8000524 <__aeabi_i2d>
 8001f90:	4b59      	ldr	r3, [pc, #356]	; (80020f8 <main+0x870>)
 8001f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f96:	f7fe fb2f 	bl	80005f8 <__aeabi_dmul>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	4690      	mov	r8, r2
 8001fa0:	4699      	mov	r9, r3
 8001fa2:	4b55      	ldr	r3, [pc, #340]	; (80020f8 <main+0x870>)
 8001fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa8:	f04f 0000 	mov.w	r0, #0
 8001fac:	4953      	ldr	r1, [pc, #332]	; (80020fc <main+0x874>)
 8001fae:	f7fe f96b 	bl	8000288 <__aeabi_dsub>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	4610      	mov	r0, r2
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4b48      	ldr	r3, [pc, #288]	; (80020dc <main+0x854>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001fc2:	f7fe fb19 	bl	80005f8 <__aeabi_dmul>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	460b      	mov	r3, r1
 8001fca:	4944      	ldr	r1, [pc, #272]	; (80020dc <main+0x854>)
 8001fcc:	680c      	ldr	r4, [r1, #0]
 8001fce:	4640      	mov	r0, r8
 8001fd0:	4649      	mov	r1, r9
 8001fd2:	f7fe f95b 	bl	800028c <__adddf3>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	460b      	mov	r3, r1
 8001fda:	e9c4 2304 	strd	r2, r3, [r4, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001fde:	4b3f      	ldr	r3, [pc, #252]	; (80020dc <main+0x854>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	ed93 7b04 	vldr	d7, [r3, #16]
 8001fe6:	eeb0 0a47 	vmov.f32	s0, s14
 8001fea:	eef0 0a67 	vmov.f32	s1, s15
 8001fee:	f011 fa33 	bl	8013458 <round>
 8001ff2:	ec51 0b10 	vmov	r0, r1, d0
 8001ff6:	4b39      	ldr	r3, [pc, #228]	; (80020dc <main+0x854>)
 8001ff8:	681c      	ldr	r4, [r3, #0]
 8001ffa:	f7fe fd0f 	bl	8000a1c <__aeabi_d2uiz>
 8001ffe:	4603      	mov	r3, r0
 8002000:	b29b      	uxth	r3, r3
 8002002:	8123      	strh	r3, [r4, #8]
				  }
				  (ptrdev->RSSI_counter)++;
 8002004:	4b35      	ldr	r3, [pc, #212]	; (80020dc <main+0x854>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	685a      	ldr	r2, [r3, #4]
 800200a:	3201      	adds	r2, #1
 800200c:	605a      	str	r2, [r3, #4]


				  // ---Key generation algorithm TX---
				  // Wait for 100 RSSI values
				  if(ptrdev->RSSI_counter > 100){
 800200e:	4b33      	ldr	r3, [pc, #204]	; (80020dc <main+0x854>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	2b64      	cmp	r3, #100	; 0x64
 8002016:	f240 80e2 	bls.w	80021de <main+0x956>
					  // Delay for new keybit is passed
					  if (ptrdev->key_chosen_wait_timer == 0){
 800201a:	4b30      	ldr	r3, [pc, #192]	; (80020dc <main+0x854>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8002022:	2b00      	cmp	r3, #0
 8002024:	d16e      	bne.n	8002104 <main+0x87c>
						  // RSS below threshold -> keybit = 0
						  if (Rx_RSSI < (ptrdev->RSSI_Mean - settings_threshold)){
 8002026:	4b33      	ldr	r3, [pc, #204]	; (80020f4 <main+0x86c>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	461a      	mov	r2, r3
 800202c:	4b2b      	ldr	r3, [pc, #172]	; (80020dc <main+0x854>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	891b      	ldrh	r3, [r3, #8]
 8002032:	4619      	mov	r1, r3
 8002034:	4b32      	ldr	r3, [pc, #200]	; (8002100 <main+0x878>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	1acb      	subs	r3, r1, r3
 800203a:	429a      	cmp	r2, r3
 800203c:	da1b      	bge.n	8002076 <main+0x7ee>
							  if ((ptrdev->keybits_8bit) < 8){
 800203e:	4b27      	ldr	r3, [pc, #156]	; (80020dc <main+0x854>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	7e1b      	ldrb	r3, [r3, #24]
 8002044:	2b07      	cmp	r3, #7
 8002046:	d865      	bhi.n	8002114 <main+0x88c>
								  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 0;
 8002048:	4b24      	ldr	r3, [pc, #144]	; (80020dc <main+0x854>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	7e5a      	ldrb	r2, [r3, #25]
 800204e:	4b23      	ldr	r3, [pc, #140]	; (80020dc <main+0x854>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	0052      	lsls	r2, r2, #1
 8002054:	b2d2      	uxtb	r2, r2
 8002056:	765a      	strb	r2, [r3, #25]
								  (ptrdev->keybits_8bit)++;
 8002058:	4b20      	ldr	r3, [pc, #128]	; (80020dc <main+0x854>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	7e1a      	ldrb	r2, [r3, #24]
 800205e:	3201      	adds	r2, #1
 8002060:	b2d2      	uxtb	r2, r2
 8002062:	761a      	strb	r2, [r3, #24]
								  ptrdev->key_chosen_wait_timer = settings_keybit_delay;
 8002064:	4b1d      	ldr	r3, [pc, #116]	; (80020dc <main+0x854>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2204      	movs	r2, #4
 800206a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

								  encryption_byte = packet_type_keybit_chosen;
 800206e:	22aa      	movs	r2, #170	; 0xaa
 8002070:	4b19      	ldr	r3, [pc, #100]	; (80020d8 <main+0x850>)
 8002072:	701a      	strb	r2, [r3, #0]
 8002074:	e04e      	b.n	8002114 <main+0x88c>
							  }
						  }
						  // RSS above threshold -> keybit = 1
						  else if (Rx_RSSI > (ptrdev->RSSI_Mean + settings_threshold)){
 8002076:	4b1f      	ldr	r3, [pc, #124]	; (80020f4 <main+0x86c>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	461a      	mov	r2, r3
 800207c:	4b17      	ldr	r3, [pc, #92]	; (80020dc <main+0x854>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	891b      	ldrh	r3, [r3, #8]
 8002082:	4619      	mov	r1, r3
 8002084:	4b1e      	ldr	r3, [pc, #120]	; (8002100 <main+0x878>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	440b      	add	r3, r1
 800208a:	429a      	cmp	r2, r3
 800208c:	dd42      	ble.n	8002114 <main+0x88c>
							  if ((ptrdev->keybits_8bit) < 8){
 800208e:	4b13      	ldr	r3, [pc, #76]	; (80020dc <main+0x854>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	7e1b      	ldrb	r3, [r3, #24]
 8002094:	2b07      	cmp	r3, #7
 8002096:	d83d      	bhi.n	8002114 <main+0x88c>
								  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 1;
 8002098:	4b10      	ldr	r3, [pc, #64]	; (80020dc <main+0x854>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	7e5b      	ldrb	r3, [r3, #25]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	b25b      	sxtb	r3, r3
 80020a2:	f043 0301 	orr.w	r3, r3, #1
 80020a6:	b25a      	sxtb	r2, r3
 80020a8:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <main+0x854>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	b2d2      	uxtb	r2, r2
 80020ae:	765a      	strb	r2, [r3, #25]
								  (ptrdev->keybits_8bit)++;
 80020b0:	4b0a      	ldr	r3, [pc, #40]	; (80020dc <main+0x854>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	7e1a      	ldrb	r2, [r3, #24]
 80020b6:	3201      	adds	r2, #1
 80020b8:	b2d2      	uxtb	r2, r2
 80020ba:	761a      	strb	r2, [r3, #24]
								  ptrdev->key_chosen_wait_timer = settings_keybit_delay;
 80020bc:	4b07      	ldr	r3, [pc, #28]	; (80020dc <main+0x854>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2204      	movs	r2, #4
 80020c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

								  encryption_byte = packet_type_keybit_chosen;
 80020c6:	22aa      	movs	r2, #170	; 0xaa
 80020c8:	4b03      	ldr	r3, [pc, #12]	; (80020d8 <main+0x850>)
 80020ca:	701a      	strb	r2, [r3, #0]
 80020cc:	e022      	b.n	8002114 <main+0x88c>
 80020ce:	bf00      	nop
 80020d0:	200007d4 	.word	0x200007d4
 80020d4:	20000964 	.word	0x20000964
 80020d8:	200002d9 	.word	0x200002d9
 80020dc:	200007d8 	.word	0x200007d8
 80020e0:	20000090 	.word	0x20000090
 80020e4:	200007c4 	.word	0x200007c4
 80020e8:	20000aec 	.word	0x20000aec
 80020ec:	20000ae9 	.word	0x20000ae9
 80020f0:	20000000 	.word	0x20000000
 80020f4:	20000aeb 	.word	0x20000aeb
 80020f8:	20000098 	.word	0x20000098
 80020fc:	3ff00000 	.word	0x3ff00000
 8002100:	20000093 	.word	0x20000093
							  }
						  }
					  }
					  else{
						  (ptrdev->key_chosen_wait_timer)--;
 8002104:	4b76      	ldr	r3, [pc, #472]	; (80022e0 <main+0xa58>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800210c:	3a01      	subs	r2, #1
 800210e:	b2d2      	uxtb	r2, r2
 8002110:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
					  }

					  // Hamming
					  if(ptrdev->keybits_8bit == 8){
 8002114:	4b72      	ldr	r3, [pc, #456]	; (80022e0 <main+0xa58>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	7e1b      	ldrb	r3, [r3, #24]
 800211a:	2b08      	cmp	r3, #8
 800211c:	d126      	bne.n	800216c <main+0x8e4>
						  // Prepare Hamming-code
						  Hamming = Hamming_create(ptrdev->key_8bit);
 800211e:	4b70      	ldr	r3, [pc, #448]	; (80022e0 <main+0xa58>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	7e5b      	ldrb	r3, [r3, #25]
 8002124:	4618      	mov	r0, r3
 8002126:	f001 fe93 	bl	8003e50 <Hamming_create>
 800212a:	4603      	mov	r3, r0
 800212c:	461a      	mov	r2, r3
 800212e:	4b6d      	ldr	r3, [pc, #436]	; (80022e4 <main+0xa5c>)
 8002130:	701a      	strb	r2, [r3, #0]

						  // Shift 8-bit key in 32-bit key
						  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8002132:	4b6b      	ldr	r3, [pc, #428]	; (80022e0 <main+0xa58>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	69db      	ldr	r3, [r3, #28]
 8002138:	021a      	lsls	r2, r3, #8
 800213a:	4b69      	ldr	r3, [pc, #420]	; (80022e0 <main+0xa58>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	7e5b      	ldrb	r3, [r3, #25]
 8002140:	4619      	mov	r1, r3
 8002142:	4b67      	ldr	r3, [pc, #412]	; (80022e0 <main+0xa58>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	430a      	orrs	r2, r1
 8002148:	61da      	str	r2, [r3, #28]
						  // Reset 8-bit key
						  ptrdev->key_8bit = 0;
 800214a:	4b65      	ldr	r3, [pc, #404]	; (80022e0 <main+0xa58>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2200      	movs	r2, #0
 8002150:	765a      	strb	r2, [r3, #25]
						  ptrdev->keybits_8bit = 0;
 8002152:	4b63      	ldr	r3, [pc, #396]	; (80022e0 <main+0xa58>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2200      	movs	r2, #0
 8002158:	761a      	strb	r2, [r3, #24]
						  // Update number of 8-bit keys in 32-bit key
						  (ptrdev->keybytes_32bit)++;
 800215a:	4b61      	ldr	r3, [pc, #388]	; (80022e0 <main+0xa58>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	7e9a      	ldrb	r2, [r3, #26]
 8002160:	3201      	adds	r2, #1
 8002162:	b2d2      	uxtb	r2, r2
 8002164:	769a      	strb	r2, [r3, #26]

						  encryption_byte = packet_type_keybit_chosen_Hamming;
 8002166:	22ab      	movs	r2, #171	; 0xab
 8002168:	4b5f      	ldr	r3, [pc, #380]	; (80022e8 <main+0xa60>)
 800216a:	701a      	strb	r2, [r3, #0]
						  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
						  */
					  }

					  // CRC
					  if(ptrdev->keybytes_32bit == 4){
 800216c:	4b5c      	ldr	r3, [pc, #368]	; (80022e0 <main+0xa58>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	7e9b      	ldrb	r3, [r3, #26]
 8002172:	2b04      	cmp	r3, #4
 8002174:	d133      	bne.n	80021de <main+0x956>
						  // calculate CRC
						  ptrdev->key_CRC_128bit[ptrdev->keywords_128bit] = ptrdev->key_32bit;
 8002176:	4b5a      	ldr	r3, [pc, #360]	; (80022e0 <main+0xa58>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a59      	ldr	r2, [pc, #356]	; (80022e0 <main+0xa58>)
 800217c:	6811      	ldr	r1, [r2, #0]
 800217e:	4a58      	ldr	r2, [pc, #352]	; (80022e0 <main+0xa58>)
 8002180:	6812      	ldr	r2, [r2, #0]
 8002182:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8002186:	4610      	mov	r0, r2
 8002188:	69da      	ldr	r2, [r3, #28]
 800218a:	f100 030c 	add.w	r3, r0, #12
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	440b      	add	r3, r1
 8002192:	605a      	str	r2, [r3, #4]
						  CRC_create(ptrdev);
 8002194:	4b52      	ldr	r3, [pc, #328]	; (80022e0 <main+0xa58>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4618      	mov	r0, r3
 800219a:	f001 ffc9 	bl	8004130 <CRC_create>

						  // Update number of "new" 32-bit keys
						  (ptrdev->key_counter_32bit)++;
 800219e:	4b50      	ldr	r3, [pc, #320]	; (80022e0 <main+0xa58>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	8c1a      	ldrh	r2, [r3, #32]
 80021a4:	3201      	adds	r2, #1
 80021a6:	b292      	uxth	r2, r2
 80021a8:	841a      	strh	r2, [r3, #32]
						  (ptrdev->keybytes_32bit) = 0;
 80021aa:	4b4d      	ldr	r3, [pc, #308]	; (80022e0 <main+0xa58>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2200      	movs	r2, #0
 80021b0:	769a      	strb	r2, [r3, #26]

						  // Transmit 32-bit key over USB
						  uint8_t TxBuf[34];
						  sprintf(TxBuf, "T;%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 80021b2:	4b4b      	ldr	r3, [pc, #300]	; (80022e0 <main+0xa58>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	69da      	ldr	r2, [r3, #28]
 80021b8:	463b      	mov	r3, r7
 80021ba:	494c      	ldr	r1, [pc, #304]	; (80022ec <main+0xa64>)
 80021bc:	4618      	mov	r0, r3
 80021be:	f010 fba5 	bl	801290c <siprintf>
						  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 80021c2:	463b      	mov	r3, r7
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7fe f803 	bl	80001d0 <strlen>
 80021ca:	4603      	mov	r3, r0
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	463b      	mov	r3, r7
 80021d0:	4611      	mov	r1, r2
 80021d2:	4618      	mov	r0, r3
 80021d4:	f00f fb20 	bl	8011818 <CDC_Transmit_FS>

						  encryption_byte = packet_type_keybit_chosen_CRC;
 80021d8:	22ac      	movs	r2, #172	; 0xac
 80021da:	4b43      	ldr	r3, [pc, #268]	; (80022e8 <main+0xa60>)
 80021dc:	701a      	strb	r2, [r3, #0]
					  }
				  }

				  if(Rx_packet_type == packet_type_keybit_CRC_ok){
 80021de:	4b44      	ldr	r3, [pc, #272]	; (80022f0 <main+0xa68>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	22a0      	movs	r2, #160	; 0xa0
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d12a      	bne.n	800223e <main+0x9b6>
					  // Insert matching 32-bit key in 128-bit key
					  ptrdev->key_128bit[ptrdev->keywords_128bit]=ptrdev->key_32bit;
 80021e8:	4b3d      	ldr	r3, [pc, #244]	; (80022e0 <main+0xa58>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a3c      	ldr	r2, [pc, #240]	; (80022e0 <main+0xa58>)
 80021ee:	6811      	ldr	r1, [r2, #0]
 80021f0:	4a3b      	ldr	r2, [pc, #236]	; (80022e0 <main+0xa58>)
 80021f2:	6812      	ldr	r2, [r2, #0]
 80021f4:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 80021f8:	4610      	mov	r0, r2
 80021fa:	69da      	ldr	r2, [r3, #28]
 80021fc:	f100 0308 	add.w	r3, r0, #8
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	440b      	add	r3, r1
 8002204:	605a      	str	r2, [r3, #4]
					  // Update the 128-bit key index
					  (ptrdev->keywords_128bit)++;
 8002206:	4b36      	ldr	r3, [pc, #216]	; (80022e0 <main+0xa58>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800220e:	3201      	adds	r2, #1
 8002210:	b2d2      	uxtb	r2, r2
 8002212:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
					  if(ptrdev->keywords_128bit>3){
 8002216:	4b32      	ldr	r3, [pc, #200]	; (80022e0 <main+0xa58>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800221e:	2b03      	cmp	r3, #3
 8002220:	d904      	bls.n	800222c <main+0x9a4>
						  ptrdev->keywords_128bit = 0;
 8002222:	4b2f      	ldr	r3, [pc, #188]	; (80022e0 <main+0xa58>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2200      	movs	r2, #0
 8002228:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
					  }
					  (ptrdev->key_counter)++;
 800222c:	4b2c      	ldr	r3, [pc, #176]	; (80022e0 <main+0xa58>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002234:	3201      	adds	r2, #1
 8002236:	b292      	uxth	r2, r2
 8002238:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 800223c:	e005      	b.n	800224a <main+0x9c2>
					  sprintf(TxBuf, "T;%lu\r\n", (unsigned long) (ptrdev->key_32bit));
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
					  */
				  }

				  else if(Rx_packet_type == packet_type_keybit_CRC_bad){
 800223e:	4b2c      	ldr	r3, [pc, #176]	; (80022f0 <main+0xa68>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	22b0      	movs	r2, #176	; 0xb0
 8002244:	4293      	cmp	r3, r2
 8002246:	d100      	bne.n	800224a <main+0x9c2>
					  asm("nop");;
 8002248:	bf00      	nop
				  }

				  if(encryption_byte !=0){
 800224a:	4b27      	ldr	r3, [pc, #156]	; (80022e8 <main+0xa60>)
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d00d      	beq.n	800226e <main+0x9e6>
					  HAL_Delay(1);
 8002252:	2001      	movs	r0, #1
 8002254:	f003 f824 	bl	80052a0 <HAL_Delay>
					  writeKeybitPacket(ptrdev, encryption_byte);
 8002258:	4b21      	ldr	r3, [pc, #132]	; (80022e0 <main+0xa58>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a22      	ldr	r2, [pc, #136]	; (80022e8 <main+0xa60>)
 800225e:	7812      	ldrb	r2, [r2, #0]
 8002260:	4611      	mov	r1, r2
 8002262:	4618      	mov	r0, r3
 8002264:	f001 fc88 	bl	8003b78 <writeKeybitPacket>
					  encryption_byte = 0;
 8002268:	4b1f      	ldr	r3, [pc, #124]	; (80022e8 <main+0xa60>)
 800226a:	2200      	movs	r2, #0
 800226c:	701a      	strb	r2, [r3, #0]
				  */
			  }
		  }
	  }

	  if (INT_PACKET_SENT){
 800226e:	4b21      	ldr	r3, [pc, #132]	; (80022f4 <main+0xa6c>)
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00a      	beq.n	800228c <main+0xa04>
		  INT_PACKET_SENT = 0;
 8002276:	4b1f      	ldr	r3, [pc, #124]	; (80022f4 <main+0xa6c>)
 8002278:	2200      	movs	r2, #0
 800227a:	701a      	strb	r2, [r3, #0]
		  ADF_clear_Tx_flag(); //test
 800227c:	f7fe ffa7 	bl	80011ce <ADF_clear_Tx_flag>
		  while(ADF_SPI_READY()==0);
 8002280:	bf00      	nop
 8002282:	f7fe ff73 	bl	800116c <ADF_SPI_READY>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d0fa      	beq.n	8002282 <main+0x9fa>
			  //while(ADF_SPI_READY()==0);
			  //ADF_set_Rx_mode();
		  }
	  }

	  if (settings_mode == 'T') {
 800228c:	4b1a      	ldr	r3, [pc, #104]	; (80022f8 <main+0xa70>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	2b54      	cmp	r3, #84	; 0x54
 8002292:	d10e      	bne.n	80022b2 <main+0xa2a>
		  // Send audio packet whenever there are enough samples in circular buffer
		  cbuf_size = circular_buf_size(audio_buffer_handle_t);
 8002294:	4b19      	ldr	r3, [pc, #100]	; (80022fc <main+0xa74>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff f869 	bl	8001370 <circular_buf_size>
 800229e:	4603      	mov	r3, r0
 80022a0:	b29a      	uxth	r2, r3
 80022a2:	4b17      	ldr	r3, [pc, #92]	; (8002300 <main+0xa78>)
 80022a4:	801a      	strh	r2, [r3, #0]
		  if (cbuf_size > settings_audiosamples_length){
 80022a6:	4b16      	ldr	r3, [pc, #88]	; (8002300 <main+0xa78>)
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	2b30      	cmp	r3, #48	; 0x30
 80022ac:	d901      	bls.n	80022b2 <main+0xa2a>
			  transmitAudioPacket();
 80022ae:	f001 faa5 	bl	80037fc <transmitAudioPacket>
		  }
	  }

	  if (update_oled){
 80022b2:	4b14      	ldr	r3, [pc, #80]	; (8002304 <main+0xa7c>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	f43f ab30 	beq.w	800191c <main+0x94>
		  update_oled=0;
 80022bc:	4b11      	ldr	r3, [pc, #68]	; (8002304 <main+0xa7c>)
 80022be:	2200      	movs	r2, #0
 80022c0:	701a      	strb	r2, [r3, #0]
		  OLED();
 80022c2:	f7ff f919 	bl	80014f8 <OLED>
		  if(menu==2){
 80022c6:	4b10      	ldr	r3, [pc, #64]	; (8002308 <main+0xa80>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	f47f ab26 	bne.w	800191c <main+0x94>
			  digipotInit(settings_volume);
 80022d0:	4b0e      	ldr	r3, [pc, #56]	; (800230c <main+0xa84>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f001 f995 	bl	8003604 <digipotInit>
	  if(transmit_voice_key){
 80022da:	f7ff bb1f 	b.w	800191c <main+0x94>
 80022de:	bf00      	nop
 80022e0:	200007d8 	.word	0x200007d8
 80022e4:	20000ae8 	.word	0x20000ae8
 80022e8:	200002d9 	.word	0x200002d9
 80022ec:	08013660 	.word	0x08013660
 80022f0:	2000093d 	.word	0x2000093d
 80022f4:	200002dd 	.word	0x200002dd
 80022f8:	20000090 	.word	0x20000090
 80022fc:	200007d4 	.word	0x200007d4
 8002300:	200002ec 	.word	0x200002ec
 8002304:	200002db 	.word	0x200002db
 8002308:	200000b5 	.word	0x200000b5
 800230c:	20000091 	.word	0x20000091

08002310 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b098      	sub	sp, #96	; 0x60
 8002314:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002316:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800231a:	2230      	movs	r2, #48	; 0x30
 800231c:	2100      	movs	r1, #0
 800231e:	4618      	mov	r0, r3
 8002320:	f00f ff44 	bl	80121ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002324:	f107 031c 	add.w	r3, r7, #28
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	605a      	str	r2, [r3, #4]
 800232e:	609a      	str	r2, [r3, #8]
 8002330:	60da      	str	r2, [r3, #12]
 8002332:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002334:	f107 030c 	add.w	r3, r7, #12
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	605a      	str	r2, [r3, #4]
 800233e:	609a      	str	r2, [r3, #8]
 8002340:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002342:	2300      	movs	r3, #0
 8002344:	60bb      	str	r3, [r7, #8]
 8002346:	4b32      	ldr	r3, [pc, #200]	; (8002410 <SystemClock_Config+0x100>)
 8002348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234a:	4a31      	ldr	r2, [pc, #196]	; (8002410 <SystemClock_Config+0x100>)
 800234c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002350:	6413      	str	r3, [r2, #64]	; 0x40
 8002352:	4b2f      	ldr	r3, [pc, #188]	; (8002410 <SystemClock_Config+0x100>)
 8002354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800235a:	60bb      	str	r3, [r7, #8]
 800235c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800235e:	2300      	movs	r3, #0
 8002360:	607b      	str	r3, [r7, #4]
 8002362:	4b2c      	ldr	r3, [pc, #176]	; (8002414 <SystemClock_Config+0x104>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a2b      	ldr	r2, [pc, #172]	; (8002414 <SystemClock_Config+0x104>)
 8002368:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800236c:	6013      	str	r3, [r2, #0]
 800236e:	4b29      	ldr	r3, [pc, #164]	; (8002414 <SystemClock_Config+0x104>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002376:	607b      	str	r3, [r7, #4]
 8002378:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800237a:	2305      	movs	r3, #5
 800237c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800237e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002382:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002384:	2301      	movs	r3, #1
 8002386:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002388:	2302      	movs	r3, #2
 800238a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800238c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002390:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002392:	2319      	movs	r3, #25
 8002394:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002396:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800239a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800239c:	2302      	movs	r3, #2
 800239e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80023a0:	2307      	movs	r3, #7
 80023a2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023a4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80023a8:	4618      	mov	r0, r3
 80023aa:	f008 fa83 	bl	800a8b4 <HAL_RCC_OscConfig>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80023b4:	f001 ff20 	bl	80041f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023b8:	230f      	movs	r3, #15
 80023ba:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023bc:	2302      	movs	r3, #2
 80023be:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023c0:	2300      	movs	r3, #0
 80023c2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80023c4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80023c8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80023ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ce:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80023d0:	f107 031c 	add.w	r3, r7, #28
 80023d4:	2105      	movs	r1, #5
 80023d6:	4618      	mov	r0, r3
 80023d8:	f008 fcdc 	bl	800ad94 <HAL_RCC_ClockConfig>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 80023e2:	f001 ff09 	bl	80041f8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80023e6:	2302      	movs	r3, #2
 80023e8:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80023ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023ee:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023f0:	f107 030c 	add.w	r3, r7, #12
 80023f4:	4618      	mov	r0, r3
 80023f6:	f008 fec5 	bl	800b184 <HAL_RCCEx_PeriphCLKConfig>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8002400:	f001 fefa 	bl	80041f8 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8002404:	f008 fdac 	bl	800af60 <HAL_RCC_EnableCSS>
}
 8002408:	bf00      	nop
 800240a:	3760      	adds	r7, #96	; 0x60
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40023800 	.word	0x40023800
 8002414:	40007000 	.word	0x40007000

08002418 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800241e:	463b      	mov	r3, r7
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	605a      	str	r2, [r3, #4]
 8002426:	609a      	str	r2, [r3, #8]
 8002428:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800242a:	4b23      	ldr	r3, [pc, #140]	; (80024b8 <MX_ADC1_Init+0xa0>)
 800242c:	4a23      	ldr	r2, [pc, #140]	; (80024bc <MX_ADC1_Init+0xa4>)
 800242e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002430:	4b21      	ldr	r3, [pc, #132]	; (80024b8 <MX_ADC1_Init+0xa0>)
 8002432:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002436:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8002438:	4b1f      	ldr	r3, [pc, #124]	; (80024b8 <MX_ADC1_Init+0xa0>)
 800243a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800243e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002440:	4b1d      	ldr	r3, [pc, #116]	; (80024b8 <MX_ADC1_Init+0xa0>)
 8002442:	2200      	movs	r2, #0
 8002444:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002446:	4b1c      	ldr	r3, [pc, #112]	; (80024b8 <MX_ADC1_Init+0xa0>)
 8002448:	2200      	movs	r2, #0
 800244a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800244c:	4b1a      	ldr	r3, [pc, #104]	; (80024b8 <MX_ADC1_Init+0xa0>)
 800244e:	2200      	movs	r2, #0
 8002450:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002454:	4b18      	ldr	r3, [pc, #96]	; (80024b8 <MX_ADC1_Init+0xa0>)
 8002456:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800245a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T5_CC1;
 800245c:	4b16      	ldr	r3, [pc, #88]	; (80024b8 <MX_ADC1_Init+0xa0>)
 800245e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002462:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002464:	4b14      	ldr	r3, [pc, #80]	; (80024b8 <MX_ADC1_Init+0xa0>)
 8002466:	2200      	movs	r2, #0
 8002468:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800246a:	4b13      	ldr	r3, [pc, #76]	; (80024b8 <MX_ADC1_Init+0xa0>)
 800246c:	2201      	movs	r2, #1
 800246e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002470:	4b11      	ldr	r3, [pc, #68]	; (80024b8 <MX_ADC1_Init+0xa0>)
 8002472:	2200      	movs	r2, #0
 8002474:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002478:	4b0f      	ldr	r3, [pc, #60]	; (80024b8 <MX_ADC1_Init+0xa0>)
 800247a:	2201      	movs	r2, #1
 800247c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800247e:	480e      	ldr	r0, [pc, #56]	; (80024b8 <MX_ADC1_Init+0xa0>)
 8002480:	f002 ff32 	bl	80052e8 <HAL_ADC_Init>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 800248a:	f001 feb5 	bl	80041f8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800248e:	2303      	movs	r3, #3
 8002490:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002492:	2301      	movs	r3, #1
 8002494:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002496:	2300      	movs	r3, #0
 8002498:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800249a:	463b      	mov	r3, r7
 800249c:	4619      	mov	r1, r3
 800249e:	4806      	ldr	r0, [pc, #24]	; (80024b8 <MX_ADC1_Init+0xa0>)
 80024a0:	f003 f9d6 	bl	8005850 <HAL_ADC_ConfigChannel>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 80024aa:	f001 fea5 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80024ae:	bf00      	nop
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	2000089c 	.word	0x2000089c
 80024bc:	40012000 	.word	0x40012000

080024c0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80024c4:	4b06      	ldr	r3, [pc, #24]	; (80024e0 <MX_CRC_Init+0x20>)
 80024c6:	4a07      	ldr	r2, [pc, #28]	; (80024e4 <MX_CRC_Init+0x24>)
 80024c8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80024ca:	4805      	ldr	r0, [pc, #20]	; (80024e0 <MX_CRC_Init+0x20>)
 80024cc:	f003 fcf9 	bl	8005ec2 <HAL_CRC_Init>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80024d6:	f001 fe8f 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80024da:	bf00      	nop
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	200007c8 	.word	0x200007c8
 80024e4:	40023000 	.word	0x40023000

080024e8 <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 80024ec:	4b0d      	ldr	r3, [pc, #52]	; (8002524 <MX_CRYP_Init+0x3c>)
 80024ee:	4a0e      	ldr	r2, [pc, #56]	; (8002528 <MX_CRYP_Init+0x40>)
 80024f0:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 80024f2:	4b0c      	ldr	r3, [pc, #48]	; (8002524 <MX_CRYP_Init+0x3c>)
 80024f4:	2280      	movs	r2, #128	; 0x80
 80024f6:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 80024f8:	4b0a      	ldr	r3, [pc, #40]	; (8002524 <MX_CRYP_Init+0x3c>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	609a      	str	r2, [r3, #8]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 80024fe:	4b09      	ldr	r3, [pc, #36]	; (8002524 <MX_CRYP_Init+0x3c>)
 8002500:	4a0a      	ldr	r2, [pc, #40]	; (800252c <MX_CRYP_Init+0x44>)
 8002502:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_AES_ECB;
 8002504:	4b07      	ldr	r3, [pc, #28]	; (8002524 <MX_CRYP_Init+0x3c>)
 8002506:	2220      	movs	r2, #32
 8002508:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 800250a:	4b06      	ldr	r3, [pc, #24]	; (8002524 <MX_CRYP_Init+0x3c>)
 800250c:	2201      	movs	r2, #1
 800250e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8002510:	4804      	ldr	r0, [pc, #16]	; (8002524 <MX_CRYP_Init+0x3c>)
 8002512:	f003 fd25 	bl	8005f60 <HAL_CRYP_Init>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <MX_CRYP_Init+0x38>
  {
    Error_Handler();
 800251c:	f001 fe6c 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 8002520:	bf00      	nop
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000b30 	.word	0x20000b30
 8002528:	50060000 	.word	0x50060000
 800252c:	08013758 	.word	0x08013758

08002530 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002536:	463b      	mov	r3, r7
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800253e:	4b0f      	ldr	r3, [pc, #60]	; (800257c <MX_DAC_Init+0x4c>)
 8002540:	4a0f      	ldr	r2, [pc, #60]	; (8002580 <MX_DAC_Init+0x50>)
 8002542:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002544:	480d      	ldr	r0, [pc, #52]	; (800257c <MX_DAC_Init+0x4c>)
 8002546:	f004 fb5a 	bl	8006bfe <HAL_DAC_Init>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002550:	f001 fe52 	bl	80041f8 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002554:	2300      	movs	r3, #0
 8002556:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002558:	2300      	movs	r3, #0
 800255a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800255c:	463b      	mov	r3, r7
 800255e:	2200      	movs	r2, #0
 8002560:	4619      	mov	r1, r3
 8002562:	4806      	ldr	r0, [pc, #24]	; (800257c <MX_DAC_Init+0x4c>)
 8002564:	f004 fc42 	bl	8006dec <HAL_DAC_ConfigChannel>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800256e:	f001 fe43 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	20000928 	.word	0x20000928
 8002580:	40007400 	.word	0x40007400

08002584 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002588:	4b12      	ldr	r3, [pc, #72]	; (80025d4 <MX_I2C1_Init+0x50>)
 800258a:	4a13      	ldr	r2, [pc, #76]	; (80025d8 <MX_I2C1_Init+0x54>)
 800258c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800258e:	4b11      	ldr	r3, [pc, #68]	; (80025d4 <MX_I2C1_Init+0x50>)
 8002590:	4a12      	ldr	r2, [pc, #72]	; (80025dc <MX_I2C1_Init+0x58>)
 8002592:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002594:	4b0f      	ldr	r3, [pc, #60]	; (80025d4 <MX_I2C1_Init+0x50>)
 8002596:	2200      	movs	r2, #0
 8002598:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800259a:	4b0e      	ldr	r3, [pc, #56]	; (80025d4 <MX_I2C1_Init+0x50>)
 800259c:	2200      	movs	r2, #0
 800259e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025a0:	4b0c      	ldr	r3, [pc, #48]	; (80025d4 <MX_I2C1_Init+0x50>)
 80025a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80025a8:	4b0a      	ldr	r3, [pc, #40]	; (80025d4 <MX_I2C1_Init+0x50>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80025ae:	4b09      	ldr	r3, [pc, #36]	; (80025d4 <MX_I2C1_Init+0x50>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80025b4:	4b07      	ldr	r3, [pc, #28]	; (80025d4 <MX_I2C1_Init+0x50>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80025ba:	4b06      	ldr	r3, [pc, #24]	; (80025d4 <MX_I2C1_Init+0x50>)
 80025bc:	2200      	movs	r2, #0
 80025be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80025c0:	4804      	ldr	r0, [pc, #16]	; (80025d4 <MX_I2C1_Init+0x50>)
 80025c2:	f004 fea5 	bl	8007310 <HAL_I2C_Init>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80025cc:	f001 fe14 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80025d0:	bf00      	nop
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	20000770 	.word	0x20000770
 80025d8:	40005400 	.word	0x40005400
 80025dc:	00061a80 	.word	0x00061a80

080025e0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80025e6:	1d3b      	adds	r3, r7, #4
 80025e8:	2200      	movs	r2, #0
 80025ea:	601a      	str	r2, [r3, #0]
 80025ec:	605a      	str	r2, [r3, #4]
 80025ee:	609a      	str	r2, [r3, #8]
 80025f0:	60da      	str	r2, [r3, #12]
 80025f2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80025f4:	2300      	movs	r3, #0
 80025f6:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80025f8:	4b24      	ldr	r3, [pc, #144]	; (800268c <MX_RTC_Init+0xac>)
 80025fa:	4a25      	ldr	r2, [pc, #148]	; (8002690 <MX_RTC_Init+0xb0>)
 80025fc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80025fe:	4b23      	ldr	r3, [pc, #140]	; (800268c <MX_RTC_Init+0xac>)
 8002600:	2200      	movs	r2, #0
 8002602:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002604:	4b21      	ldr	r3, [pc, #132]	; (800268c <MX_RTC_Init+0xac>)
 8002606:	227f      	movs	r2, #127	; 0x7f
 8002608:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800260a:	4b20      	ldr	r3, [pc, #128]	; (800268c <MX_RTC_Init+0xac>)
 800260c:	22ff      	movs	r2, #255	; 0xff
 800260e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002610:	4b1e      	ldr	r3, [pc, #120]	; (800268c <MX_RTC_Init+0xac>)
 8002612:	2200      	movs	r2, #0
 8002614:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002616:	4b1d      	ldr	r3, [pc, #116]	; (800268c <MX_RTC_Init+0xac>)
 8002618:	2200      	movs	r2, #0
 800261a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800261c:	4b1b      	ldr	r3, [pc, #108]	; (800268c <MX_RTC_Init+0xac>)
 800261e:	2200      	movs	r2, #0
 8002620:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002622:	481a      	ldr	r0, [pc, #104]	; (800268c <MX_RTC_Init+0xac>)
 8002624:	f008 fe90 	bl	800b348 <HAL_RTC_Init>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800262e:	f001 fde3 	bl	80041f8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 8002632:	230c      	movs	r3, #12
 8002634:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 8002636:	233b      	movs	r3, #59	; 0x3b
 8002638:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800263a:	2300      	movs	r3, #0
 800263c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800263e:	2300      	movs	r3, #0
 8002640:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002642:	2300      	movs	r3, #0
 8002644:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002646:	1d3b      	adds	r3, r7, #4
 8002648:	2200      	movs	r2, #0
 800264a:	4619      	mov	r1, r3
 800264c:	480f      	ldr	r0, [pc, #60]	; (800268c <MX_RTC_Init+0xac>)
 800264e:	f008 ff0c 	bl	800b46a <HAL_RTC_SetTime>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d001      	beq.n	800265c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002658:	f001 fdce 	bl	80041f8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800265c:	2301      	movs	r3, #1
 800265e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8002660:	2305      	movs	r3, #5
 8002662:	707b      	strb	r3, [r7, #1]
  sDate.Date = 31;
 8002664:	231f      	movs	r3, #31
 8002666:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8002668:	2300      	movs	r3, #0
 800266a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800266c:	463b      	mov	r3, r7
 800266e:	2200      	movs	r2, #0
 8002670:	4619      	mov	r1, r3
 8002672:	4806      	ldr	r0, [pc, #24]	; (800268c <MX_RTC_Init+0xac>)
 8002674:	f008 ffb6 	bl	800b5e4 <HAL_RTC_SetDate>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800267e:	f001 fdbb 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002682:	bf00      	nop
 8002684:	3718      	adds	r7, #24
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	20000940 	.word	0x20000940
 8002690:	40002800 	.word	0x40002800

08002694 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002698:	4b17      	ldr	r3, [pc, #92]	; (80026f8 <MX_SPI1_Init+0x64>)
 800269a:	4a18      	ldr	r2, [pc, #96]	; (80026fc <MX_SPI1_Init+0x68>)
 800269c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800269e:	4b16      	ldr	r3, [pc, #88]	; (80026f8 <MX_SPI1_Init+0x64>)
 80026a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80026a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80026a6:	4b14      	ldr	r3, [pc, #80]	; (80026f8 <MX_SPI1_Init+0x64>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80026ac:	4b12      	ldr	r3, [pc, #72]	; (80026f8 <MX_SPI1_Init+0x64>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026b2:	4b11      	ldr	r3, [pc, #68]	; (80026f8 <MX_SPI1_Init+0x64>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026b8:	4b0f      	ldr	r3, [pc, #60]	; (80026f8 <MX_SPI1_Init+0x64>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80026be:	4b0e      	ldr	r3, [pc, #56]	; (80026f8 <MX_SPI1_Init+0x64>)
 80026c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80026c6:	4b0c      	ldr	r3, [pc, #48]	; (80026f8 <MX_SPI1_Init+0x64>)
 80026c8:	2210      	movs	r2, #16
 80026ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026cc:	4b0a      	ldr	r3, [pc, #40]	; (80026f8 <MX_SPI1_Init+0x64>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80026d2:	4b09      	ldr	r3, [pc, #36]	; (80026f8 <MX_SPI1_Init+0x64>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026d8:	4b07      	ldr	r3, [pc, #28]	; (80026f8 <MX_SPI1_Init+0x64>)
 80026da:	2200      	movs	r2, #0
 80026dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80026de:	4b06      	ldr	r3, [pc, #24]	; (80026f8 <MX_SPI1_Init+0x64>)
 80026e0:	220a      	movs	r2, #10
 80026e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80026e4:	4804      	ldr	r0, [pc, #16]	; (80026f8 <MX_SPI1_Init+0x64>)
 80026e6:	f009 f896 	bl	800b816 <HAL_SPI_Init>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80026f0:	f001 fd82 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80026f4:	bf00      	nop
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	20000a50 	.word	0x20000a50
 80026fc:	40013000 	.word	0x40013000

08002700 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002704:	4b17      	ldr	r3, [pc, #92]	; (8002764 <MX_SPI2_Init+0x64>)
 8002706:	4a18      	ldr	r2, [pc, #96]	; (8002768 <MX_SPI2_Init+0x68>)
 8002708:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800270a:	4b16      	ldr	r3, [pc, #88]	; (8002764 <MX_SPI2_Init+0x64>)
 800270c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002710:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002712:	4b14      	ldr	r3, [pc, #80]	; (8002764 <MX_SPI2_Init+0x64>)
 8002714:	2200      	movs	r2, #0
 8002716:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002718:	4b12      	ldr	r3, [pc, #72]	; (8002764 <MX_SPI2_Init+0x64>)
 800271a:	2200      	movs	r2, #0
 800271c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800271e:	4b11      	ldr	r3, [pc, #68]	; (8002764 <MX_SPI2_Init+0x64>)
 8002720:	2200      	movs	r2, #0
 8002722:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002724:	4b0f      	ldr	r3, [pc, #60]	; (8002764 <MX_SPI2_Init+0x64>)
 8002726:	2200      	movs	r2, #0
 8002728:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800272a:	4b0e      	ldr	r3, [pc, #56]	; (8002764 <MX_SPI2_Init+0x64>)
 800272c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002730:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002732:	4b0c      	ldr	r3, [pc, #48]	; (8002764 <MX_SPI2_Init+0x64>)
 8002734:	2210      	movs	r2, #16
 8002736:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002738:	4b0a      	ldr	r3, [pc, #40]	; (8002764 <MX_SPI2_Init+0x64>)
 800273a:	2200      	movs	r2, #0
 800273c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800273e:	4b09      	ldr	r3, [pc, #36]	; (8002764 <MX_SPI2_Init+0x64>)
 8002740:	2200      	movs	r2, #0
 8002742:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002744:	4b07      	ldr	r3, [pc, #28]	; (8002764 <MX_SPI2_Init+0x64>)
 8002746:	2200      	movs	r2, #0
 8002748:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800274a:	4b06      	ldr	r3, [pc, #24]	; (8002764 <MX_SPI2_Init+0x64>)
 800274c:	220a      	movs	r2, #10
 800274e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002750:	4804      	ldr	r0, [pc, #16]	; (8002764 <MX_SPI2_Init+0x64>)
 8002752:	f009 f860 	bl	800b816 <HAL_SPI_Init>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d001      	beq.n	8002760 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800275c:	f001 fd4c 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002760:	bf00      	nop
 8002762:	bd80      	pop	{r7, pc}
 8002764:	20000718 	.word	0x20000718
 8002768:	40003800 	.word	0x40003800

0800276c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b096      	sub	sp, #88	; 0x58
 8002770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002772:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002776:	2200      	movs	r2, #0
 8002778:	601a      	str	r2, [r3, #0]
 800277a:	605a      	str	r2, [r3, #4]
 800277c:	609a      	str	r2, [r3, #8]
 800277e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002780:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002784:	2200      	movs	r2, #0
 8002786:	601a      	str	r2, [r3, #0]
 8002788:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800278a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800278e:	2200      	movs	r2, #0
 8002790:	601a      	str	r2, [r3, #0]
 8002792:	605a      	str	r2, [r3, #4]
 8002794:	609a      	str	r2, [r3, #8]
 8002796:	60da      	str	r2, [r3, #12]
 8002798:	611a      	str	r2, [r3, #16]
 800279a:	615a      	str	r2, [r3, #20]
 800279c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800279e:	1d3b      	adds	r3, r7, #4
 80027a0:	2220      	movs	r2, #32
 80027a2:	2100      	movs	r1, #0
 80027a4:	4618      	mov	r0, r3
 80027a6:	f00f fd01 	bl	80121ac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80027aa:	4b3e      	ldr	r3, [pc, #248]	; (80028a4 <MX_TIM1_Init+0x138>)
 80027ac:	4a3e      	ldr	r2, [pc, #248]	; (80028a8 <MX_TIM1_Init+0x13c>)
 80027ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 80027b0:	4b3c      	ldr	r3, [pc, #240]	; (80028a4 <MX_TIM1_Init+0x138>)
 80027b2:	f244 129f 	movw	r2, #16799	; 0x419f
 80027b6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027b8:	4b3a      	ldr	r3, [pc, #232]	; (80028a4 <MX_TIM1_Init+0x138>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 80027be:	4b39      	ldr	r3, [pc, #228]	; (80028a4 <MX_TIM1_Init+0x138>)
 80027c0:	2263      	movs	r2, #99	; 0x63
 80027c2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027c4:	4b37      	ldr	r3, [pc, #220]	; (80028a4 <MX_TIM1_Init+0x138>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80027ca:	4b36      	ldr	r3, [pc, #216]	; (80028a4 <MX_TIM1_Init+0x138>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80027d0:	4b34      	ldr	r3, [pc, #208]	; (80028a4 <MX_TIM1_Init+0x138>)
 80027d2:	2280      	movs	r2, #128	; 0x80
 80027d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80027d6:	4833      	ldr	r0, [pc, #204]	; (80028a4 <MX_TIM1_Init+0x138>)
 80027d8:	f00a fabe 	bl	800cd58 <HAL_TIM_Base_Init>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80027e2:	f001 fd09 	bl	80041f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027ea:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80027ec:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80027f0:	4619      	mov	r1, r3
 80027f2:	482c      	ldr	r0, [pc, #176]	; (80028a4 <MX_TIM1_Init+0x138>)
 80027f4:	f00a feb8 	bl	800d568 <HAL_TIM_ConfigClockSource>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80027fe:	f001 fcfb 	bl	80041f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002802:	4828      	ldr	r0, [pc, #160]	; (80028a4 <MX_TIM1_Init+0x138>)
 8002804:	f00a fc0e 	bl	800d024 <HAL_TIM_PWM_Init>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d001      	beq.n	8002812 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800280e:	f001 fcf3 	bl	80041f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002812:	2300      	movs	r3, #0
 8002814:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002816:	2300      	movs	r3, #0
 8002818:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800281a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800281e:	4619      	mov	r1, r3
 8002820:	4820      	ldr	r0, [pc, #128]	; (80028a4 <MX_TIM1_Init+0x138>)
 8002822:	f00b fa9d 	bl	800dd60 <HAL_TIMEx_MasterConfigSynchronization>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800282c:	f001 fce4 	bl	80041f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002830:	2360      	movs	r3, #96	; 0x60
 8002832:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002834:	2300      	movs	r3, #0
 8002836:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002838:	2300      	movs	r3, #0
 800283a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800283c:	2300      	movs	r3, #0
 800283e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002840:	2300      	movs	r3, #0
 8002842:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002844:	2300      	movs	r3, #0
 8002846:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002848:	2300      	movs	r3, #0
 800284a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800284c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002850:	2200      	movs	r2, #0
 8002852:	4619      	mov	r1, r3
 8002854:	4813      	ldr	r0, [pc, #76]	; (80028a4 <MX_TIM1_Init+0x138>)
 8002856:	f00a fdc1 	bl	800d3dc <HAL_TIM_PWM_ConfigChannel>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002860:	f001 fcca 	bl	80041f8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002864:	2300      	movs	r3, #0
 8002866:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002868:	2300      	movs	r3, #0
 800286a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800286c:	2300      	movs	r3, #0
 800286e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002870:	2300      	movs	r3, #0
 8002872:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002874:	2300      	movs	r3, #0
 8002876:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002878:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800287c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800287e:	2300      	movs	r3, #0
 8002880:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002882:	1d3b      	adds	r3, r7, #4
 8002884:	4619      	mov	r1, r3
 8002886:	4807      	ldr	r0, [pc, #28]	; (80028a4 <MX_TIM1_Init+0x138>)
 8002888:	f00b fae6 	bl	800de58 <HAL_TIMEx_ConfigBreakDeadTime>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8002892:	f001 fcb1 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002896:	4803      	ldr	r0, [pc, #12]	; (80028a4 <MX_TIM1_Init+0x138>)
 8002898:	f002 f9ec 	bl	8004c74 <HAL_TIM_MspPostInit>

}
 800289c:	bf00      	nop
 800289e:	3758      	adds	r7, #88	; 0x58
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20000994 	.word	0x20000994
 80028a8:	40010000 	.word	0x40010000

080028ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b086      	sub	sp, #24
 80028b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028b2:	f107 0308 	add.w	r3, r7, #8
 80028b6:	2200      	movs	r2, #0
 80028b8:	601a      	str	r2, [r3, #0]
 80028ba:	605a      	str	r2, [r3, #4]
 80028bc:	609a      	str	r2, [r3, #8]
 80028be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028c0:	463b      	mov	r3, r7
 80028c2:	2200      	movs	r2, #0
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028c8:	4b1d      	ldr	r3, [pc, #116]	; (8002940 <MX_TIM2_Init+0x94>)
 80028ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80028ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80028d0:	4b1b      	ldr	r3, [pc, #108]	; (8002940 <MX_TIM2_Init+0x94>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028d6:	4b1a      	ldr	r3, [pc, #104]	; (8002940 <MX_TIM2_Init+0x94>)
 80028d8:	2200      	movs	r2, #0
 80028da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10500-1;
 80028dc:	4b18      	ldr	r3, [pc, #96]	; (8002940 <MX_TIM2_Init+0x94>)
 80028de:	f642 1203 	movw	r2, #10499	; 0x2903
 80028e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028e4:	4b16      	ldr	r3, [pc, #88]	; (8002940 <MX_TIM2_Init+0x94>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028ea:	4b15      	ldr	r3, [pc, #84]	; (8002940 <MX_TIM2_Init+0x94>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80028f0:	4813      	ldr	r0, [pc, #76]	; (8002940 <MX_TIM2_Init+0x94>)
 80028f2:	f00a fa31 	bl	800cd58 <HAL_TIM_Base_Init>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80028fc:	f001 fc7c 	bl	80041f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002900:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002904:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002906:	f107 0308 	add.w	r3, r7, #8
 800290a:	4619      	mov	r1, r3
 800290c:	480c      	ldr	r0, [pc, #48]	; (8002940 <MX_TIM2_Init+0x94>)
 800290e:	f00a fe2b 	bl	800d568 <HAL_TIM_ConfigClockSource>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d001      	beq.n	800291c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002918:	f001 fc6e 	bl	80041f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800291c:	2320      	movs	r3, #32
 800291e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002920:	2300      	movs	r3, #0
 8002922:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002924:	463b      	mov	r3, r7
 8002926:	4619      	mov	r1, r3
 8002928:	4805      	ldr	r0, [pc, #20]	; (8002940 <MX_TIM2_Init+0x94>)
 800292a:	f00b fa19 	bl	800dd60 <HAL_TIMEx_MasterConfigSynchronization>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d001      	beq.n	8002938 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002934:	f001 fc60 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002938:	bf00      	nop
 800293a:	3718      	adds	r7, #24
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	20000aa8 	.word	0x20000aa8

08002944 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b08e      	sub	sp, #56	; 0x38
 8002948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800294a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800294e:	2200      	movs	r2, #0
 8002950:	601a      	str	r2, [r3, #0]
 8002952:	605a      	str	r2, [r3, #4]
 8002954:	609a      	str	r2, [r3, #8]
 8002956:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002958:	f107 0320 	add.w	r3, r7, #32
 800295c:	2200      	movs	r2, #0
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002962:	1d3b      	adds	r3, r7, #4
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
 8002968:	605a      	str	r2, [r3, #4]
 800296a:	609a      	str	r2, [r3, #8]
 800296c:	60da      	str	r2, [r3, #12]
 800296e:	611a      	str	r2, [r3, #16]
 8002970:	615a      	str	r2, [r3, #20]
 8002972:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002974:	4b32      	ldr	r3, [pc, #200]	; (8002a40 <MX_TIM3_Init+0xfc>)
 8002976:	4a33      	ldr	r2, [pc, #204]	; (8002a44 <MX_TIM3_Init+0x100>)
 8002978:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 800297a:	4b31      	ldr	r3, [pc, #196]	; (8002a40 <MX_TIM3_Init+0xfc>)
 800297c:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002980:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002982:	4b2f      	ldr	r3, [pc, #188]	; (8002a40 <MX_TIM3_Init+0xfc>)
 8002984:	2200      	movs	r2, #0
 8002986:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8002988:	4b2d      	ldr	r3, [pc, #180]	; (8002a40 <MX_TIM3_Init+0xfc>)
 800298a:	2263      	movs	r2, #99	; 0x63
 800298c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800298e:	4b2c      	ldr	r3, [pc, #176]	; (8002a40 <MX_TIM3_Init+0xfc>)
 8002990:	2200      	movs	r2, #0
 8002992:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002994:	4b2a      	ldr	r3, [pc, #168]	; (8002a40 <MX_TIM3_Init+0xfc>)
 8002996:	2280      	movs	r2, #128	; 0x80
 8002998:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800299a:	4829      	ldr	r0, [pc, #164]	; (8002a40 <MX_TIM3_Init+0xfc>)
 800299c:	f00a f9dc 	bl	800cd58 <HAL_TIM_Base_Init>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80029a6:	f001 fc27 	bl	80041f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029ae:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80029b0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80029b4:	4619      	mov	r1, r3
 80029b6:	4822      	ldr	r0, [pc, #136]	; (8002a40 <MX_TIM3_Init+0xfc>)
 80029b8:	f00a fdd6 	bl	800d568 <HAL_TIM_ConfigClockSource>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80029c2:	f001 fc19 	bl	80041f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80029c6:	481e      	ldr	r0, [pc, #120]	; (8002a40 <MX_TIM3_Init+0xfc>)
 80029c8:	f00a fb2c 	bl	800d024 <HAL_TIM_PWM_Init>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80029d2:	f001 fc11 	bl	80041f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029d6:	2300      	movs	r3, #0
 80029d8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029da:	2300      	movs	r3, #0
 80029dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029de:	f107 0320 	add.w	r3, r7, #32
 80029e2:	4619      	mov	r1, r3
 80029e4:	4816      	ldr	r0, [pc, #88]	; (8002a40 <MX_TIM3_Init+0xfc>)
 80029e6:	f00b f9bb 	bl	800dd60 <HAL_TIMEx_MasterConfigSynchronization>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80029f0:	f001 fc02 	bl	80041f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029f4:	2360      	movs	r3, #96	; 0x60
 80029f6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80029f8:	2300      	movs	r3, #0
 80029fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029fc:	2300      	movs	r3, #0
 80029fe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002a04:	1d3b      	adds	r3, r7, #4
 8002a06:	2208      	movs	r2, #8
 8002a08:	4619      	mov	r1, r3
 8002a0a:	480d      	ldr	r0, [pc, #52]	; (8002a40 <MX_TIM3_Init+0xfc>)
 8002a0c:	f00a fce6 	bl	800d3dc <HAL_TIM_PWM_ConfigChannel>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002a16:	f001 fbef 	bl	80041f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002a1a:	1d3b      	adds	r3, r7, #4
 8002a1c:	220c      	movs	r2, #12
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4807      	ldr	r0, [pc, #28]	; (8002a40 <MX_TIM3_Init+0xfc>)
 8002a22:	f00a fcdb 	bl	800d3dc <HAL_TIM_PWM_ConfigChannel>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002a2c:	f001 fbe4 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002a30:	4803      	ldr	r0, [pc, #12]	; (8002a40 <MX_TIM3_Init+0xfc>)
 8002a32:	f002 f91f 	bl	8004c74 <HAL_TIM_MspPostInit>

}
 8002a36:	bf00      	nop
 8002a38:	3738      	adds	r7, #56	; 0x38
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	2000081c 	.word	0x2000081c
 8002a44:	40000400 	.word	0x40000400

08002a48 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b08e      	sub	sp, #56	; 0x38
 8002a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a4e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	605a      	str	r2, [r3, #4]
 8002a58:	609a      	str	r2, [r3, #8]
 8002a5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a5c:	f107 0320 	add.w	r3, r7, #32
 8002a60:	2200      	movs	r2, #0
 8002a62:	601a      	str	r2, [r3, #0]
 8002a64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a66:	1d3b      	adds	r3, r7, #4
 8002a68:	2200      	movs	r2, #0
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	605a      	str	r2, [r3, #4]
 8002a6e:	609a      	str	r2, [r3, #8]
 8002a70:	60da      	str	r2, [r3, #12]
 8002a72:	611a      	str	r2, [r3, #16]
 8002a74:	615a      	str	r2, [r3, #20]
 8002a76:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002a78:	4b2b      	ldr	r3, [pc, #172]	; (8002b28 <MX_TIM5_Init+0xe0>)
 8002a7a:	4a2c      	ldr	r2, [pc, #176]	; (8002b2c <MX_TIM5_Init+0xe4>)
 8002a7c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002a7e:	4b2a      	ldr	r3, [pc, #168]	; (8002b28 <MX_TIM5_Init+0xe0>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a84:	4b28      	ldr	r3, [pc, #160]	; (8002b28 <MX_TIM5_Init+0xe0>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = (2625)-1;
 8002a8a:	4b27      	ldr	r3, [pc, #156]	; (8002b28 <MX_TIM5_Init+0xe0>)
 8002a8c:	f44f 6224 	mov.w	r2, #2624	; 0xa40
 8002a90:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a92:	4b25      	ldr	r3, [pc, #148]	; (8002b28 <MX_TIM5_Init+0xe0>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a98:	4b23      	ldr	r3, [pc, #140]	; (8002b28 <MX_TIM5_Init+0xe0>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002a9e:	4822      	ldr	r0, [pc, #136]	; (8002b28 <MX_TIM5_Init+0xe0>)
 8002aa0:	f00a f95a 	bl	800cd58 <HAL_TIM_Base_Init>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8002aaa:	f001 fba5 	bl	80041f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002aae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ab2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002ab4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ab8:	4619      	mov	r1, r3
 8002aba:	481b      	ldr	r0, [pc, #108]	; (8002b28 <MX_TIM5_Init+0xe0>)
 8002abc:	f00a fd54 	bl	800d568 <HAL_TIM_ConfigClockSource>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d001      	beq.n	8002aca <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8002ac6:	f001 fb97 	bl	80041f8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8002aca:	4817      	ldr	r0, [pc, #92]	; (8002b28 <MX_TIM5_Init+0xe0>)
 8002acc:	f00a f9e2 	bl	800ce94 <HAL_TIM_OC_Init>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d001      	beq.n	8002ada <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8002ad6:	f001 fb8f 	bl	80041f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002ada:	2340      	movs	r3, #64	; 0x40
 8002adc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002ae2:	f107 0320 	add.w	r3, r7, #32
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	480f      	ldr	r0, [pc, #60]	; (8002b28 <MX_TIM5_Init+0xe0>)
 8002aea:	f00b f939 	bl	800dd60 <HAL_TIMEx_MasterConfigSynchronization>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002af4:	f001 fb80 	bl	80041f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002af8:	2330      	movs	r3, #48	; 0x30
 8002afa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2625-1;
 8002afc:	f44f 6324 	mov.w	r3, #2624	; 0xa40
 8002b00:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b02:	2300      	movs	r3, #0
 8002b04:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b06:	2300      	movs	r3, #0
 8002b08:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b0a:	1d3b      	adds	r3, r7, #4
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	4619      	mov	r1, r3
 8002b10:	4805      	ldr	r0, [pc, #20]	; (8002b28 <MX_TIM5_Init+0xe0>)
 8002b12:	f00a fc03 	bl	800d31c <HAL_TIM_OC_ConfigChannel>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d001      	beq.n	8002b20 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8002b1c:	f001 fb6c 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002b20:	bf00      	nop
 8002b22:	3738      	adds	r7, #56	; 0x38
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	200007dc 	.word	0x200007dc
 8002b2c:	40000c00 	.word	0x40000c00

08002b30 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b36:	463b      	mov	r3, r7
 8002b38:	2200      	movs	r2, #0
 8002b3a:	601a      	str	r2, [r3, #0]
 8002b3c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002b3e:	4b15      	ldr	r3, [pc, #84]	; (8002b94 <MX_TIM7_Init+0x64>)
 8002b40:	4a15      	ldr	r2, [pc, #84]	; (8002b98 <MX_TIM7_Init+0x68>)
 8002b42:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8002b44:	4b13      	ldr	r3, [pc, #76]	; (8002b94 <MX_TIM7_Init+0x64>)
 8002b46:	2253      	movs	r2, #83	; 0x53
 8002b48:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b4a:	4b12      	ldr	r3, [pc, #72]	; (8002b94 <MX_TIM7_Init+0x64>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8002b50:	4b10      	ldr	r3, [pc, #64]	; (8002b94 <MX_TIM7_Init+0x64>)
 8002b52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b56:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b58:	4b0e      	ldr	r3, [pc, #56]	; (8002b94 <MX_TIM7_Init+0x64>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002b5e:	480d      	ldr	r0, [pc, #52]	; (8002b94 <MX_TIM7_Init+0x64>)
 8002b60:	f00a f8fa 	bl	800cd58 <HAL_TIM_Base_Init>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002b6a:	f001 fb45 	bl	80041f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b72:	2300      	movs	r3, #0
 8002b74:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002b76:	463b      	mov	r3, r7
 8002b78:	4619      	mov	r1, r3
 8002b7a:	4806      	ldr	r0, [pc, #24]	; (8002b94 <MX_TIM7_Init+0x64>)
 8002b7c:	f00b f8f0 	bl	800dd60 <HAL_TIMEx_MasterConfigSynchronization>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d001      	beq.n	8002b8a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002b86:	f001 fb37 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002b8a:	bf00      	nop
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	20000af0 	.word	0x20000af0
 8002b98:	40001400 	.word	0x40001400

08002b9c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ba2:	463b      	mov	r3, r7
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	605a      	str	r2, [r3, #4]
 8002baa:	609a      	str	r2, [r3, #8]
 8002bac:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002bae:	4b16      	ldr	r3, [pc, #88]	; (8002c08 <MX_TIM9_Init+0x6c>)
 8002bb0:	4a16      	ldr	r2, [pc, #88]	; (8002c0c <MX_TIM9_Init+0x70>)
 8002bb2:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4000-1;
 8002bb4:	4b14      	ldr	r3, [pc, #80]	; (8002c08 <MX_TIM9_Init+0x6c>)
 8002bb6:	f640 729f 	movw	r2, #3999	; 0xf9f
 8002bba:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bbc:	4b12      	ldr	r3, [pc, #72]	; (8002c08 <MX_TIM9_Init+0x6c>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 42000-1;
 8002bc2:	4b11      	ldr	r3, [pc, #68]	; (8002c08 <MX_TIM9_Init+0x6c>)
 8002bc4:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002bc8:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bca:	4b0f      	ldr	r3, [pc, #60]	; (8002c08 <MX_TIM9_Init+0x6c>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bd0:	4b0d      	ldr	r3, [pc, #52]	; (8002c08 <MX_TIM9_Init+0x6c>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002bd6:	480c      	ldr	r0, [pc, #48]	; (8002c08 <MX_TIM9_Init+0x6c>)
 8002bd8:	f00a f8be 	bl	800cd58 <HAL_TIM_Base_Init>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8002be2:	f001 fb09 	bl	80041f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002be6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bea:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002bec:	463b      	mov	r3, r7
 8002bee:	4619      	mov	r1, r3
 8002bf0:	4805      	ldr	r0, [pc, #20]	; (8002c08 <MX_TIM9_Init+0x6c>)
 8002bf2:	f00a fcb9 	bl	800d568 <HAL_TIM_ConfigClockSource>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8002bfc:	f001 fafc 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002c00:	bf00      	nop
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	200009d4 	.word	0x200009d4
 8002c0c:	40014000 	.word	0x40014000

08002c10 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002c14:	4b0e      	ldr	r3, [pc, #56]	; (8002c50 <MX_TIM11_Init+0x40>)
 8002c16:	4a0f      	ldr	r2, [pc, #60]	; (8002c54 <MX_TIM11_Init+0x44>)
 8002c18:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 48000-1;
 8002c1a:	4b0d      	ldr	r3, [pc, #52]	; (8002c50 <MX_TIM11_Init+0x40>)
 8002c1c:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8002c20:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c22:	4b0b      	ldr	r3, [pc, #44]	; (8002c50 <MX_TIM11_Init+0x40>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 175-1;
 8002c28:	4b09      	ldr	r3, [pc, #36]	; (8002c50 <MX_TIM11_Init+0x40>)
 8002c2a:	22ae      	movs	r2, #174	; 0xae
 8002c2c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c2e:	4b08      	ldr	r3, [pc, #32]	; (8002c50 <MX_TIM11_Init+0x40>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c34:	4b06      	ldr	r3, [pc, #24]	; (8002c50 <MX_TIM11_Init+0x40>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002c3a:	4805      	ldr	r0, [pc, #20]	; (8002c50 <MX_TIM11_Init+0x40>)
 8002c3c:	f00a f88c 	bl	800cd58 <HAL_TIM_Base_Init>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8002c46:	f001 fad7 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002c4a:	bf00      	nop
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	200008e8 	.word	0x200008e8
 8002c54:	40014800 	.word	0x40014800

08002c58 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002c5c:	4b11      	ldr	r3, [pc, #68]	; (8002ca4 <MX_UART5_Init+0x4c>)
 8002c5e:	4a12      	ldr	r2, [pc, #72]	; (8002ca8 <MX_UART5_Init+0x50>)
 8002c60:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002c62:	4b10      	ldr	r3, [pc, #64]	; (8002ca4 <MX_UART5_Init+0x4c>)
 8002c64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c68:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002c6a:	4b0e      	ldr	r3, [pc, #56]	; (8002ca4 <MX_UART5_Init+0x4c>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002c70:	4b0c      	ldr	r3, [pc, #48]	; (8002ca4 <MX_UART5_Init+0x4c>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002c76:	4b0b      	ldr	r3, [pc, #44]	; (8002ca4 <MX_UART5_Init+0x4c>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002c7c:	4b09      	ldr	r3, [pc, #36]	; (8002ca4 <MX_UART5_Init+0x4c>)
 8002c7e:	220c      	movs	r2, #12
 8002c80:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c82:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <MX_UART5_Init+0x4c>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c88:	4b06      	ldr	r3, [pc, #24]	; (8002ca4 <MX_UART5_Init+0x4c>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002c8e:	4805      	ldr	r0, [pc, #20]	; (8002ca4 <MX_UART5_Init+0x4c>)
 8002c90:	f00b f948 	bl	800df24 <HAL_UART_Init>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8002c9a:	f001 faad 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	2000085c 	.word	0x2000085c
 8002ca8:	40005000 	.word	0x40005000

08002cac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b08a      	sub	sp, #40	; 0x28
 8002cb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb2:	f107 0314 	add.w	r3, r7, #20
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	601a      	str	r2, [r3, #0]
 8002cba:	605a      	str	r2, [r3, #4]
 8002cbc:	609a      	str	r2, [r3, #8]
 8002cbe:	60da      	str	r2, [r3, #12]
 8002cc0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	613b      	str	r3, [r7, #16]
 8002cc6:	4b6c      	ldr	r3, [pc, #432]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cca:	4a6b      	ldr	r2, [pc, #428]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002ccc:	f043 0304 	orr.w	r3, r3, #4
 8002cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8002cd2:	4b69      	ldr	r3, [pc, #420]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd6:	f003 0304 	and.w	r3, r3, #4
 8002cda:	613b      	str	r3, [r7, #16]
 8002cdc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002cde:	2300      	movs	r3, #0
 8002ce0:	60fb      	str	r3, [r7, #12]
 8002ce2:	4b65      	ldr	r3, [pc, #404]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce6:	4a64      	ldr	r2, [pc, #400]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002ce8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cec:	6313      	str	r3, [r2, #48]	; 0x30
 8002cee:	4b62      	ldr	r3, [pc, #392]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cf6:	60fb      	str	r3, [r7, #12]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	60bb      	str	r3, [r7, #8]
 8002cfe:	4b5e      	ldr	r3, [pc, #376]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d02:	4a5d      	ldr	r2, [pc, #372]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002d04:	f043 0301 	orr.w	r3, r3, #1
 8002d08:	6313      	str	r3, [r2, #48]	; 0x30
 8002d0a:	4b5b      	ldr	r3, [pc, #364]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	60bb      	str	r3, [r7, #8]
 8002d14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d16:	2300      	movs	r3, #0
 8002d18:	607b      	str	r3, [r7, #4]
 8002d1a:	4b57      	ldr	r3, [pc, #348]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1e:	4a56      	ldr	r2, [pc, #344]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002d20:	f043 0302 	orr.w	r3, r3, #2
 8002d24:	6313      	str	r3, [r2, #48]	; 0x30
 8002d26:	4b54      	ldr	r3, [pc, #336]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	607b      	str	r3, [r7, #4]
 8002d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	603b      	str	r3, [r7, #0]
 8002d36:	4b50      	ldr	r3, [pc, #320]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3a:	4a4f      	ldr	r2, [pc, #316]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002d3c:	f043 0308 	orr.w	r3, r3, #8
 8002d40:	6313      	str	r3, [r2, #48]	; 0x30
 8002d42:	4b4d      	ldr	r3, [pc, #308]	; (8002e78 <MX_GPIO_Init+0x1cc>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	f003 0308 	and.w	r3, r3, #8
 8002d4a:	603b      	str	r3, [r7, #0]
 8002d4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin, GPIO_PIN_RESET);
 8002d4e:	2200      	movs	r2, #0
 8002d50:	2127      	movs	r1, #39	; 0x27
 8002d52:	484a      	ldr	r0, [pc, #296]	; (8002e7c <MX_GPIO_Init+0x1d0>)
 8002d54:	f004 faaa 	bl	80072ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA_LNA_HGM_Pin|ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002d58:	2200      	movs	r2, #0
 8002d5a:	2106      	movs	r1, #6
 8002d5c:	4848      	ldr	r0, [pc, #288]	; (8002e80 <MX_GPIO_Init+0x1d4>)
 8002d5e:	f004 faa5 	bl	80072ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADF7242_GP1_Pin|ADF7242_GP0_Pin, GPIO_PIN_RESET);
 8002d62:	2200      	movs	r2, #0
 8002d64:	f640 0101 	movw	r1, #2049	; 0x801
 8002d68:	4846      	ldr	r0, [pc, #280]	; (8002e84 <MX_GPIO_Init+0x1d8>)
 8002d6a:	f004 fa9f 	bl	80072ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLASS_D_SHDN_Pin MIC_SHDN_Pin DPOT_CS_Pin ADF7242_GP3_Pin */
  GPIO_InitStruct.Pin = CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin;
 8002d6e:	2327      	movs	r3, #39	; 0x27
 8002d70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d72:	2301      	movs	r3, #1
 8002d74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d76:	2300      	movs	r3, #0
 8002d78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d7e:	f107 0314 	add.w	r3, r7, #20
 8002d82:	4619      	mov	r1, r3
 8002d84:	483d      	ldr	r0, [pc, #244]	; (8002e7c <MX_GPIO_Init+0x1d0>)
 8002d86:	f004 f8dd 	bl	8006f44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA_LNA_HGM_Pin ADF7242_CS_Pin */
  GPIO_InitStruct.Pin = PA_LNA_HGM_Pin|ADF7242_CS_Pin;
 8002d8a:	2306      	movs	r3, #6
 8002d8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d92:	2300      	movs	r3, #0
 8002d94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d96:	2300      	movs	r3, #0
 8002d98:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d9a:	f107 0314 	add.w	r3, r7, #20
 8002d9e:	4619      	mov	r1, r3
 8002da0:	4837      	ldr	r0, [pc, #220]	; (8002e80 <MX_GPIO_Init+0x1d4>)
 8002da2:	f004 f8cf 	bl	8006f44 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ1_Pin BTN_TALK_Pin BTN_PWR_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ1_Pin|BTN_TALK_Pin|BTN_PWR_Pin;
 8002da6:	23d0      	movs	r3, #208	; 0xd0
 8002da8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002daa:	4b37      	ldr	r3, [pc, #220]	; (8002e88 <MX_GPIO_Init+0x1dc>)
 8002dac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dae:	2300      	movs	r3, #0
 8002db0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002db2:	f107 0314 	add.w	r3, r7, #20
 8002db6:	4619      	mov	r1, r3
 8002db8:	4830      	ldr	r0, [pc, #192]	; (8002e7c <MX_GPIO_Init+0x1d0>)
 8002dba:	f004 f8c3 	bl	8006f44 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_GP1_Pin ADF7242_GP0_Pin */
  GPIO_InitStruct.Pin = ADF7242_GP1_Pin|ADF7242_GP0_Pin;
 8002dbe:	f640 0301 	movw	r3, #2049	; 0x801
 8002dc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dd0:	f107 0314 	add.w	r3, r7, #20
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	482b      	ldr	r0, [pc, #172]	; (8002e84 <MX_GPIO_Init+0x1d8>)
 8002dd8:	f004 f8b4 	bl	8006f44 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ2_Pin BTN_UP_Pin BTN_RIGHT_Pin BTN_LEFT_Pin
                           BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ2_Pin|BTN_UP_Pin|BTN_RIGHT_Pin|BTN_LEFT_Pin
 8002ddc:	f24f 0302 	movw	r3, #61442	; 0xf002
 8002de0:	617b      	str	r3, [r7, #20]
                          |BTN_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002de2:	4b29      	ldr	r3, [pc, #164]	; (8002e88 <MX_GPIO_Init+0x1dc>)
 8002de4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de6:	2300      	movs	r3, #0
 8002de8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dea:	f107 0314 	add.w	r3, r7, #20
 8002dee:	4619      	mov	r1, r3
 8002df0:	4824      	ldr	r0, [pc, #144]	; (8002e84 <MX_GPIO_Init+0x1d8>)
 8002df2:	f004 f8a7 	bl	8006f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002df6:	2304      	movs	r3, #4
 8002df8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e02:	2300      	movs	r3, #0
 8002e04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 8002e06:	230f      	movs	r3, #15
 8002e08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002e0a:	f107 0314 	add.w	r3, r7, #20
 8002e0e:	4619      	mov	r1, r3
 8002e10:	481c      	ldr	r0, [pc, #112]	; (8002e84 <MX_GPIO_Init+0x1d8>)
 8002e12:	f004 f897 	bl	8006f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : LBO_Pin */
  GPIO_InitStruct.Pin = LBO_Pin;
 8002e16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002e1c:	4b1b      	ldr	r3, [pc, #108]	; (8002e8c <MX_GPIO_Init+0x1e0>)
 8002e1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e20:	2301      	movs	r3, #1
 8002e22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LBO_GPIO_Port, &GPIO_InitStruct);
 8002e24:	f107 0314 	add.w	r3, r7, #20
 8002e28:	4619      	mov	r1, r3
 8002e2a:	4815      	ldr	r0, [pc, #84]	; (8002e80 <MX_GPIO_Init+0x1d4>)
 8002e2c:	f004 f88a 	bl	8006f44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 8002e30:	2200      	movs	r2, #0
 8002e32:	210f      	movs	r1, #15
 8002e34:	2007      	movs	r0, #7
 8002e36:	f003 f80e 	bl	8005e56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002e3a:	2007      	movs	r0, #7
 8002e3c:	f003 f827 	bl	8005e8e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 8002e40:	2200      	movs	r2, #0
 8002e42:	210f      	movs	r1, #15
 8002e44:	200a      	movs	r0, #10
 8002e46:	f003 f806 	bl	8005e56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002e4a:	200a      	movs	r0, #10
 8002e4c:	f003 f81f 	bl	8005e8e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8002e50:	2200      	movs	r2, #0
 8002e52:	2101      	movs	r1, #1
 8002e54:	2017      	movs	r0, #23
 8002e56:	f002 fffe 	bl	8005e56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002e5a:	2017      	movs	r0, #23
 8002e5c:	f003 f817 	bl	8005e8e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8002e60:	2200      	movs	r2, #0
 8002e62:	2101      	movs	r1, #1
 8002e64:	2028      	movs	r0, #40	; 0x28
 8002e66:	f002 fff6 	bl	8005e56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002e6a:	2028      	movs	r0, #40	; 0x28
 8002e6c:	f003 f80f 	bl	8005e8e <HAL_NVIC_EnableIRQ>

}
 8002e70:	bf00      	nop
 8002e72:	3728      	adds	r7, #40	; 0x28
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	40023800 	.word	0x40023800
 8002e7c:	40020800 	.word	0x40020800
 8002e80:	40020000 	.word	0x40020000
 8002e84:	40020400 	.word	0x40020400
 8002e88:	10110000 	.word	0x10110000
 8002e8c:	10310000 	.word	0x10310000

08002e90 <delay_us>:

/* USER CODE BEGIN 4 */

void delay_us (uint16_t us){
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim7,0);  // set the counter value a 0
 8002e9a:	4b09      	ldr	r3, [pc, #36]	; (8002ec0 <delay_us+0x30>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);  // wait for the counter to reach the us input in the parameter
 8002ea2:	bf00      	nop
 8002ea4:	4b06      	ldr	r3, [pc, #24]	; (8002ec0 <delay_us+0x30>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002eaa:	88fb      	ldrh	r3, [r7, #6]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d3f9      	bcc.n	8002ea4 <delay_us+0x14>
}
 8002eb0:	bf00      	nop
 8002eb2:	bf00      	nop
 8002eb4:	370c      	adds	r7, #12
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	20000af0 	.word	0x20000af0

08002ec4 <HAL_GPIO_EXTI_Callback>:


/* Callback external interrupts */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	4603      	mov	r3, r0
 8002ecc:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin){
 8002ece:	88fb      	ldrh	r3, [r7, #6]
 8002ed0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ed4:	d070      	beq.n	8002fb8 <HAL_GPIO_EXTI_Callback+0xf4>
 8002ed6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002eda:	f300 8092 	bgt.w	8003002 <HAL_GPIO_EXTI_Callback+0x13e>
 8002ede:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ee2:	d053      	beq.n	8002f8c <HAL_GPIO_EXTI_Callback+0xc8>
 8002ee4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ee8:	f300 808b 	bgt.w	8003002 <HAL_GPIO_EXTI_Callback+0x13e>
 8002eec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ef0:	d057      	beq.n	8002fa2 <HAL_GPIO_EXTI_Callback+0xde>
 8002ef2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ef6:	f300 8084 	bgt.w	8003002 <HAL_GPIO_EXTI_Callback+0x13e>
 8002efa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002efe:	d03a      	beq.n	8002f76 <HAL_GPIO_EXTI_Callback+0xb2>
 8002f00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f04:	dc7d      	bgt.n	8003002 <HAL_GPIO_EXTI_Callback+0x13e>
 8002f06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f0a:	d06b      	beq.n	8002fe4 <HAL_GPIO_EXTI_Callback+0x120>
 8002f0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f10:	dc77      	bgt.n	8003002 <HAL_GPIO_EXTI_Callback+0x13e>
 8002f12:	2b80      	cmp	r3, #128	; 0x80
 8002f14:	d05b      	beq.n	8002fce <HAL_GPIO_EXTI_Callback+0x10a>
 8002f16:	2b80      	cmp	r3, #128	; 0x80
 8002f18:	dc73      	bgt.n	8003002 <HAL_GPIO_EXTI_Callback+0x13e>
 8002f1a:	2b40      	cmp	r3, #64	; 0x40
 8002f1c:	d020      	beq.n	8002f60 <HAL_GPIO_EXTI_Callback+0x9c>
 8002f1e:	2b40      	cmp	r3, #64	; 0x40
 8002f20:	dc6f      	bgt.n	8003002 <HAL_GPIO_EXTI_Callback+0x13e>
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d00d      	beq.n	8002f42 <HAL_GPIO_EXTI_Callback+0x7e>
 8002f26:	2b10      	cmp	r3, #16
 8002f28:	d16b      	bne.n	8003002 <HAL_GPIO_EXTI_Callback+0x13e>
		case ADF7242_IRQ1_Pin:
			INT_PACKET_SENT = 1;
 8002f2a:	4b38      	ldr	r3, [pc, #224]	; (800300c <HAL_GPIO_EXTI_Callback+0x148>)
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	701a      	strb	r2, [r3, #0]
			packets_sent++;
 8002f30:	4b37      	ldr	r3, [pc, #220]	; (8003010 <HAL_GPIO_EXTI_Callback+0x14c>)
 8002f32:	881b      	ldrh	r3, [r3, #0]
 8002f34:	3301      	adds	r3, #1
 8002f36:	b29a      	uxth	r2, r3
 8002f38:	4b35      	ldr	r3, [pc, #212]	; (8003010 <HAL_GPIO_EXTI_Callback+0x14c>)
 8002f3a:	801a      	strh	r2, [r3, #0]
			ADF_clear_Tx_flag();
 8002f3c:	f7fe f947 	bl	80011ce <ADF_clear_Tx_flag>
			break;
 8002f40:	e05f      	b.n	8003002 <HAL_GPIO_EXTI_Callback+0x13e>

		case ADF7242_IRQ2_Pin:
			INT_PACKET_RECEIVED = 1;
 8002f42:	4b34      	ldr	r3, [pc, #208]	; (8003014 <HAL_GPIO_EXTI_Callback+0x150>)
 8002f44:	2201      	movs	r2, #1
 8002f46:	701a      	strb	r2, [r3, #0]
			packets_received++;
 8002f48:	4b33      	ldr	r3, [pc, #204]	; (8003018 <HAL_GPIO_EXTI_Callback+0x154>)
 8002f4a:	881b      	ldrh	r3, [r3, #0]
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	4b31      	ldr	r3, [pc, #196]	; (8003018 <HAL_GPIO_EXTI_Callback+0x154>)
 8002f52:	801a      	strh	r2, [r3, #0]
			delay_us(10);//6
 8002f54:	200a      	movs	r0, #10
 8002f56:	f7ff ff9b 	bl	8002e90 <delay_us>
			ADF_clear_Rx_flag();
 8002f5a:	f7fe f92f 	bl	80011bc <ADF_clear_Rx_flag>
			break;
 8002f5e:	e050      	b.n	8003002 <HAL_GPIO_EXTI_Callback+0x13e>

		case BTN_TALK_Pin:
			if(TALK_state){
 8002f60:	4b2e      	ldr	r3, [pc, #184]	; (800301c <HAL_GPIO_EXTI_Callback+0x158>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d041      	beq.n	8002fec <HAL_GPIO_EXTI_Callback+0x128>
				TALK_state = 0;
 8002f68:	4b2c      	ldr	r3, [pc, #176]	; (800301c <HAL_GPIO_EXTI_Callback+0x158>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002f6e:	482c      	ldr	r0, [pc, #176]	; (8003020 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002f70:	f009 ff41 	bl	800cdf6 <HAL_TIM_Base_Start_IT>
			}
			break;
 8002f74:	e03a      	b.n	8002fec <HAL_GPIO_EXTI_Callback+0x128>

		case BTN_UP_Pin:
			if(UP_state){
 8002f76:	4b2b      	ldr	r3, [pc, #172]	; (8003024 <HAL_GPIO_EXTI_Callback+0x160>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d038      	beq.n	8002ff0 <HAL_GPIO_EXTI_Callback+0x12c>
				UP_state = 0;
 8002f7e:	4b29      	ldr	r3, [pc, #164]	; (8003024 <HAL_GPIO_EXTI_Callback+0x160>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002f84:	4826      	ldr	r0, [pc, #152]	; (8003020 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002f86:	f009 ff36 	bl	800cdf6 <HAL_TIM_Base_Start_IT>
			}
			break;
 8002f8a:	e031      	b.n	8002ff0 <HAL_GPIO_EXTI_Callback+0x12c>


		case BTN_LEFT_Pin:
			if(LEFT_state){
 8002f8c:	4b26      	ldr	r3, [pc, #152]	; (8003028 <HAL_GPIO_EXTI_Callback+0x164>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d02f      	beq.n	8002ff4 <HAL_GPIO_EXTI_Callback+0x130>
				LEFT_state = 0;
 8002f94:	4b24      	ldr	r3, [pc, #144]	; (8003028 <HAL_GPIO_EXTI_Callback+0x164>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002f9a:	4821      	ldr	r0, [pc, #132]	; (8003020 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002f9c:	f009 ff2b 	bl	800cdf6 <HAL_TIM_Base_Start_IT>
			}
			break;
 8002fa0:	e028      	b.n	8002ff4 <HAL_GPIO_EXTI_Callback+0x130>

		case BTN_RIGHT_Pin:
			if(RIGHT_state){
 8002fa2:	4b22      	ldr	r3, [pc, #136]	; (800302c <HAL_GPIO_EXTI_Callback+0x168>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d026      	beq.n	8002ff8 <HAL_GPIO_EXTI_Callback+0x134>
				RIGHT_state = 0;
 8002faa:	4b20      	ldr	r3, [pc, #128]	; (800302c <HAL_GPIO_EXTI_Callback+0x168>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002fb0:	481b      	ldr	r0, [pc, #108]	; (8003020 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002fb2:	f009 ff20 	bl	800cdf6 <HAL_TIM_Base_Start_IT>
			}
			break;
 8002fb6:	e01f      	b.n	8002ff8 <HAL_GPIO_EXTI_Callback+0x134>

		case BTN_DOWN_Pin:
			if(DOWN_state){
 8002fb8:	4b1d      	ldr	r3, [pc, #116]	; (8003030 <HAL_GPIO_EXTI_Callback+0x16c>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d01d      	beq.n	8002ffc <HAL_GPIO_EXTI_Callback+0x138>
				DOWN_state = 0;
 8002fc0:	4b1b      	ldr	r3, [pc, #108]	; (8003030 <HAL_GPIO_EXTI_Callback+0x16c>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002fc6:	4816      	ldr	r0, [pc, #88]	; (8003020 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002fc8:	f009 ff15 	bl	800cdf6 <HAL_TIM_Base_Start_IT>
			}
			break;
 8002fcc:	e016      	b.n	8002ffc <HAL_GPIO_EXTI_Callback+0x138>

		case BTN_PWR_Pin:
			if(POWER_state){
 8002fce:	4b19      	ldr	r3, [pc, #100]	; (8003034 <HAL_GPIO_EXTI_Callback+0x170>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d014      	beq.n	8003000 <HAL_GPIO_EXTI_Callback+0x13c>
				POWER_state = 0;
 8002fd6:	4b17      	ldr	r3, [pc, #92]	; (8003034 <HAL_GPIO_EXTI_Callback+0x170>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002fdc:	4810      	ldr	r0, [pc, #64]	; (8003020 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002fde:	f009 ff0a 	bl	800cdf6 <HAL_TIM_Base_Start_IT>
			}
			break;
 8002fe2:	e00d      	b.n	8003000 <HAL_GPIO_EXTI_Callback+0x13c>
			}
			else{
				LBO=0;
				LED_RGB_status(15,0,0);
			}*/
			update_oled = 1;
 8002fe4:	4b14      	ldr	r3, [pc, #80]	; (8003038 <HAL_GPIO_EXTI_Callback+0x174>)
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	701a      	strb	r2, [r3, #0]
			break;
 8002fea:	e00a      	b.n	8003002 <HAL_GPIO_EXTI_Callback+0x13e>
			break;
 8002fec:	bf00      	nop
 8002fee:	e008      	b.n	8003002 <HAL_GPIO_EXTI_Callback+0x13e>
			break;
 8002ff0:	bf00      	nop
 8002ff2:	e006      	b.n	8003002 <HAL_GPIO_EXTI_Callback+0x13e>
			break;
 8002ff4:	bf00      	nop
 8002ff6:	e004      	b.n	8003002 <HAL_GPIO_EXTI_Callback+0x13e>
			break;
 8002ff8:	bf00      	nop
 8002ffa:	e002      	b.n	8003002 <HAL_GPIO_EXTI_Callback+0x13e>
			break;
 8002ffc:	bf00      	nop
 8002ffe:	e000      	b.n	8003002 <HAL_GPIO_EXTI_Callback+0x13e>
			break;
 8003000:	bf00      	nop

	}
}
 8003002:	bf00      	nop
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	200002dd 	.word	0x200002dd
 8003010:	200002e0 	.word	0x200002e0
 8003014:	200002dc 	.word	0x200002dc
 8003018:	200002de 	.word	0x200002de
 800301c:	200000bc 	.word	0x200000bc
 8003020:	200008e8 	.word	0x200008e8
 8003024:	200000c0 	.word	0x200000c0
 8003028:	200000c8 	.word	0x200000c8
 800302c:	200000cc 	.word	0x200000cc
 8003030:	200000c4 	.word	0x200000c4
 8003034:	200000b8 	.word	0x200000b8
 8003038:	200002db 	.word	0x200002db

0800303c <HAL_TIM_PeriodElapsedCallback>:


/* Callback timers */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]

	// Play audio samples on DAC
	if (htim->Instance == TIM2){
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800304c:	d101      	bne.n	8003052 <HAL_TIM_PeriodElapsedCallback+0x16>
		playAudio();
 800304e:	f000 fed3 	bl	8003df8 <playAudio>
	}

	// Timer for external interrupts (buttons)
	if (htim->Instance == TIM11){
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a8f      	ldr	r2, [pc, #572]	; (8003294 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8003058:	4293      	cmp	r3, r2
 800305a:	f040 81a9 	bne.w	80033b0 <HAL_TIM_PeriodElapsedCallback+0x374>

		// Power button pressed
		if (HAL_GPIO_ReadPin(BTN_PWR_GPIO_Port, BTN_PWR_Pin)){
 800305e:	2180      	movs	r1, #128	; 0x80
 8003060:	488d      	ldr	r0, [pc, #564]	; (8003298 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8003062:	f004 f90b 	bl	800727c <HAL_GPIO_ReadPin>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d02d      	beq.n	80030c8 <HAL_TIM_PeriodElapsedCallback+0x8c>
			// POWER_state = 1;

			ADF_sleep();
 800306c:	f7fd ff06 	bl	8000e7c <ADF_sleep>
			OLED_shutdown();
 8003070:	f7fe fb67 	bl	8001742 <OLED_shutdown>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET);
 8003074:	2200      	movs	r2, #0
 8003076:	2101      	movs	r1, #1
 8003078:	4887      	ldr	r0, [pc, #540]	; (8003298 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800307a:	f004 f917 	bl	80072ac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 800307e:	2200      	movs	r2, #0
 8003080:	2102      	movs	r1, #2
 8003082:	4885      	ldr	r0, [pc, #532]	; (8003298 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8003084:	f004 f912 	bl	80072ac <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim2);
 8003088:	4884      	ldr	r0, [pc, #528]	; (800329c <HAL_TIM_PeriodElapsedCallback+0x260>)
 800308a:	f009 fed8 	bl	800ce3e <HAL_TIM_Base_Stop_IT>
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 800308e:	2100      	movs	r1, #0
 8003090:	4883      	ldr	r0, [pc, #524]	; (80032a0 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8003092:	f003 fe3c 	bl	8006d0e <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim1);
 8003096:	4883      	ldr	r0, [pc, #524]	; (80032a4 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8003098:	f009 fed1 	bl	800ce3e <HAL_TIM_Base_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim3);
 800309c:	4882      	ldr	r0, [pc, #520]	; (80032a8 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 800309e:	f009 fece 	bl	800ce3e <HAL_TIM_Base_Stop_IT>
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 80030a2:	2100      	movs	r1, #0
 80030a4:	4881      	ldr	r0, [pc, #516]	; (80032ac <HAL_TIM_PeriodElapsedCallback+0x270>)
 80030a6:	f009 ff69 	bl	800cf7c <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 80030aa:	4881      	ldr	r0, [pc, #516]	; (80032b0 <HAL_TIM_PeriodElapsedCallback+0x274>)
 80030ac:	f002 fa30 	bl	8005510 <HAL_ADC_Stop_IT>

			HAL_Delay(250);
 80030b0:	20fa      	movs	r0, #250	; 0xfa
 80030b2:	f002 f8f5 	bl	80052a0 <HAL_Delay>

			HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 80030b6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80030ba:	f007 fbbd 	bl	800a838 <HAL_PWR_EnableWakeUpPin>
			HAL_PWR_EnterSTANDBYMode();
 80030be:	f007 fbe1 	bl	800a884 <HAL_PWR_EnterSTANDBYMode>

			HAL_TIM_Base_Stop_IT(&htim11);
 80030c2:	487c      	ldr	r0, [pc, #496]	; (80032b4 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80030c4:	f009 febb 	bl	800ce3e <HAL_TIM_Base_Stop_IT>
		}

		// Talk button pressed
		if (HAL_GPIO_ReadPin(BTN_TALK_GPIO_Port, BTN_TALK_Pin)){
 80030c8:	2140      	movs	r1, #64	; 0x40
 80030ca:	4873      	ldr	r0, [pc, #460]	; (8003298 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80030cc:	f004 f8d6 	bl	800727c <HAL_GPIO_ReadPin>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d013      	beq.n	80030fe <HAL_TIM_PeriodElapsedCallback+0xc2>
			//TALK_state = 1;
			// Change mode
			if (settings_mode == 'R'){
 80030d6:	4b78      	ldr	r3, [pc, #480]	; (80032b8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	2b52      	cmp	r3, #82	; 0x52
 80030dc:	d103      	bne.n	80030e6 <HAL_TIM_PeriodElapsedCallback+0xaa>
				settings_mode = 'T';
 80030de:	4b76      	ldr	r3, [pc, #472]	; (80032b8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80030e0:	2254      	movs	r2, #84	; 0x54
 80030e2:	701a      	strb	r2, [r3, #0]
 80030e4:	e006      	b.n	80030f4 <HAL_TIM_PeriodElapsedCallback+0xb8>
			}
			else if (settings_mode == 'T'){
 80030e6:	4b74      	ldr	r3, [pc, #464]	; (80032b8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	2b54      	cmp	r3, #84	; 0x54
 80030ec:	d102      	bne.n	80030f4 <HAL_TIM_PeriodElapsedCallback+0xb8>
				settings_mode = 'R';
 80030ee:	4b72      	ldr	r3, [pc, #456]	; (80032b8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80030f0:	2252      	movs	r2, #82	; 0x52
 80030f2:	701a      	strb	r2, [r3, #0]
			}

			HAL_TIM_Base_Stop_IT(&htim11);
 80030f4:	486f      	ldr	r0, [pc, #444]	; (80032b4 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80030f6:	f009 fea2 	bl	800ce3e <HAL_TIM_Base_Stop_IT>
			// Initialize correct timers, components, interrupts for selected mode
			// HAL_Delay(1); // added later, not sure if needed
			setup();
 80030fa:	f000 fa21 	bl	8003540 <setup>
		}

		// Up button pressed
		if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin)){
 80030fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003102:	486e      	ldr	r0, [pc, #440]	; (80032bc <HAL_TIM_PeriodElapsedCallback+0x280>)
 8003104:	f004 f8ba 	bl	800727c <HAL_GPIO_ReadPin>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d066      	beq.n	80031dc <HAL_TIM_PeriodElapsedCallback+0x1a0>
			//UP_state = 1;
			switch(menu){
 800310e:	4b6c      	ldr	r3, [pc, #432]	; (80032c0 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	2b04      	cmp	r3, #4
 8003114:	d85c      	bhi.n	80031d0 <HAL_TIM_PeriodElapsedCallback+0x194>
 8003116:	a201      	add	r2, pc, #4	; (adr r2, 800311c <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8003118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800311c:	08003131 	.word	0x08003131
 8003120:	08003149 	.word	0x08003149
 8003124:	08003189 	.word	0x08003189
 8003128:	080031af 	.word	0x080031af
 800312c:	080031d1 	.word	0x080031d1
				case 0:
					// Encryption
					if(settings_encryption){
 8003130:	4b64      	ldr	r3, [pc, #400]	; (80032c4 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d003      	beq.n	8003140 <HAL_TIM_PeriodElapsedCallback+0x104>
						settings_encryption = 0;
 8003138:	4b62      	ldr	r3, [pc, #392]	; (80032c4 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800313a:	2200      	movs	r2, #0
 800313c:	701a      	strb	r2, [r3, #0]
					}
					else{
						settings_encryption = 1;
					}
					break;
 800313e:	e047      	b.n	80031d0 <HAL_TIM_PeriodElapsedCallback+0x194>
						settings_encryption = 1;
 8003140:	4b60      	ldr	r3, [pc, #384]	; (80032c4 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8003142:	2201      	movs	r2, #1
 8003144:	701a      	strb	r2, [r3, #0]
					break;
 8003146:	e043      	b.n	80031d0 <HAL_TIM_PeriodElapsedCallback+0x194>

				case 1:
					if (HGM){
 8003148:	4b5f      	ldr	r3, [pc, #380]	; (80032c8 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00d      	beq.n	800316c <HAL_TIM_PeriodElapsedCallback+0x130>
						LED_RGB_status(0, 0, 10);
 8003150:	220a      	movs	r2, #10
 8003152:	2100      	movs	r1, #0
 8003154:	2000      	movs	r0, #0
 8003156:	f000 fa75 	bl	8003644 <LED_RGB_status>
						HGM = 0;
 800315a:	4b5b      	ldr	r3, [pc, #364]	; (80032c8 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800315c:	2200      	movs	r2, #0
 800315e:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 8003160:	2201      	movs	r2, #1
 8003162:	2102      	movs	r1, #2
 8003164:	4859      	ldr	r0, [pc, #356]	; (80032cc <HAL_TIM_PeriodElapsedCallback+0x290>)
 8003166:	f004 f8a1 	bl	80072ac <HAL_GPIO_WritePin>
					else{
						LED_RGB_status(15, 0, 20);
						HGM = 1;
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
					}
					break;
 800316a:	e031      	b.n	80031d0 <HAL_TIM_PeriodElapsedCallback+0x194>
						LED_RGB_status(15, 0, 20);
 800316c:	2214      	movs	r2, #20
 800316e:	2100      	movs	r1, #0
 8003170:	200f      	movs	r0, #15
 8003172:	f000 fa67 	bl	8003644 <LED_RGB_status>
						HGM = 1;
 8003176:	4b54      	ldr	r3, [pc, #336]	; (80032c8 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8003178:	2201      	movs	r2, #1
 800317a:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 800317c:	2200      	movs	r2, #0
 800317e:	2102      	movs	r1, #2
 8003180:	4852      	ldr	r0, [pc, #328]	; (80032cc <HAL_TIM_PeriodElapsedCallback+0x290>)
 8003182:	f004 f893 	bl	80072ac <HAL_GPIO_WritePin>
					break;
 8003186:	e023      	b.n	80031d0 <HAL_TIM_PeriodElapsedCallback+0x194>

				case 2:
					// VOLUME
					settings_volume = (settings_volume + 5) % 55;
 8003188:	4b51      	ldr	r3, [pc, #324]	; (80032d0 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800318a:	781b      	ldrb	r3, [r3, #0]
 800318c:	1d59      	adds	r1, r3, #5
 800318e:	4b51      	ldr	r3, [pc, #324]	; (80032d4 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003190:	fb83 2301 	smull	r2, r3, r3, r1
 8003194:	105a      	asrs	r2, r3, #1
 8003196:	17cb      	asrs	r3, r1, #31
 8003198:	1ad2      	subs	r2, r2, r3
 800319a:	4613      	mov	r3, r2
 800319c:	00db      	lsls	r3, r3, #3
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	00db      	lsls	r3, r3, #3
 80031a2:	1a9b      	subs	r3, r3, r2
 80031a4:	1aca      	subs	r2, r1, r3
 80031a6:	b2d2      	uxtb	r2, r2
 80031a8:	4b49      	ldr	r3, [pc, #292]	; (80032d0 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80031aa:	701a      	strb	r2, [r3, #0]
					break;
 80031ac:	e010      	b.n	80031d0 <HAL_TIM_PeriodElapsedCallback+0x194>

				case 3:
					// Threshold
					settings_threshold = (settings_threshold + 1) % 9;
 80031ae:	4b4a      	ldr	r3, [pc, #296]	; (80032d8 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	1c5a      	adds	r2, r3, #1
 80031b4:	4b49      	ldr	r3, [pc, #292]	; (80032dc <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80031b6:	fb83 1302 	smull	r1, r3, r3, r2
 80031ba:	1059      	asrs	r1, r3, #1
 80031bc:	17d3      	asrs	r3, r2, #31
 80031be:	1ac9      	subs	r1, r1, r3
 80031c0:	460b      	mov	r3, r1
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	440b      	add	r3, r1
 80031c6:	1ad1      	subs	r1, r2, r3
 80031c8:	b2ca      	uxtb	r2, r1
 80031ca:	4b43      	ldr	r3, [pc, #268]	; (80032d8 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80031cc:	701a      	strb	r2, [r3, #0]
					break;
 80031ce:	bf00      	nop

				case 4:
					break;
			}

			update_oled = 1;
 80031d0:	4b43      	ldr	r3, [pc, #268]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80031d2:	2201      	movs	r2, #1
 80031d4:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 80031d6:	4837      	ldr	r0, [pc, #220]	; (80032b4 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80031d8:	f009 fe31 	bl	800ce3e <HAL_TIM_Base_Stop_IT>
		}

		// Down button pressed
		if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin)){
 80031dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031e0:	4836      	ldr	r0, [pc, #216]	; (80032bc <HAL_TIM_PeriodElapsedCallback+0x280>)
 80031e2:	f004 f84b 	bl	800727c <HAL_GPIO_ReadPin>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	f000 8093 	beq.w	8003314 <HAL_TIM_PeriodElapsedCallback+0x2d8>
			//DOWN_state = 1;
			switch(menu){
 80031ee:	4b34      	ldr	r3, [pc, #208]	; (80032c0 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	f200 8088 	bhi.w	8003308 <HAL_TIM_PeriodElapsedCallback+0x2cc>
 80031f8:	a201      	add	r2, pc, #4	; (adr r2, 8003200 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80031fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031fe:	bf00      	nop
 8003200:	08003215 	.word	0x08003215
 8003204:	0800322d 	.word	0x0800322d
 8003208:	0800326d 	.word	0x0800326d
 800320c:	080032e5 	.word	0x080032e5
 8003210:	08003309 	.word	0x08003309
				case 0:
					// Encryption
					if(settings_encryption){
 8003214:	4b2b      	ldr	r3, [pc, #172]	; (80032c4 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d003      	beq.n	8003224 <HAL_TIM_PeriodElapsedCallback+0x1e8>
						settings_encryption = 0;
 800321c:	4b29      	ldr	r3, [pc, #164]	; (80032c4 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800321e:	2200      	movs	r2, #0
 8003220:	701a      	strb	r2, [r3, #0]
					}
					else{
						settings_encryption = 1;
					}
					break;
 8003222:	e071      	b.n	8003308 <HAL_TIM_PeriodElapsedCallback+0x2cc>
						settings_encryption = 1;
 8003224:	4b27      	ldr	r3, [pc, #156]	; (80032c4 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8003226:	2201      	movs	r2, #1
 8003228:	701a      	strb	r2, [r3, #0]
					break;
 800322a:	e06d      	b.n	8003308 <HAL_TIM_PeriodElapsedCallback+0x2cc>

				case 1:
					if (HGM){
 800322c:	4b26      	ldr	r3, [pc, #152]	; (80032c8 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d00d      	beq.n	8003250 <HAL_TIM_PeriodElapsedCallback+0x214>
						LED_RGB_status(0, 0, 10);
 8003234:	220a      	movs	r2, #10
 8003236:	2100      	movs	r1, #0
 8003238:	2000      	movs	r0, #0
 800323a:	f000 fa03 	bl	8003644 <LED_RGB_status>
						HGM = 0;
 800323e:	4b22      	ldr	r3, [pc, #136]	; (80032c8 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8003240:	2200      	movs	r2, #0
 8003242:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 8003244:	2201      	movs	r2, #1
 8003246:	2102      	movs	r1, #2
 8003248:	4820      	ldr	r0, [pc, #128]	; (80032cc <HAL_TIM_PeriodElapsedCallback+0x290>)
 800324a:	f004 f82f 	bl	80072ac <HAL_GPIO_WritePin>
					else{
						LED_RGB_status(15, 0, 20);
						HGM = 1;
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
					}
					break;
 800324e:	e05b      	b.n	8003308 <HAL_TIM_PeriodElapsedCallback+0x2cc>
						LED_RGB_status(15, 0, 20);
 8003250:	2214      	movs	r2, #20
 8003252:	2100      	movs	r1, #0
 8003254:	200f      	movs	r0, #15
 8003256:	f000 f9f5 	bl	8003644 <LED_RGB_status>
						HGM = 1;
 800325a:	4b1b      	ldr	r3, [pc, #108]	; (80032c8 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800325c:	2201      	movs	r2, #1
 800325e:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 8003260:	2200      	movs	r2, #0
 8003262:	2102      	movs	r1, #2
 8003264:	4819      	ldr	r0, [pc, #100]	; (80032cc <HAL_TIM_PeriodElapsedCallback+0x290>)
 8003266:	f004 f821 	bl	80072ac <HAL_GPIO_WritePin>
					break;
 800326a:	e04d      	b.n	8003308 <HAL_TIM_PeriodElapsedCallback+0x2cc>

				case 2:
					// VOLUME
					settings_volume = (settings_volume + (55 - 5)) % 55;
 800326c:	4b18      	ldr	r3, [pc, #96]	; (80032d0 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	f103 0132 	add.w	r1, r3, #50	; 0x32
 8003274:	4b17      	ldr	r3, [pc, #92]	; (80032d4 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003276:	fb83 2301 	smull	r2, r3, r3, r1
 800327a:	105a      	asrs	r2, r3, #1
 800327c:	17cb      	asrs	r3, r1, #31
 800327e:	1ad2      	subs	r2, r2, r3
 8003280:	4613      	mov	r3, r2
 8003282:	00db      	lsls	r3, r3, #3
 8003284:	1a9b      	subs	r3, r3, r2
 8003286:	00db      	lsls	r3, r3, #3
 8003288:	1a9b      	subs	r3, r3, r2
 800328a:	1aca      	subs	r2, r1, r3
 800328c:	b2d2      	uxtb	r2, r2
 800328e:	4b10      	ldr	r3, [pc, #64]	; (80032d0 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003290:	701a      	strb	r2, [r3, #0]
					break;
 8003292:	e039      	b.n	8003308 <HAL_TIM_PeriodElapsedCallback+0x2cc>
 8003294:	40014800 	.word	0x40014800
 8003298:	40020800 	.word	0x40020800
 800329c:	20000aa8 	.word	0x20000aa8
 80032a0:	20000928 	.word	0x20000928
 80032a4:	20000994 	.word	0x20000994
 80032a8:	2000081c 	.word	0x2000081c
 80032ac:	200007dc 	.word	0x200007dc
 80032b0:	2000089c 	.word	0x2000089c
 80032b4:	200008e8 	.word	0x200008e8
 80032b8:	20000090 	.word	0x20000090
 80032bc:	40020400 	.word	0x40020400
 80032c0:	200000b5 	.word	0x200000b5
 80032c4:	20000092 	.word	0x20000092
 80032c8:	200002d8 	.word	0x200002d8
 80032cc:	40020000 	.word	0x40020000
 80032d0:	20000091 	.word	0x20000091
 80032d4:	094f2095 	.word	0x094f2095
 80032d8:	20000093 	.word	0x20000093
 80032dc:	38e38e39 	.word	0x38e38e39
 80032e0:	200002db 	.word	0x200002db

				case 3:
					// Threshold
					settings_threshold = (settings_threshold + (9 - 1)) % 9;
 80032e4:	4b34      	ldr	r3, [pc, #208]	; (80033b8 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	f103 0208 	add.w	r2, r3, #8
 80032ec:	4b33      	ldr	r3, [pc, #204]	; (80033bc <HAL_TIM_PeriodElapsedCallback+0x380>)
 80032ee:	fb83 1302 	smull	r1, r3, r3, r2
 80032f2:	1059      	asrs	r1, r3, #1
 80032f4:	17d3      	asrs	r3, r2, #31
 80032f6:	1ac9      	subs	r1, r1, r3
 80032f8:	460b      	mov	r3, r1
 80032fa:	00db      	lsls	r3, r3, #3
 80032fc:	440b      	add	r3, r1
 80032fe:	1ad1      	subs	r1, r2, r3
 8003300:	b2ca      	uxtb	r2, r1
 8003302:	4b2d      	ldr	r3, [pc, #180]	; (80033b8 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 8003304:	701a      	strb	r2, [r3, #0]
					break;
 8003306:	bf00      	nop

				case 4:
					break;
			}

			update_oled = 1;
 8003308:	4b2d      	ldr	r3, [pc, #180]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x384>)
 800330a:	2201      	movs	r2, #1
 800330c:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 800330e:	482d      	ldr	r0, [pc, #180]	; (80033c4 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8003310:	f009 fd95 	bl	800ce3e <HAL_TIM_Base_Stop_IT>
		}

		// Left button pressed
		if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin)){
 8003314:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003318:	482b      	ldr	r0, [pc, #172]	; (80033c8 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 800331a:	f003 ffaf 	bl	800727c <HAL_GPIO_ReadPin>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d015      	beq.n	8003350 <HAL_TIM_PeriodElapsedCallback+0x314>
			//LEFT_state = 1;

			menu = (menu + (5 - 1)) % 5;
 8003324:	4b29      	ldr	r3, [pc, #164]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x390>)
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	1d1a      	adds	r2, r3, #4
 800332a:	4b29      	ldr	r3, [pc, #164]	; (80033d0 <HAL_TIM_PeriodElapsedCallback+0x394>)
 800332c:	fb83 1302 	smull	r1, r3, r3, r2
 8003330:	1059      	asrs	r1, r3, #1
 8003332:	17d3      	asrs	r3, r2, #31
 8003334:	1ac9      	subs	r1, r1, r3
 8003336:	460b      	mov	r3, r1
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	440b      	add	r3, r1
 800333c:	1ad1      	subs	r1, r2, r3
 800333e:	b2ca      	uxtb	r2, r1
 8003340:	4b22      	ldr	r3, [pc, #136]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x390>)
 8003342:	701a      	strb	r2, [r3, #0]

			update_oled = 1;
 8003344:	4b1e      	ldr	r3, [pc, #120]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8003346:	2201      	movs	r2, #1
 8003348:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 800334a:	481e      	ldr	r0, [pc, #120]	; (80033c4 <HAL_TIM_PeriodElapsedCallback+0x388>)
 800334c:	f009 fd77 	bl	800ce3e <HAL_TIM_Base_Stop_IT>
		}

		// Right button pressed
		if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin)){
 8003350:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003354:	481c      	ldr	r0, [pc, #112]	; (80033c8 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8003356:	f003 ff91 	bl	800727c <HAL_GPIO_ReadPin>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d015      	beq.n	800338c <HAL_TIM_PeriodElapsedCallback+0x350>
			//RIGHT_state = 1;

			menu = (menu + 1) % 5;
 8003360:	4b1a      	ldr	r3, [pc, #104]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x390>)
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	1c5a      	adds	r2, r3, #1
 8003366:	4b1a      	ldr	r3, [pc, #104]	; (80033d0 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8003368:	fb83 1302 	smull	r1, r3, r3, r2
 800336c:	1059      	asrs	r1, r3, #1
 800336e:	17d3      	asrs	r3, r2, #31
 8003370:	1ac9      	subs	r1, r1, r3
 8003372:	460b      	mov	r3, r1
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	440b      	add	r3, r1
 8003378:	1ad1      	subs	r1, r2, r3
 800337a:	b2ca      	uxtb	r2, r1
 800337c:	4b13      	ldr	r3, [pc, #76]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x390>)
 800337e:	701a      	strb	r2, [r3, #0]

			update_oled = 1;
 8003380:	4b0f      	ldr	r3, [pc, #60]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8003382:	2201      	movs	r2, #1
 8003384:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8003386:	480f      	ldr	r0, [pc, #60]	; (80033c4 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8003388:	f009 fd59 	bl	800ce3e <HAL_TIM_Base_Stop_IT>
		}

		POWER_state = 1;
 800338c:	4b11      	ldr	r3, [pc, #68]	; (80033d4 <HAL_TIM_PeriodElapsedCallback+0x398>)
 800338e:	2201      	movs	r2, #1
 8003390:	601a      	str	r2, [r3, #0]
		TALK_state = 1;
 8003392:	4b11      	ldr	r3, [pc, #68]	; (80033d8 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8003394:	2201      	movs	r2, #1
 8003396:	601a      	str	r2, [r3, #0]
		UP_state = 1;
 8003398:	4b10      	ldr	r3, [pc, #64]	; (80033dc <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800339a:	2201      	movs	r2, #1
 800339c:	601a      	str	r2, [r3, #0]
		DOWN_state = 1;
 800339e:	4b10      	ldr	r3, [pc, #64]	; (80033e0 <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 80033a0:	2201      	movs	r2, #1
 80033a2:	601a      	str	r2, [r3, #0]
		LEFT_state = 1;
 80033a4:	4b0f      	ldr	r3, [pc, #60]	; (80033e4 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 80033a6:	2201      	movs	r2, #1
 80033a8:	601a      	str	r2, [r3, #0]
		RIGHT_state = 1;
 80033aa:	4b0f      	ldr	r3, [pc, #60]	; (80033e8 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 80033ac:	2201      	movs	r2, #1
 80033ae:	601a      	str	r2, [r3, #0]
			}
		}
	}
	*/

}
 80033b0:	bf00      	nop
 80033b2:	3708      	adds	r7, #8
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	20000093 	.word	0x20000093
 80033bc:	38e38e39 	.word	0x38e38e39
 80033c0:	200002db 	.word	0x200002db
 80033c4:	200008e8 	.word	0x200008e8
 80033c8:	40020400 	.word	0x40020400
 80033cc:	200000b5 	.word	0x200000b5
 80033d0:	66666667 	.word	0x66666667
 80033d4:	200000b8 	.word	0x200000b8
 80033d8:	200000bc 	.word	0x200000bc
 80033dc:	200000c0 	.word	0x200000c0
 80033e0:	200000c4 	.word	0x200000c4
 80033e4:	200000c8 	.word	0x200000c8
 80033e8:	200000cc 	.word	0x200000cc

080033ec <HAL_ADC_ConvCpltCallback>:


/* Callback ADC conversion */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
	adc_value = HAL_ADC_GetValue(&hadc1);
	circular_buf_put_overwrite(audio_buffer_handle_t, adc_value);
	*/

	// ADC running at 16 kHz (TIM5: (2625-1)), with sample averaging to 8 kHz to improve SNR
	if(adc_counter%2){
 80033f4:	4b1c      	ldr	r3, [pc, #112]	; (8003468 <HAL_ADC_ConvCpltCallback+0x7c>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0301 	and.w	r3, r3, #1
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d00c      	beq.n	800341a <HAL_ADC_ConvCpltCallback+0x2e>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8003400:	481a      	ldr	r0, [pc, #104]	; (800346c <HAL_ADC_ConvCpltCallback+0x80>)
 8003402:	f002 fa03 	bl	800580c <HAL_ADC_GetValue>
 8003406:	4603      	mov	r3, r0
 8003408:	b2da      	uxtb	r2, r3
 800340a:	4b19      	ldr	r3, [pc, #100]	; (8003470 <HAL_ADC_ConvCpltCallback+0x84>)
 800340c:	701a      	strb	r2, [r3, #0]
		adc_counter++;
 800340e:	4b16      	ldr	r3, [pc, #88]	; (8003468 <HAL_ADC_ConvCpltCallback+0x7c>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	3301      	adds	r3, #1
 8003414:	4a14      	ldr	r2, [pc, #80]	; (8003468 <HAL_ADC_ConvCpltCallback+0x7c>)
 8003416:	6013      	str	r3, [r2, #0]
		adc_value_downsampled /= 2;
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
		adc_counter++;
	}

}
 8003418:	e022      	b.n	8003460 <HAL_ADC_ConvCpltCallback+0x74>
		adc_value_downsampled = HAL_ADC_GetValue(&hadc1);
 800341a:	4814      	ldr	r0, [pc, #80]	; (800346c <HAL_ADC_ConvCpltCallback+0x80>)
 800341c:	f002 f9f6 	bl	800580c <HAL_ADC_GetValue>
 8003420:	4603      	mov	r3, r0
 8003422:	b29a      	uxth	r2, r3
 8003424:	4b13      	ldr	r3, [pc, #76]	; (8003474 <HAL_ADC_ConvCpltCallback+0x88>)
 8003426:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled += adc_value;
 8003428:	4b11      	ldr	r3, [pc, #68]	; (8003470 <HAL_ADC_ConvCpltCallback+0x84>)
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	b29a      	uxth	r2, r3
 800342e:	4b11      	ldr	r3, [pc, #68]	; (8003474 <HAL_ADC_ConvCpltCallback+0x88>)
 8003430:	881b      	ldrh	r3, [r3, #0]
 8003432:	4413      	add	r3, r2
 8003434:	b29a      	uxth	r2, r3
 8003436:	4b0f      	ldr	r3, [pc, #60]	; (8003474 <HAL_ADC_ConvCpltCallback+0x88>)
 8003438:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled /= 2;
 800343a:	4b0e      	ldr	r3, [pc, #56]	; (8003474 <HAL_ADC_ConvCpltCallback+0x88>)
 800343c:	881b      	ldrh	r3, [r3, #0]
 800343e:	085b      	lsrs	r3, r3, #1
 8003440:	b29a      	uxth	r2, r3
 8003442:	4b0c      	ldr	r3, [pc, #48]	; (8003474 <HAL_ADC_ConvCpltCallback+0x88>)
 8003444:	801a      	strh	r2, [r3, #0]
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
 8003446:	4b0c      	ldr	r3, [pc, #48]	; (8003478 <HAL_ADC_ConvCpltCallback+0x8c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a0a      	ldr	r2, [pc, #40]	; (8003474 <HAL_ADC_ConvCpltCallback+0x88>)
 800344c:	8812      	ldrh	r2, [r2, #0]
 800344e:	4611      	mov	r1, r2
 8003450:	4618      	mov	r0, r3
 8003452:	f7fd ffc5 	bl	80013e0 <circular_buf_put_overwrite>
		adc_counter++;
 8003456:	4b04      	ldr	r3, [pc, #16]	; (8003468 <HAL_ADC_ConvCpltCallback+0x7c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	3301      	adds	r3, #1
 800345c:	4a02      	ldr	r2, [pc, #8]	; (8003468 <HAL_ADC_ConvCpltCallback+0x7c>)
 800345e:	6013      	str	r3, [r2, #0]
}
 8003460:	bf00      	nop
 8003462:	3708      	adds	r7, #8
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	200002e8 	.word	0x200002e8
 800346c:	2000089c 	.word	0x2000089c
 8003470:	200002e3 	.word	0x200002e3
 8003474:	200002e4 	.word	0x200002e4
 8003478:	200007d4 	.word	0x200007d4

0800347c <startup>:


void startup(void){
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
	// Clear PWR wake up Flag
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8003482:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003486:	f007 f9e9 	bl	800a85c <HAL_PWR_DisableWakeUpPin>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800348a:	4b26      	ldr	r3, [pc, #152]	; (8003524 <startup+0xa8>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a25      	ldr	r2, [pc, #148]	; (8003524 <startup+0xa8>)
 8003490:	f043 0304 	orr.w	r3, r3, #4
 8003494:	6013      	str	r3, [r2, #0]
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8003496:	4b23      	ldr	r3, [pc, #140]	; (8003524 <startup+0xa8>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a22      	ldr	r2, [pc, #136]	; (8003524 <startup+0xa8>)
 800349c:	f043 0308 	orr.w	r3, r3, #8
 80034a0:	6013      	str	r3, [r2, #0]

	OLED_init();
 80034a2:	f7fe f93b 	bl	800171c <OLED_init>
	OLED_print_credits();
 80034a6:	f7fe f953 	bl	8001750 <OLED_print_credits>
	OLED_print_status(settings_mode);
 80034aa:	4b1f      	ldr	r3, [pc, #124]	; (8003528 <startup+0xac>)
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7fe f9a6 	bl	8001800 <OLED_print_status>
	OLED_update();
 80034b4:	f7fe f93f 	bl	8001736 <OLED_update>

	// Setup registers for transceiver
	ADF_Init(settings_frequency);
 80034b8:	4b1c      	ldr	r3, [pc, #112]	; (800352c <startup+0xb0>)
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7fd fc4a 	bl	8000d54 <ADF_Init>

	HAL_Delay(1000);
 80034c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80034c4:	f001 feec 	bl	80052a0 <HAL_Delay>

	ADF_set_turnaround_Tx_Rx();
 80034c8:	f7fd fdc6 	bl	8001058 <ADF_set_turnaround_Tx_Rx>

	// Make audio buffer for 400 8-bit samples
	uint16_t buffer_size = 400;
 80034cc:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80034d0:	80fb      	strh	r3, [r7, #6]
	uint16_t *buffer = malloc(buffer_size * sizeof(uint16_t));
 80034d2:	88fb      	ldrh	r3, [r7, #6]
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	4618      	mov	r0, r3
 80034d8:	f00e fe4a 	bl	8012170 <malloc>
 80034dc:	4603      	mov	r3, r0
 80034de:	603b      	str	r3, [r7, #0]
	audio_buffer_handle_t = circular_buf_init(buffer, buffer_size);
 80034e0:	88fb      	ldrh	r3, [r7, #6]
 80034e2:	4619      	mov	r1, r3
 80034e4:	6838      	ldr	r0, [r7, #0]
 80034e6:	f7fd fedf 	bl	80012a8 <circular_buf_init>
 80034ea:	4603      	mov	r3, r0
 80034ec:	4a10      	ldr	r2, [pc, #64]	; (8003530 <startup+0xb4>)
 80034ee:	6013      	str	r3, [r2, #0]

	// Setup for MCU
	setup();
 80034f0:	f000 f826 	bl	8003540 <setup>
	if(HAL_GPIO_ReadPin(LBO_GPIO_Port, LBO_Pin)){
 80034f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80034f8:	480e      	ldr	r0, [pc, #56]	; (8003534 <startup+0xb8>)
 80034fa:	f003 febf 	bl	800727c <HAL_GPIO_ReadPin>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d003      	beq.n	800350c <startup+0x90>
		LBO=1;
 8003504:	4b0c      	ldr	r3, [pc, #48]	; (8003538 <startup+0xbc>)
 8003506:	2201      	movs	r2, #1
 8003508:	701a      	strb	r2, [r3, #0]
 800350a:	e002      	b.n	8003512 <startup+0x96>
	}
	else{
		LBO=0;
 800350c:	4b0a      	ldr	r3, [pc, #40]	; (8003538 <startup+0xbc>)
 800350e:	2200      	movs	r2, #0
 8003510:	701a      	strb	r2, [r3, #0]
	}
	testvar=0;
 8003512:	4b0a      	ldr	r3, [pc, #40]	; (800353c <startup+0xc0>)
 8003514:	2200      	movs	r2, #0
 8003516:	701a      	strb	r2, [r3, #0]
	ADF_set_Rx_mode(); //werkte 21/03
 8003518:	f7fd fe02 	bl	8001120 <ADF_set_Rx_mode>

}
 800351c:	bf00      	nop
 800351e:	3708      	adds	r7, #8
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40007000 	.word	0x40007000
 8003528:	20000090 	.word	0x20000090
 800352c:	0003bd08 	.word	0x0003bd08
 8003530:	200007d4 	.word	0x200007d4
 8003534:	40020000 	.word	0x40020000
 8003538:	200000b4 	.word	0x200000b4
 800353c:	200002e2 	.word	0x200002e2

08003540 <setup>:


/* ---Called upon startup or talk-button press--- */
void setup(){
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
	// Reset buffer
	circular_buf_reset(audio_buffer_handle_t);
 8003544:	4b28      	ldr	r3, [pc, #160]	; (80035e8 <setup+0xa8>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4618      	mov	r0, r3
 800354a:	f7fd fef1 	bl	8001330 <circular_buf_reset>
	switch(settings_mode){
 800354e:	4b27      	ldr	r3, [pc, #156]	; (80035ec <setup+0xac>)
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	2b52      	cmp	r3, #82	; 0x52
 8003554:	d023      	beq.n	800359e <setup+0x5e>
 8003556:	2b54      	cmp	r3, #84	; 0x54
 8003558:	d143      	bne.n	80035e2 <setup+0xa2>
		case 'T':
			LED_RGB_status(0, 10, 0);
 800355a:	2200      	movs	r2, #0
 800355c:	210a      	movs	r1, #10
 800355e:	2000      	movs	r0, #0
 8003560:	f000 f870 	bl	8003644 <LED_RGB_status>

			ADF_clear_Rx_flag(); //test
 8003564:	f7fd fe2a 	bl	80011bc <ADF_clear_Rx_flag>
			ADF_clear_Tx_flag(); //test
 8003568:	f7fd fe31 	bl	80011ce <ADF_clear_Tx_flag>

			// Stop the DAC interface and timer2 (8 kHz)
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 800356c:	2100      	movs	r1, #0
 800356e:	4820      	ldr	r0, [pc, #128]	; (80035f0 <setup+0xb0>)
 8003570:	f003 fbcd 	bl	8006d0e <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 8003574:	481f      	ldr	r0, [pc, #124]	; (80035f4 <setup+0xb4>)
 8003576:	f009 fc62 	bl	800ce3e <HAL_TIM_Base_Stop_IT>

			// Shutdown Class D audio amplifier
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET); //GPIO_PIN_RESET
 800357a:	2200      	movs	r2, #0
 800357c:	2101      	movs	r1, #1
 800357e:	481e      	ldr	r0, [pc, #120]	; (80035f8 <setup+0xb8>)
 8003580:	f003 fe94 	bl	80072ac <HAL_GPIO_WritePin>
			// Enable microphone preamplifier
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_SET);
 8003584:	2201      	movs	r2, #1
 8003586:	2102      	movs	r1, #2
 8003588:	481b      	ldr	r0, [pc, #108]	; (80035f8 <setup+0xb8>)
 800358a:	f003 fe8f 	bl	80072ac <HAL_GPIO_WritePin>

			// Start timer5 (16 kHz) and ADC interrupt triggered by TIM5
			HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
 800358e:	2100      	movs	r1, #0
 8003590:	481a      	ldr	r0, [pc, #104]	; (80035fc <setup+0xbc>)
 8003592:	f009 fcb5 	bl	800cf00 <HAL_TIM_OC_Start>
			HAL_ADC_Start_IT(&hadc1);
 8003596:	481a      	ldr	r0, [pc, #104]	; (8003600 <setup+0xc0>)
 8003598:	f001 feea 	bl	8005370 <HAL_ADC_Start_IT>
			//update_oled = 1;
			//HAL_TIM_Base_Start_IT(&htim9);

			//transmit_voice_key = 1;

			break;
 800359c:	e021      	b.n	80035e2 <setup+0xa2>

		case 'R':
			//testvar = 1;
			LED_RGB_status(0, 0, 10);
 800359e:	220a      	movs	r2, #10
 80035a0:	2100      	movs	r1, #0
 80035a2:	2000      	movs	r0, #0
 80035a4:	f000 f84e 	bl	8003644 <LED_RGB_status>

			ADF_clear_Rx_flag(); //test
 80035a8:	f7fd fe08 	bl	80011bc <ADF_clear_Rx_flag>
			ADF_clear_Tx_flag(); //test
 80035ac:	f7fd fe0f 	bl	80011ce <ADF_clear_Tx_flag>

			// Stop timer5 (16 kHz) and ADC interrupt triggered by TIM5
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 80035b0:	2100      	movs	r1, #0
 80035b2:	4812      	ldr	r0, [pc, #72]	; (80035fc <setup+0xbc>)
 80035b4:	f009 fce2 	bl	800cf7c <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 80035b8:	4811      	ldr	r0, [pc, #68]	; (8003600 <setup+0xc0>)
 80035ba:	f001 ffa9 	bl	8005510 <HAL_ADC_Stop_IT>

			// Shutdown microphone preamplifier
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 80035be:	2200      	movs	r2, #0
 80035c0:	2102      	movs	r1, #2
 80035c2:	480d      	ldr	r0, [pc, #52]	; (80035f8 <setup+0xb8>)
 80035c4:	f003 fe72 	bl	80072ac <HAL_GPIO_WritePin>
			// Enable Class D audio amplifier
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_SET);
 80035c8:	2201      	movs	r2, #1
 80035ca:	2101      	movs	r1, #1
 80035cc:	480a      	ldr	r0, [pc, #40]	; (80035f8 <setup+0xb8>)
 80035ce:	f003 fe6d 	bl	80072ac <HAL_GPIO_WritePin>

			// Start the DAC interface and timer2 (8 kHz)
			HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80035d2:	2100      	movs	r1, #0
 80035d4:	4806      	ldr	r0, [pc, #24]	; (80035f0 <setup+0xb0>)
 80035d6:	f003 fb34 	bl	8006c42 <HAL_DAC_Start>
			HAL_TIM_Base_Start_IT(&htim2);
 80035da:	4806      	ldr	r0, [pc, #24]	; (80035f4 <setup+0xb4>)
 80035dc:	f009 fc0b 	bl	800cdf6 <HAL_TIM_Base_Start_IT>

			//update_oled = 1;
			//ADF_set_Rx_mode(); //werkte 21/03
			break;
 80035e0:	bf00      	nop
	}

}
 80035e2:	bf00      	nop
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	200007d4 	.word	0x200007d4
 80035ec:	20000090 	.word	0x20000090
 80035f0:	20000928 	.word	0x20000928
 80035f4:	20000aa8 	.word	0x20000aa8
 80035f8:	40020800 	.word	0x40020800
 80035fc:	200007dc 	.word	0x200007dc
 8003600:	2000089c 	.word	0x2000089c

08003604 <digipotInit>:

void digipotInit(uint8_t volume){
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	4603      	mov	r3, r0
 800360c:	71fb      	strb	r3, [r7, #7]
	uint8_t value[1];
	value[0]= volume;
 800360e:	79fb      	ldrb	r3, [r7, #7]
 8003610:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_RESET);
 8003612:	2200      	movs	r2, #0
 8003614:	2104      	movs	r1, #4
 8003616:	4809      	ldr	r0, [pc, #36]	; (800363c <digipotInit+0x38>)
 8003618:	f003 fe48 	bl	80072ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, value, 1, 50);
 800361c:	f107 010c 	add.w	r1, r7, #12
 8003620:	2332      	movs	r3, #50	; 0x32
 8003622:	2201      	movs	r2, #1
 8003624:	4806      	ldr	r0, [pc, #24]	; (8003640 <digipotInit+0x3c>)
 8003626:	f008 f95a 	bl	800b8de <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_SET);
 800362a:	2201      	movs	r2, #1
 800362c:	2104      	movs	r1, #4
 800362e:	4803      	ldr	r0, [pc, #12]	; (800363c <digipotInit+0x38>)
 8003630:	f003 fe3c 	bl	80072ac <HAL_GPIO_WritePin>
}
 8003634:	bf00      	nop
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	40020800 	.word	0x40020800
 8003640:	20000718 	.word	0x20000718

08003644 <LED_RGB_status>:


void LED_RGB_status(uint16_t red, uint16_t green, uint16_t blue){
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	4603      	mov	r3, r0
 800364c:	80fb      	strh	r3, [r7, #6]
 800364e:	460b      	mov	r3, r1
 8003650:	80bb      	strh	r3, [r7, #4]
 8003652:	4613      	mov	r3, r2
 8003654:	807b      	strh	r3, [r7, #2]
	// Brightness limiting due to low resistance values
	if(red>20){
 8003656:	88fb      	ldrh	r3, [r7, #6]
 8003658:	2b14      	cmp	r3, #20
 800365a:	d901      	bls.n	8003660 <LED_RGB_status+0x1c>
		red = 20;
 800365c:	2314      	movs	r3, #20
 800365e:	80fb      	strh	r3, [r7, #6]
	}
	if(green>30){
 8003660:	88bb      	ldrh	r3, [r7, #4]
 8003662:	2b1e      	cmp	r3, #30
 8003664:	d901      	bls.n	800366a <LED_RGB_status+0x26>
		green = 30;
 8003666:	231e      	movs	r3, #30
 8003668:	80bb      	strh	r3, [r7, #4]
	}
	if(blue>35){
 800366a:	887b      	ldrh	r3, [r7, #2]
 800366c:	2b23      	cmp	r3, #35	; 0x23
 800366e:	d901      	bls.n	8003674 <LED_RGB_status+0x30>
		blue = 35;
 8003670:	2323      	movs	r3, #35	; 0x23
 8003672:	807b      	strh	r3, [r7, #2]
	}
	htim1.Instance->CCR1 = red;
 8003674:	4b08      	ldr	r3, [pc, #32]	; (8003698 <LED_RGB_status+0x54>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	88fa      	ldrh	r2, [r7, #6]
 800367a:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR4 = green;
 800367c:	4b07      	ldr	r3, [pc, #28]	; (800369c <LED_RGB_status+0x58>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	88ba      	ldrh	r2, [r7, #4]
 8003682:	641a      	str	r2, [r3, #64]	; 0x40
	htim3.Instance->CCR3 = blue;
 8003684:	4b05      	ldr	r3, [pc, #20]	; (800369c <LED_RGB_status+0x58>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	887a      	ldrh	r2, [r7, #2]
 800368a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800368c:	bf00      	nop
 800368e:	370c      	adds	r7, #12
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr
 8003698:	20000994 	.word	0x20000994
 800369c:	2000081c 	.word	0x2000081c

080036a0 <transmitVoiceKey>:

void transmitVoiceKey(device *ptrdev){
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b090      	sub	sp, #64	; 0x40
 80036a4:	af02      	add	r7, sp, #8
 80036a6:	6078      	str	r0, [r7, #4]
	uint8_t key[16];
	uint8_t key_encrypted[16];

	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte) + 16 bytes with voice key
	uint8_t packet_total_length = 5 + 16;
 80036a8:	2315      	movs	r3, #21
 80036aa:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

	// SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, packet_type_voice_key, dest_ID = ptrdev->ID, source_ID};
 80036ae:	2310      	movs	r3, #16
 80036b0:	733b      	strb	r3, [r7, #12]
 80036b2:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80036b6:	737b      	strb	r3, [r7, #13]
 80036b8:	23bf      	movs	r3, #191	; 0xbf
 80036ba:	73bb      	strb	r3, [r7, #14]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	781a      	ldrb	r2, [r3, #0]
 80036c0:	4b4a      	ldr	r3, [pc, #296]	; (80037ec <transmitVoiceKey+0x14c>)
 80036c2:	701a      	strb	r2, [r3, #0]
 80036c4:	4b49      	ldr	r3, [pc, #292]	; (80037ec <transmitVoiceKey+0x14c>)
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	73fb      	strb	r3, [r7, #15]
 80036ca:	2301      	movs	r3, #1
 80036cc:	743b      	strb	r3, [r7, #16]

	// Read voice key and store as bytes
	for(uint8_t i = 0; i < 4; i++){
 80036ce:	2300      	movs	r3, #0
 80036d0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80036d4:	e04a      	b.n	800376c <transmitVoiceKey+0xcc>
		key[i*4]   	 =  ptrdev->key_128bit[i] & 0x000000ff;
 80036d6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	3308      	adds	r3, #8
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	4413      	add	r3, r2
 80036e2:	685a      	ldr	r2, [r3, #4]
 80036e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	b2d2      	uxtb	r2, r2
 80036ec:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80036f0:	440b      	add	r3, r1
 80036f2:	f803 2c14 	strb.w	r2, [r3, #-20]
		key[(i*4)+1] = (ptrdev->key_128bit[i] & 0x0000ff00)>>8;
 80036f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	3308      	adds	r3, #8
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	4413      	add	r3, r2
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	0a1a      	lsrs	r2, r3, #8
 8003706:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	3301      	adds	r3, #1
 800370e:	b2d2      	uxtb	r2, r2
 8003710:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003714:	440b      	add	r3, r1
 8003716:	f803 2c14 	strb.w	r2, [r3, #-20]
		key[(i*4)+2] = (ptrdev->key_128bit[i] & 0x00ff0000)>>16;
 800371a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	3308      	adds	r3, #8
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	4413      	add	r3, r2
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	0c1a      	lsrs	r2, r3, #16
 800372a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	3302      	adds	r3, #2
 8003732:	b2d2      	uxtb	r2, r2
 8003734:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003738:	440b      	add	r3, r1
 800373a:	f803 2c14 	strb.w	r2, [r3, #-20]
		key[(i*4)+3] = (ptrdev->key_128bit[i] & 0xff000000)>>24;
 800373e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	3308      	adds	r3, #8
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	4413      	add	r3, r2
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	0e1a      	lsrs	r2, r3, #24
 800374e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	3303      	adds	r3, #3
 8003756:	b2d2      	uxtb	r2, r2
 8003758:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800375c:	440b      	add	r3, r1
 800375e:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(uint8_t i = 0; i < 4; i++){
 8003762:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003766:	3301      	adds	r3, #1
 8003768:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800376c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003770:	2b03      	cmp	r3, #3
 8003772:	d9b0      	bls.n	80036d6 <transmitVoiceKey+0x36>
	}

	// Set correct network key and encrypt the voice key
	//CRYP_SetKey(&hcryp, ptrdev->key_128bit);
	hcryp.Init.pKey = ptrdev->key_128bit;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3324      	adds	r3, #36	; 0x24
 8003778:	4a1d      	ldr	r2, [pc, #116]	; (80037f0 <transmitVoiceKey+0x150>)
 800377a:	60d3      	str	r3, [r2, #12]
	HAL_CRYP_Encrypt(&hcryp, key, 16, key_encrypted, 50); //blocking
 800377c:	f107 0314 	add.w	r3, r7, #20
 8003780:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8003784:	2232      	movs	r2, #50	; 0x32
 8003786:	9200      	str	r2, [sp, #0]
 8003788:	2210      	movs	r2, #16
 800378a:	4819      	ldr	r0, [pc, #100]	; (80037f0 <transmitVoiceKey+0x150>)
 800378c:	f002 fc20 	bl	8005fd0 <HAL_CRYP_Encrypt>

	// ---Write data to packet RAM---
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003790:	2200      	movs	r2, #0
 8003792:	2104      	movs	r1, #4
 8003794:	4817      	ldr	r0, [pc, #92]	; (80037f4 <transmitVoiceKey+0x154>)
 8003796:	f003 fd89 	bl	80072ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 800379a:	f107 030c 	add.w	r3, r7, #12
 800379e:	2205      	movs	r2, #5
 80037a0:	4619      	mov	r1, r3
 80037a2:	4815      	ldr	r0, [pc, #84]	; (80037f8 <transmitVoiceKey+0x158>)
 80037a4:	f008 fc7a 	bl	800c09c <HAL_SPI_Transmit_IT>

	for(uint8_t i = 0; i < 16; i++){
 80037a8:	2300      	movs	r3, #0
 80037aa:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80037ae:	e00e      	b.n	80037ce <transmitVoiceKey+0x12e>
		HAL_SPI_Transmit_IT(&hspi1, &key_encrypted[i], 1);
 80037b0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80037b4:	f107 0214 	add.w	r2, r7, #20
 80037b8:	4413      	add	r3, r2
 80037ba:	2201      	movs	r2, #1
 80037bc:	4619      	mov	r1, r3
 80037be:	480e      	ldr	r0, [pc, #56]	; (80037f8 <transmitVoiceKey+0x158>)
 80037c0:	f008 fc6c 	bl	800c09c <HAL_SPI_Transmit_IT>
	for(uint8_t i = 0; i < 16; i++){
 80037c4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80037c8:	3301      	adds	r3, #1
 80037ca:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80037ce:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80037d2:	2b0f      	cmp	r3, #15
 80037d4:	d9ec      	bls.n	80037b0 <transmitVoiceKey+0x110>
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80037d6:	2201      	movs	r2, #1
 80037d8:	2104      	movs	r1, #4
 80037da:	4806      	ldr	r0, [pc, #24]	; (80037f4 <transmitVoiceKey+0x154>)
 80037dc:	f003 fd66 	bl	80072ac <HAL_GPIO_WritePin>

	// Transmit packet
	ADF_set_Tx_mode();
 80037e0:	f7fd fc80 	bl	80010e4 <ADF_set_Tx_mode>

}
 80037e4:	bf00      	nop
 80037e6:	3738      	adds	r7, #56	; 0x38
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	200000a0 	.word	0x200000a0
 80037f0:	20000b30 	.word	0x20000b30
 80037f4:	40020000 	.word	0x40020000
 80037f8:	20000a50 	.word	0x20000a50

080037fc <transmitAudioPacket>:

void transmitAudioPacket(void){
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b086      	sub	sp, #24
 8003800:	af02      	add	r7, sp, #8
	uint8_t packet_type;
	uint8_t cbuf_ret = 0;
 8003802:	2300      	movs	r3, #0
 8003804:	72fb      	strb	r3, [r7, #11]

	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5 + settings_audiosamples_length;
 8003806:	2335      	movs	r3, #53	; 0x35
 8003808:	72bb      	strb	r3, [r7, #10]

	if(settings_encryption){
 800380a:	4b3b      	ldr	r3, [pc, #236]	; (80038f8 <transmitAudioPacket+0xfc>)
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d002      	beq.n	8003818 <transmitAudioPacket+0x1c>
		packet_type = packet_type_audio_encrypted;
 8003812:	23ff      	movs	r3, #255	; 0xff
 8003814:	73fb      	strb	r3, [r7, #15]
 8003816:	e001      	b.n	800381c <transmitAudioPacket+0x20>
	}
	else{
		packet_type = packet_type_audio;
 8003818:	23fe      	movs	r3, #254	; 0xfe
 800381a:	73fb      	strb	r3, [r7, #15]
	}

	// SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, packet_type, dest_ID = 0xFF, source_ID};
 800381c:	2310      	movs	r3, #16
 800381e:	713b      	strb	r3, [r7, #4]
 8003820:	7abb      	ldrb	r3, [r7, #10]
 8003822:	717b      	strb	r3, [r7, #5]
 8003824:	7bfb      	ldrb	r3, [r7, #15]
 8003826:	71bb      	strb	r3, [r7, #6]
 8003828:	4b34      	ldr	r3, [pc, #208]	; (80038fc <transmitAudioPacket+0x100>)
 800382a:	22ff      	movs	r2, #255	; 0xff
 800382c:	701a      	strb	r2, [r3, #0]
 800382e:	4b33      	ldr	r3, [pc, #204]	; (80038fc <transmitAudioPacket+0x100>)
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	71fb      	strb	r3, [r7, #7]
 8003834:	2301      	movs	r3, #1
 8003836:	723b      	strb	r3, [r7, #8]

	// Read samples from audio buffer
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003838:	2300      	movs	r3, #0
 800383a:	73bb      	strb	r3, [r7, #14]
 800383c:	e00d      	b.n	800385a <transmitAudioPacket+0x5e>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &samples[i]);
 800383e:	4b30      	ldr	r3, [pc, #192]	; (8003900 <transmitAudioPacket+0x104>)
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	7bbb      	ldrb	r3, [r7, #14]
 8003844:	492f      	ldr	r1, [pc, #188]	; (8003904 <transmitAudioPacket+0x108>)
 8003846:	440b      	add	r3, r1
 8003848:	4619      	mov	r1, r3
 800384a:	4610      	mov	r0, r2
 800384c:	f7fd fdf0 	bl	8001430 <circular_buf_get>
 8003850:	4603      	mov	r3, r0
 8003852:	72fb      	strb	r3, [r7, #11]
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003854:	7bbb      	ldrb	r3, [r7, #14]
 8003856:	3301      	adds	r3, #1
 8003858:	73bb      	strb	r3, [r7, #14]
 800385a:	7bbb      	ldrb	r3, [r7, #14]
 800385c:	2b2f      	cmp	r3, #47	; 0x2f
 800385e:	d9ee      	bls.n	800383e <transmitAudioPacket+0x42>
	}

	// Encryption
	if(settings_encryption){
 8003860:	4b25      	ldr	r3, [pc, #148]	; (80038f8 <transmitAudioPacket+0xfc>)
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00a      	beq.n	800387e <transmitAudioPacket+0x82>
		//CRYP_SetKey(&hcryp, voice_key_device);
		hcryp.Init.pKey = voice_key_device;
 8003868:	4b27      	ldr	r3, [pc, #156]	; (8003908 <transmitAudioPacket+0x10c>)
 800386a:	4a28      	ldr	r2, [pc, #160]	; (800390c <transmitAudioPacket+0x110>)
 800386c:	60da      	str	r2, [r3, #12]
		HAL_CRYP_Encrypt(&hcryp, samples, settings_audiosamples_length, data, 50); //blocking
 800386e:	2332      	movs	r3, #50	; 0x32
 8003870:	9300      	str	r3, [sp, #0]
 8003872:	4b27      	ldr	r3, [pc, #156]	; (8003910 <transmitAudioPacket+0x114>)
 8003874:	2230      	movs	r2, #48	; 0x30
 8003876:	4923      	ldr	r1, [pc, #140]	; (8003904 <transmitAudioPacket+0x108>)
 8003878:	4823      	ldr	r0, [pc, #140]	; (8003908 <transmitAudioPacket+0x10c>)
 800387a:	f002 fba9 	bl	8005fd0 <HAL_CRYP_Encrypt>
	}

	// ---Write data to packet RAM---
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800387e:	2200      	movs	r2, #0
 8003880:	2104      	movs	r1, #4
 8003882:	4824      	ldr	r0, [pc, #144]	; (8003914 <transmitAudioPacket+0x118>)
 8003884:	f003 fd12 	bl	80072ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 8003888:	1d3b      	adds	r3, r7, #4
 800388a:	2205      	movs	r2, #5
 800388c:	4619      	mov	r1, r3
 800388e:	4822      	ldr	r0, [pc, #136]	; (8003918 <transmitAudioPacket+0x11c>)
 8003890:	f008 fc04 	bl	800c09c <HAL_SPI_Transmit_IT>

	if(settings_encryption){
 8003894:	4b18      	ldr	r3, [pc, #96]	; (80038f8 <transmitAudioPacket+0xfc>)
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d011      	beq.n	80038c0 <transmitAudioPacket+0xc4>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 800389c:	2300      	movs	r3, #0
 800389e:	737b      	strb	r3, [r7, #13]
 80038a0:	e00a      	b.n	80038b8 <transmitAudioPacket+0xbc>
			HAL_SPI_Transmit_IT(&hspi1, &data[i], 1);
 80038a2:	7b7b      	ldrb	r3, [r7, #13]
 80038a4:	4a1a      	ldr	r2, [pc, #104]	; (8003910 <transmitAudioPacket+0x114>)
 80038a6:	4413      	add	r3, r2
 80038a8:	2201      	movs	r2, #1
 80038aa:	4619      	mov	r1, r3
 80038ac:	481a      	ldr	r0, [pc, #104]	; (8003918 <transmitAudioPacket+0x11c>)
 80038ae:	f008 fbf5 	bl	800c09c <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80038b2:	7b7b      	ldrb	r3, [r7, #13]
 80038b4:	3301      	adds	r3, #1
 80038b6:	737b      	strb	r3, [r7, #13]
 80038b8:	7b7b      	ldrb	r3, [r7, #13]
 80038ba:	2b2f      	cmp	r3, #47	; 0x2f
 80038bc:	d9f1      	bls.n	80038a2 <transmitAudioPacket+0xa6>
 80038be:	e010      	b.n	80038e2 <transmitAudioPacket+0xe6>
		}
	}
	else{
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80038c0:	2300      	movs	r3, #0
 80038c2:	733b      	strb	r3, [r7, #12]
 80038c4:	e00a      	b.n	80038dc <transmitAudioPacket+0xe0>
			HAL_SPI_Transmit_IT(&hspi1, &samples[i], 1);
 80038c6:	7b3b      	ldrb	r3, [r7, #12]
 80038c8:	4a0e      	ldr	r2, [pc, #56]	; (8003904 <transmitAudioPacket+0x108>)
 80038ca:	4413      	add	r3, r2
 80038cc:	2201      	movs	r2, #1
 80038ce:	4619      	mov	r1, r3
 80038d0:	4811      	ldr	r0, [pc, #68]	; (8003918 <transmitAudioPacket+0x11c>)
 80038d2:	f008 fbe3 	bl	800c09c <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80038d6:	7b3b      	ldrb	r3, [r7, #12]
 80038d8:	3301      	adds	r3, #1
 80038da:	733b      	strb	r3, [r7, #12]
 80038dc:	7b3b      	ldrb	r3, [r7, #12]
 80038de:	2b2f      	cmp	r3, #47	; 0x2f
 80038e0:	d9f1      	bls.n	80038c6 <transmitAudioPacket+0xca>
		}
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80038e2:	2201      	movs	r2, #1
 80038e4:	2104      	movs	r1, #4
 80038e6:	480b      	ldr	r0, [pc, #44]	; (8003914 <transmitAudioPacket+0x118>)
 80038e8:	f003 fce0 	bl	80072ac <HAL_GPIO_WritePin>

	// Transmit packet
	ADF_set_Tx_mode();
 80038ec:	f7fd fbfa 	bl	80010e4 <ADF_set_Tx_mode>

}
 80038f0:	bf00      	nop
 80038f2:	3710      	adds	r7, #16
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	20000092 	.word	0x20000092
 80038fc:	200000a0 	.word	0x200000a0
 8003900:	200007d4 	.word	0x200007d4
 8003904:	20000a20 	.word	0x20000a20
 8003908:	20000b30 	.word	0x20000b30
 800390c:	08013768 	.word	0x08013768
 8003910:	20000964 	.word	0x20000964
 8003914:	40020000 	.word	0x40020000
 8003918:	20000a50 	.word	0x20000a50

0800391c <readPacket>:

uint8_t readPacket(void){
 800391c:	b580      	push	{r7, lr}
 800391e:	b086      	sub	sp, #24
 8003920:	af00      	add	r7, sp, #0
	uint8_t valid = 0;
 8003922:	2300      	movs	r3, #0
 8003924:	75fb      	strb	r3, [r7, #23]
	// SPI_PKT_RD and SPI_NOP command
	uint8_t SPI_commands[] = {0x30, 0xff};
 8003926:	f64f 7330 	movw	r3, #65328	; 0xff30
 800392a:	80bb      	strh	r3, [r7, #4]

	while (ADF_SPI_READY() == 0);
 800392c:	bf00      	nop
 800392e:	f7fd fc1d 	bl	800116c <ADF_SPI_READY>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d0fa      	beq.n	800392e <readPacket+0x12>

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003938:	2200      	movs	r2, #0
 800393a:	2104      	movs	r1, #4
 800393c:	4882      	ldr	r0, [pc, #520]	; (8003b48 <readPacket+0x22c>)
 800393e:	f003 fcb5 	bl	80072ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, SPI_commands, 2);
 8003942:	1d3b      	adds	r3, r7, #4
 8003944:	2202      	movs	r2, #2
 8003946:	4619      	mov	r1, r3
 8003948:	4880      	ldr	r0, [pc, #512]	; (8003b4c <readPacket+0x230>)
 800394a:	f008 fba7 	bl	800c09c <HAL_SPI_Transmit_IT>

	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_length, 1);
 800394e:	2201      	movs	r2, #1
 8003950:	497f      	ldr	r1, [pc, #508]	; (8003b50 <readPacket+0x234>)
 8003952:	487e      	ldr	r0, [pc, #504]	; (8003b4c <readPacket+0x230>)
 8003954:	f008 fc24 	bl	800c1a0 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_type, 1);
 8003958:	2201      	movs	r2, #1
 800395a:	497e      	ldr	r1, [pc, #504]	; (8003b54 <readPacket+0x238>)
 800395c:	487b      	ldr	r0, [pc, #492]	; (8003b4c <readPacket+0x230>)
 800395e:	f008 fc1f 	bl	800c1a0 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_to_ID, 1);
 8003962:	2201      	movs	r2, #1
 8003964:	497c      	ldr	r1, [pc, #496]	; (8003b58 <readPacket+0x23c>)
 8003966:	4879      	ldr	r0, [pc, #484]	; (8003b4c <readPacket+0x230>)
 8003968:	f008 fc1a 	bl	800c1a0 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_from_ID, 1);
 800396c:	2201      	movs	r2, #1
 800396e:	497b      	ldr	r1, [pc, #492]	; (8003b5c <readPacket+0x240>)
 8003970:	4876      	ldr	r0, [pc, #472]	; (8003b4c <readPacket+0x230>)
 8003972:	f008 fc15 	bl	800c1a0 <HAL_SPI_Receive_IT>

	if(Rx_to_ID == broadcast_ID){
 8003976:	4b78      	ldr	r3, [pc, #480]	; (8003b58 <readPacket+0x23c>)
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	22ff      	movs	r2, #255	; 0xff
 800397c:	4293      	cmp	r3, r2
 800397e:	d128      	bne.n	80039d2 <readPacket+0xb6>
		if(Rx_packet_type == packet_type_audio_encrypted || Rx_packet_type == packet_type_audio){
 8003980:	4b74      	ldr	r3, [pc, #464]	; (8003b54 <readPacket+0x238>)
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	22ff      	movs	r2, #255	; 0xff
 8003986:	4293      	cmp	r3, r2
 8003988:	d005      	beq.n	8003996 <readPacket+0x7a>
 800398a:	4b72      	ldr	r3, [pc, #456]	; (8003b54 <readPacket+0x238>)
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	22fe      	movs	r2, #254	; 0xfe
 8003990:	4293      	cmp	r3, r2
 8003992:	f040 80ce 	bne.w	8003b32 <readPacket+0x216>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003996:	2300      	movs	r3, #0
 8003998:	75bb      	strb	r3, [r7, #22]
 800399a:	e00a      	b.n	80039b2 <readPacket+0x96>
				HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
 800399c:	7dbb      	ldrb	r3, [r7, #22]
 800399e:	4a70      	ldr	r2, [pc, #448]	; (8003b60 <readPacket+0x244>)
 80039a0:	4413      	add	r3, r2
 80039a2:	2201      	movs	r2, #1
 80039a4:	4619      	mov	r1, r3
 80039a6:	4869      	ldr	r0, [pc, #420]	; (8003b4c <readPacket+0x230>)
 80039a8:	f008 fbfa 	bl	800c1a0 <HAL_SPI_Receive_IT>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80039ac:	7dbb      	ldrb	r3, [r7, #22]
 80039ae:	3301      	adds	r3, #1
 80039b0:	75bb      	strb	r3, [r7, #22]
 80039b2:	7dbb      	ldrb	r3, [r7, #22]
 80039b4:	2b2f      	cmp	r3, #47	; 0x2f
 80039b6:	d9f1      	bls.n	800399c <readPacket+0x80>
			}

			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 80039b8:	2201      	movs	r2, #1
 80039ba:	496a      	ldr	r1, [pc, #424]	; (8003b64 <readPacket+0x248>)
 80039bc:	4863      	ldr	r0, [pc, #396]	; (8003b4c <readPacket+0x230>)
 80039be:	f008 fbef 	bl	800c1a0 <HAL_SPI_Receive_IT>
			HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80039c2:	2201      	movs	r2, #1
 80039c4:	2104      	movs	r1, #4
 80039c6:	4860      	ldr	r0, [pc, #384]	; (8003b48 <readPacket+0x22c>)
 80039c8:	f003 fc70 	bl	80072ac <HAL_GPIO_WritePin>
			valid = 1;
 80039cc:	2301      	movs	r3, #1
 80039ce:	75fb      	strb	r3, [r7, #23]
 80039d0:	e0af      	b.n	8003b32 <readPacket+0x216>
		}
	}
	else if (Rx_to_ID == source_ID){
 80039d2:	4b61      	ldr	r3, [pc, #388]	; (8003b58 <readPacket+0x23c>)
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	2201      	movs	r2, #1
 80039d8:	4293      	cmp	r3, r2
 80039da:	f040 80aa 	bne.w	8003b32 <readPacket+0x216>
		// Reply from audio packet
		if(Rx_packet_type == packet_type_reply){
 80039de:	4b5d      	ldr	r3, [pc, #372]	; (8003b54 <readPacket+0x238>)
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	220f      	movs	r2, #15
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d108      	bne.n	80039fa <readPacket+0xde>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 80039e8:	2201      	movs	r2, #1
 80039ea:	495e      	ldr	r1, [pc, #376]	; (8003b64 <readPacket+0x248>)
 80039ec:	4857      	ldr	r0, [pc, #348]	; (8003b4c <readPacket+0x230>)
 80039ee:	f008 fbd7 	bl	800c1a0 <HAL_SPI_Receive_IT>
			valid = 1;
 80039f2:	2301      	movs	r3, #1
 80039f4:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 80039f6:	bf00      	nop
 80039f8:	e096      	b.n	8003b28 <readPacket+0x20c>
		}
		// Keybit chosen by TX
		else if(Rx_packet_type == packet_type_keybit_chosen){
 80039fa:	4b56      	ldr	r3, [pc, #344]	; (8003b54 <readPacket+0x238>)
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	22aa      	movs	r2, #170	; 0xaa
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d108      	bne.n	8003a16 <readPacket+0xfa>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003a04:	2201      	movs	r2, #1
 8003a06:	4957      	ldr	r1, [pc, #348]	; (8003b64 <readPacket+0x248>)
 8003a08:	4850      	ldr	r0, [pc, #320]	; (8003b4c <readPacket+0x230>)
 8003a0a:	f008 fbc9 	bl	800c1a0 <HAL_SPI_Receive_IT>
			valid = 1;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003a12:	bf00      	nop
 8003a14:	e088      	b.n	8003b28 <readPacket+0x20c>
		}
		// Keybit chosen by TX with Hamming-code
		else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 8003a16:	4b4f      	ldr	r3, [pc, #316]	; (8003b54 <readPacket+0x238>)
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	22ab      	movs	r2, #171	; 0xab
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d10d      	bne.n	8003a3c <readPacket+0x120>
			HAL_SPI_Receive_IT(&hspi1, &Hamming, 1);
 8003a20:	2201      	movs	r2, #1
 8003a22:	4951      	ldr	r1, [pc, #324]	; (8003b68 <readPacket+0x24c>)
 8003a24:	4849      	ldr	r0, [pc, #292]	; (8003b4c <readPacket+0x230>)
 8003a26:	f008 fbbb 	bl	800c1a0 <HAL_SPI_Receive_IT>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	494d      	ldr	r1, [pc, #308]	; (8003b64 <readPacket+0x248>)
 8003a2e:	4847      	ldr	r0, [pc, #284]	; (8003b4c <readPacket+0x230>)
 8003a30:	f008 fbb6 	bl	800c1a0 <HAL_SPI_Receive_IT>
			valid = 1;
 8003a34:	2301      	movs	r3, #1
 8003a36:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003a38:	bf00      	nop
 8003a3a:	e075      	b.n	8003b28 <readPacket+0x20c>
		}
		// Keybit chosen by TX with Hamming-code and CRC check
		else if(Rx_packet_type == packet_type_keybit_chosen_CRC){
 8003a3c:	4b45      	ldr	r3, [pc, #276]	; (8003b54 <readPacket+0x238>)
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	22ac      	movs	r2, #172	; 0xac
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d123      	bne.n	8003a8e <readPacket+0x172>
			HAL_SPI_Receive_IT(&hspi1, &Hamming, 1);
 8003a46:	2201      	movs	r2, #1
 8003a48:	4947      	ldr	r1, [pc, #284]	; (8003b68 <readPacket+0x24c>)
 8003a4a:	4840      	ldr	r0, [pc, #256]	; (8003b4c <readPacket+0x230>)
 8003a4c:	f008 fba8 	bl	800c1a0 <HAL_SPI_Receive_IT>
			for(int i=0; i<4; i++){
 8003a50:	2300      	movs	r3, #0
 8003a52:	613b      	str	r3, [r7, #16]
 8003a54:	e00a      	b.n	8003a6c <readPacket+0x150>
				HAL_SPI_Receive_IT(&hspi1, &CRC_array[i], 1);
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	4a44      	ldr	r2, [pc, #272]	; (8003b6c <readPacket+0x250>)
 8003a5a:	4413      	add	r3, r2
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	4619      	mov	r1, r3
 8003a60:	483a      	ldr	r0, [pc, #232]	; (8003b4c <readPacket+0x230>)
 8003a62:	f008 fb9d 	bl	800c1a0 <HAL_SPI_Receive_IT>
			for(int i=0; i<4; i++){
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	613b      	str	r3, [r7, #16]
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	2b03      	cmp	r3, #3
 8003a70:	ddf1      	ble.n	8003a56 <readPacket+0x13a>
			}
			HAL_SPI_Receive_IT(&hspi1, &keyword_index, 1);
 8003a72:	2201      	movs	r2, #1
 8003a74:	493e      	ldr	r1, [pc, #248]	; (8003b70 <readPacket+0x254>)
 8003a76:	4835      	ldr	r0, [pc, #212]	; (8003b4c <readPacket+0x230>)
 8003a78:	f008 fb92 	bl	800c1a0 <HAL_SPI_Receive_IT>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	4939      	ldr	r1, [pc, #228]	; (8003b64 <readPacket+0x248>)
 8003a80:	4832      	ldr	r0, [pc, #200]	; (8003b4c <readPacket+0x230>)
 8003a82:	f008 fb8d 	bl	800c1a0 <HAL_SPI_Receive_IT>
			valid = 1;
 8003a86:	2301      	movs	r3, #1
 8003a88:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003a8a:	bf00      	nop
 8003a8c:	e04c      	b.n	8003b28 <readPacket+0x20c>

		}
		else if (Rx_packet_type == packet_type_keybit_CRC_ok){
 8003a8e:	4b31      	ldr	r3, [pc, #196]	; (8003b54 <readPacket+0x238>)
 8003a90:	781b      	ldrb	r3, [r3, #0]
 8003a92:	22a0      	movs	r2, #160	; 0xa0
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d108      	bne.n	8003aaa <readPacket+0x18e>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003a98:	2201      	movs	r2, #1
 8003a9a:	4932      	ldr	r1, [pc, #200]	; (8003b64 <readPacket+0x248>)
 8003a9c:	482b      	ldr	r0, [pc, #172]	; (8003b4c <readPacket+0x230>)
 8003a9e:	f008 fb7f 	bl	800c1a0 <HAL_SPI_Receive_IT>
			valid = 1;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003aa6:	bf00      	nop
 8003aa8:	e03e      	b.n	8003b28 <readPacket+0x20c>
		}
		else if (Rx_packet_type == packet_type_keybit_CRC_bad){
 8003aaa:	4b2a      	ldr	r3, [pc, #168]	; (8003b54 <readPacket+0x238>)
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	22b0      	movs	r2, #176	; 0xb0
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d108      	bne.n	8003ac6 <readPacket+0x1aa>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	492b      	ldr	r1, [pc, #172]	; (8003b64 <readPacket+0x248>)
 8003ab8:	4824      	ldr	r0, [pc, #144]	; (8003b4c <readPacket+0x230>)
 8003aba:	f008 fb71 	bl	800c1a0 <HAL_SPI_Receive_IT>
			valid = 1;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003ac2:	bf00      	nop
 8003ac4:	e030      	b.n	8003b28 <readPacket+0x20c>
		}
		// Transmission of voice-key by TX to slaves
		else if (Rx_packet_type == packet_type_voice_key){
 8003ac6:	4b23      	ldr	r3, [pc, #140]	; (8003b54 <readPacket+0x238>)
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	22bf      	movs	r2, #191	; 0xbf
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d12b      	bne.n	8003b28 <readPacket+0x20c>
			uint32_t val;
			uint8_t byte;
			for(uint8_t i = 0; i < 4; i++){
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	72fb      	strb	r3, [r7, #11]
 8003ad4:	e01d      	b.n	8003b12 <readPacket+0x1f6>
				val = 0;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	60fb      	str	r3, [r7, #12]
				for(uint8_t b=0 ; b < 4 ;b++){
 8003ada:	2300      	movs	r3, #0
 8003adc:	72bb      	strb	r3, [r7, #10]
 8003ade:	e00d      	b.n	8003afc <readPacket+0x1e0>
					HAL_SPI_Receive_IT(&hspi1, byte, 1);
 8003ae0:	7a7b      	ldrb	r3, [r7, #9]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	4819      	ldr	r0, [pc, #100]	; (8003b4c <readPacket+0x230>)
 8003ae8:	f008 fb5a 	bl	800c1a0 <HAL_SPI_Receive_IT>
					val = (val << 8) | byte;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	021a      	lsls	r2, r3, #8
 8003af0:	7a7b      	ldrb	r3, [r7, #9]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	60fb      	str	r3, [r7, #12]
				for(uint8_t b=0 ; b < 4 ;b++){
 8003af6:	7abb      	ldrb	r3, [r7, #10]
 8003af8:	3301      	adds	r3, #1
 8003afa:	72bb      	strb	r3, [r7, #10]
 8003afc:	7abb      	ldrb	r3, [r7, #10]
 8003afe:	2b03      	cmp	r3, #3
 8003b00:	d9ee      	bls.n	8003ae0 <readPacket+0x1c4>
				}
				voice_key[i] = val;
 8003b02:	7afb      	ldrb	r3, [r7, #11]
 8003b04:	491b      	ldr	r1, [pc, #108]	; (8003b74 <readPacket+0x258>)
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for(uint8_t i = 0; i < 4; i++){
 8003b0c:	7afb      	ldrb	r3, [r7, #11]
 8003b0e:	3301      	adds	r3, #1
 8003b10:	72fb      	strb	r3, [r7, #11]
 8003b12:	7afb      	ldrb	r3, [r7, #11]
 8003b14:	2b03      	cmp	r3, #3
 8003b16:	d9de      	bls.n	8003ad6 <readPacket+0x1ba>
			}
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003b18:	2201      	movs	r2, #1
 8003b1a:	4912      	ldr	r1, [pc, #72]	; (8003b64 <readPacket+0x248>)
 8003b1c:	480b      	ldr	r0, [pc, #44]	; (8003b4c <readPacket+0x230>)
 8003b1e:	f008 fb3f 	bl	800c1a0 <HAL_SPI_Receive_IT>
			valid = 1;
 8003b22:	2301      	movs	r3, #1
 8003b24:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003b26:	bf00      	nop
		}
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003b28:	2201      	movs	r2, #1
 8003b2a:	2104      	movs	r1, #4
 8003b2c:	4806      	ldr	r0, [pc, #24]	; (8003b48 <readPacket+0x22c>)
 8003b2e:	f003 fbbd 	bl	80072ac <HAL_GPIO_WritePin>
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003b32:	2201      	movs	r2, #1
 8003b34:	2104      	movs	r1, #4
 8003b36:	4804      	ldr	r0, [pc, #16]	; (8003b48 <readPacket+0x22c>)
 8003b38:	f003 fbb8 	bl	80072ac <HAL_GPIO_WritePin>
	return valid;
 8003b3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3718      	adds	r7, #24
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	40020000 	.word	0x40020000
 8003b4c:	20000a50 	.word	0x20000a50
 8003b50:	2000093c 	.word	0x2000093c
 8003b54:	2000093d 	.word	0x2000093d
 8003b58:	20000aec 	.word	0x20000aec
 8003b5c:	20000ae9 	.word	0x20000ae9
 8003b60:	20000964 	.word	0x20000964
 8003b64:	20000aeb 	.word	0x20000aeb
 8003b68:	20000ae8 	.word	0x20000ae8
 8003b6c:	20000a18 	.word	0x20000a18
 8003b70:	20000960 	.word	0x20000960
 8003b74:	200000a4 	.word	0x200000a4

08003b78 <writeKeybitPacket>:


void writeKeybitPacket(device *ptrdev, uint8_t keybit_type){
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b090      	sub	sp, #64	; 0x40
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	460b      	mov	r3, r1
 8003b82:	70fb      	strb	r3, [r7, #3]
	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5;
 8003b84:	2305      	movs	r3, #5
 8003b86:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if(keybit_type == packet_type_keybit_chosen){
 8003b8a:	22aa      	movs	r2, #170	; 0xaa
 8003b8c:	78fb      	ldrb	r3, [r7, #3]
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d128      	bne.n	8003be4 <writeKeybitPacket+0x6c>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen, dest_ID = ptrdev->ID , source_ID};
 8003b92:	2310      	movs	r3, #16
 8003b94:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8003b98:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003b9c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8003ba0:	23aa      	movs	r3, #170	; 0xaa
 8003ba2:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	781a      	ldrb	r2, [r3, #0]
 8003baa:	4b8e      	ldr	r3, [pc, #568]	; (8003de4 <writeKeybitPacket+0x26c>)
 8003bac:	701a      	strb	r2, [r3, #0]
 8003bae:	4b8d      	ldr	r3, [pc, #564]	; (8003de4 <writeKeybitPacket+0x26c>)
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

		// Write data to packet RAM
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	2104      	movs	r1, #4
 8003bc0:	4889      	ldr	r0, [pc, #548]	; (8003de8 <writeKeybitPacket+0x270>)
 8003bc2:	f003 fb73 	bl	80072ac <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003bc6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003bca:	2205      	movs	r2, #5
 8003bcc:	4619      	mov	r1, r3
 8003bce:	4887      	ldr	r0, [pc, #540]	; (8003dec <writeKeybitPacket+0x274>)
 8003bd0:	f008 fa64 	bl	800c09c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	2104      	movs	r1, #4
 8003bd8:	4883      	ldr	r0, [pc, #524]	; (8003de8 <writeKeybitPacket+0x270>)
 8003bda:	f003 fb67 	bl	80072ac <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003bde:	f7fd fa81 	bl	80010e4 <ADF_set_Tx_mode>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
		ADF_set_Tx_mode();
	}

}
 8003be2:	e0fa      	b.n	8003dda <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_keybit_chosen_Hamming){
 8003be4:	22ab      	movs	r2, #171	; 0xab
 8003be6:	78fb      	ldrb	r3, [r7, #3]
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d131      	bne.n	8003c50 <writeKeybitPacket+0xd8>
		packet_total_length+=1;
 8003bec:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_Hamming, dest_ID = ptrdev->ID , source_ID, Hamming};
 8003bf6:	2310      	movs	r3, #16
 8003bf8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8003bfc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003c00:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8003c04:	23ab      	movs	r3, #171	; 0xab
 8003c06:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	781a      	ldrb	r2, [r3, #0]
 8003c0e:	4b75      	ldr	r3, [pc, #468]	; (8003de4 <writeKeybitPacket+0x26c>)
 8003c10:	701a      	strb	r2, [r3, #0]
 8003c12:	4b74      	ldr	r3, [pc, #464]	; (8003de4 <writeKeybitPacket+0x26c>)
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8003c20:	4b73      	ldr	r3, [pc, #460]	; (8003df0 <writeKeybitPacket+0x278>)
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003c28:	2200      	movs	r2, #0
 8003c2a:	2104      	movs	r1, #4
 8003c2c:	486e      	ldr	r0, [pc, #440]	; (8003de8 <writeKeybitPacket+0x270>)
 8003c2e:	f003 fb3d 	bl	80072ac <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003c32:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003c36:	2206      	movs	r2, #6
 8003c38:	4619      	mov	r1, r3
 8003c3a:	486c      	ldr	r0, [pc, #432]	; (8003dec <writeKeybitPacket+0x274>)
 8003c3c:	f008 fa2e 	bl	800c09c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003c40:	2201      	movs	r2, #1
 8003c42:	2104      	movs	r1, #4
 8003c44:	4868      	ldr	r0, [pc, #416]	; (8003de8 <writeKeybitPacket+0x270>)
 8003c46:	f003 fb31 	bl	80072ac <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003c4a:	f7fd fa4b 	bl	80010e4 <ADF_set_Tx_mode>
}
 8003c4e:	e0c4      	b.n	8003dda <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_keybit_chosen_CRC){
 8003c50:	22ac      	movs	r2, #172	; 0xac
 8003c52:	78fb      	ldrb	r3, [r7, #3]
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d146      	bne.n	8003ce6 <writeKeybitPacket+0x16e>
		packet_total_length+=6;
 8003c58:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003c5c:	3306      	adds	r3, #6
 8003c5e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_CRC, dest_ID = ptrdev->ID , source_ID, Hamming, CRC_array[0],CRC_array[1],CRC_array[2],CRC_array[3], ptrdev->keywords_128bit};
 8003c62:	2310      	movs	r3, #16
 8003c64:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8003c68:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003c6c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8003c70:	23ac      	movs	r3, #172	; 0xac
 8003c72:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	781a      	ldrb	r2, [r3, #0]
 8003c7a:	4b5a      	ldr	r3, [pc, #360]	; (8003de4 <writeKeybitPacket+0x26c>)
 8003c7c:	701a      	strb	r2, [r3, #0]
 8003c7e:	4b59      	ldr	r3, [pc, #356]	; (8003de4 <writeKeybitPacket+0x26c>)
 8003c80:	781b      	ldrb	r3, [r3, #0]
 8003c82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003c86:	2301      	movs	r3, #1
 8003c88:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8003c8c:	4b58      	ldr	r3, [pc, #352]	; (8003df0 <writeKeybitPacket+0x278>)
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8003c94:	4b57      	ldr	r3, [pc, #348]	; (8003df4 <writeKeybitPacket+0x27c>)
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003c9c:	4b55      	ldr	r3, [pc, #340]	; (8003df4 <writeKeybitPacket+0x27c>)
 8003c9e:	785b      	ldrb	r3, [r3, #1]
 8003ca0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ca4:	4b53      	ldr	r3, [pc, #332]	; (8003df4 <writeKeybitPacket+0x27c>)
 8003ca6:	789b      	ldrb	r3, [r3, #2]
 8003ca8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8003cac:	4b51      	ldr	r3, [pc, #324]	; (8003df4 <writeKeybitPacket+0x27c>)
 8003cae:	78db      	ldrb	r3, [r3, #3]
 8003cb0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003cba:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	2104      	movs	r1, #4
 8003cc2:	4849      	ldr	r0, [pc, #292]	; (8003de8 <writeKeybitPacket+0x270>)
 8003cc4:	f003 faf2 	bl	80072ac <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003cc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ccc:	220b      	movs	r2, #11
 8003cce:	4619      	mov	r1, r3
 8003cd0:	4846      	ldr	r0, [pc, #280]	; (8003dec <writeKeybitPacket+0x274>)
 8003cd2:	f008 f9e3 	bl	800c09c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	2104      	movs	r1, #4
 8003cda:	4843      	ldr	r0, [pc, #268]	; (8003de8 <writeKeybitPacket+0x270>)
 8003cdc:	f003 fae6 	bl	80072ac <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003ce0:	f7fd fa00 	bl	80010e4 <ADF_set_Tx_mode>
}
 8003ce4:	e079      	b.n	8003dda <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_keybit_CRC_ok){
 8003ce6:	22a0      	movs	r2, #160	; 0xa0
 8003ce8:	78fb      	ldrb	r3, [r7, #3]
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d124      	bne.n	8003d38 <writeKeybitPacket+0x1c0>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_CRC_ok, dest_ID = ptrdev->ID , source_ID};
 8003cee:	2310      	movs	r3, #16
 8003cf0:	773b      	strb	r3, [r7, #28]
 8003cf2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003cf6:	777b      	strb	r3, [r7, #29]
 8003cf8:	23a0      	movs	r3, #160	; 0xa0
 8003cfa:	77bb      	strb	r3, [r7, #30]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	781a      	ldrb	r2, [r3, #0]
 8003d00:	4b38      	ldr	r3, [pc, #224]	; (8003de4 <writeKeybitPacket+0x26c>)
 8003d02:	701a      	strb	r2, [r3, #0]
 8003d04:	4b37      	ldr	r3, [pc, #220]	; (8003de4 <writeKeybitPacket+0x26c>)
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	77fb      	strb	r3, [r7, #31]
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	f887 3020 	strb.w	r3, [r7, #32]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003d10:	2200      	movs	r2, #0
 8003d12:	2104      	movs	r1, #4
 8003d14:	4834      	ldr	r0, [pc, #208]	; (8003de8 <writeKeybitPacket+0x270>)
 8003d16:	f003 fac9 	bl	80072ac <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003d1a:	f107 031c 	add.w	r3, r7, #28
 8003d1e:	2205      	movs	r2, #5
 8003d20:	4619      	mov	r1, r3
 8003d22:	4832      	ldr	r0, [pc, #200]	; (8003dec <writeKeybitPacket+0x274>)
 8003d24:	f008 f9ba 	bl	800c09c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003d28:	2201      	movs	r2, #1
 8003d2a:	2104      	movs	r1, #4
 8003d2c:	482e      	ldr	r0, [pc, #184]	; (8003de8 <writeKeybitPacket+0x270>)
 8003d2e:	f003 fabd 	bl	80072ac <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003d32:	f7fd f9d7 	bl	80010e4 <ADF_set_Tx_mode>
}
 8003d36:	e050      	b.n	8003dda <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_keybit_CRC_bad){
 8003d38:	22b0      	movs	r2, #176	; 0xb0
 8003d3a:	78fb      	ldrb	r3, [r7, #3]
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d123      	bne.n	8003d88 <writeKeybitPacket+0x210>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_CRC_bad, dest_ID = ptrdev->ID , source_ID};
 8003d40:	2310      	movs	r3, #16
 8003d42:	753b      	strb	r3, [r7, #20]
 8003d44:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003d48:	757b      	strb	r3, [r7, #21]
 8003d4a:	23b0      	movs	r3, #176	; 0xb0
 8003d4c:	75bb      	strb	r3, [r7, #22]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	781a      	ldrb	r2, [r3, #0]
 8003d52:	4b24      	ldr	r3, [pc, #144]	; (8003de4 <writeKeybitPacket+0x26c>)
 8003d54:	701a      	strb	r2, [r3, #0]
 8003d56:	4b23      	ldr	r3, [pc, #140]	; (8003de4 <writeKeybitPacket+0x26c>)
 8003d58:	781b      	ldrb	r3, [r3, #0]
 8003d5a:	75fb      	strb	r3, [r7, #23]
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	763b      	strb	r3, [r7, #24]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003d60:	2200      	movs	r2, #0
 8003d62:	2104      	movs	r1, #4
 8003d64:	4820      	ldr	r0, [pc, #128]	; (8003de8 <writeKeybitPacket+0x270>)
 8003d66:	f003 faa1 	bl	80072ac <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003d6a:	f107 0314 	add.w	r3, r7, #20
 8003d6e:	2205      	movs	r2, #5
 8003d70:	4619      	mov	r1, r3
 8003d72:	481e      	ldr	r0, [pc, #120]	; (8003dec <writeKeybitPacket+0x274>)
 8003d74:	f008 f992 	bl	800c09c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003d78:	2201      	movs	r2, #1
 8003d7a:	2104      	movs	r1, #4
 8003d7c:	481a      	ldr	r0, [pc, #104]	; (8003de8 <writeKeybitPacket+0x270>)
 8003d7e:	f003 fa95 	bl	80072ac <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003d82:	f7fd f9af 	bl	80010e4 <ADF_set_Tx_mode>
}
 8003d86:	e028      	b.n	8003dda <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_reply){
 8003d88:	220f      	movs	r2, #15
 8003d8a:	78fb      	ldrb	r3, [r7, #3]
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d124      	bne.n	8003dda <writeKeybitPacket+0x262>
		uint8_t header[] = {0x10, packet_total_length, packet_type_reply, dest_ID = ptrdev->ID , source_ID};
 8003d90:	2310      	movs	r3, #16
 8003d92:	733b      	strb	r3, [r7, #12]
 8003d94:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003d98:	737b      	strb	r3, [r7, #13]
 8003d9a:	230f      	movs	r3, #15
 8003d9c:	73bb      	strb	r3, [r7, #14]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	781a      	ldrb	r2, [r3, #0]
 8003da2:	4b10      	ldr	r3, [pc, #64]	; (8003de4 <writeKeybitPacket+0x26c>)
 8003da4:	701a      	strb	r2, [r3, #0]
 8003da6:	4b0f      	ldr	r3, [pc, #60]	; (8003de4 <writeKeybitPacket+0x26c>)
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	73fb      	strb	r3, [r7, #15]
 8003dac:	2301      	movs	r3, #1
 8003dae:	743b      	strb	r3, [r7, #16]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003db0:	2200      	movs	r2, #0
 8003db2:	2104      	movs	r1, #4
 8003db4:	480c      	ldr	r0, [pc, #48]	; (8003de8 <writeKeybitPacket+0x270>)
 8003db6:	f003 fa79 	bl	80072ac <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 8003dba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	f107 030c 	add.w	r3, r7, #12
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	4809      	ldr	r0, [pc, #36]	; (8003dec <writeKeybitPacket+0x274>)
 8003dc8:	f008 f968 	bl	800c09c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003dcc:	2201      	movs	r2, #1
 8003dce:	2104      	movs	r1, #4
 8003dd0:	4805      	ldr	r0, [pc, #20]	; (8003de8 <writeKeybitPacket+0x270>)
 8003dd2:	f003 fa6b 	bl	80072ac <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003dd6:	f7fd f985 	bl	80010e4 <ADF_set_Tx_mode>
}
 8003dda:	bf00      	nop
 8003ddc:	3740      	adds	r7, #64	; 0x40
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	200000a0 	.word	0x200000a0
 8003de8:	40020000 	.word	0x40020000
 8003dec:	20000a50 	.word	0x20000a50
 8003df0:	20000ae8 	.word	0x20000ae8
 8003df4:	20000a18 	.word	0x20000a18

08003df8 <playAudio>:

void playAudio(){
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
	uint16_t sample;
	uint8_t cbuf_ret = 0;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	71fb      	strb	r3, [r7, #7]
	cbuf_size = circular_buf_size(audio_buffer_handle_t);
 8003e02:	4b10      	ldr	r3, [pc, #64]	; (8003e44 <playAudio+0x4c>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fd fab2 	bl	8001370 <circular_buf_size>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	b29a      	uxth	r2, r3
 8003e10:	4b0d      	ldr	r3, [pc, #52]	; (8003e48 <playAudio+0x50>)
 8003e12:	801a      	strh	r2, [r3, #0]
	// Check if circular buffer is filled with samples
	if(cbuf_size){
 8003e14:	4b0c      	ldr	r3, [pc, #48]	; (8003e48 <playAudio+0x50>)
 8003e16:	881b      	ldrh	r3, [r3, #0]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d00e      	beq.n	8003e3a <playAudio+0x42>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &sample);
 8003e1c:	4b09      	ldr	r3, [pc, #36]	; (8003e44 <playAudio+0x4c>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	1d3a      	adds	r2, r7, #4
 8003e22:	4611      	mov	r1, r2
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7fd fb03 	bl	8001430 <circular_buf_get>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	71fb      	strb	r3, [r7, #7]
		HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_8B_R, sample);
 8003e2e:	88bb      	ldrh	r3, [r7, #4]
 8003e30:	2208      	movs	r2, #8
 8003e32:	2100      	movs	r1, #0
 8003e34:	4805      	ldr	r0, [pc, #20]	; (8003e4c <playAudio+0x54>)
 8003e36:	f003 f826 	bl	8006e86 <HAL_DAC_SetValue>
	}
}
 8003e3a:	bf00      	nop
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	200007d4 	.word	0x200007d4
 8003e48:	200002ec 	.word	0x200002ec
 8003e4c:	20000928 	.word	0x20000928

08003e50 <Hamming_create>:

uint8_t Hamming_create(uint8_t key){
 8003e50:	b480      	push	{r7}
 8003e52:	b087      	sub	sp, #28
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	4603      	mov	r3, r0
 8003e58:	71fb      	strb	r3, [r7, #7]
	uint8_t bit_0 =  key	 & 0x01;
 8003e5a:	79fb      	ldrb	r3, [r7, #7]
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	75fb      	strb	r3, [r7, #23]
	uint8_t bit_1 = (key>>1) & 0x01;
 8003e62:	79fb      	ldrb	r3, [r7, #7]
 8003e64:	085b      	lsrs	r3, r3, #1
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	f003 0301 	and.w	r3, r3, #1
 8003e6c:	75bb      	strb	r3, [r7, #22]
	uint8_t bit_2 = (key>>2) & 0x01;
 8003e6e:	79fb      	ldrb	r3, [r7, #7]
 8003e70:	089b      	lsrs	r3, r3, #2
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	757b      	strb	r3, [r7, #21]
	uint8_t bit_3 = (key>>3) & 0x01;
 8003e7a:	79fb      	ldrb	r3, [r7, #7]
 8003e7c:	08db      	lsrs	r3, r3, #3
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	f003 0301 	and.w	r3, r3, #1
 8003e84:	753b      	strb	r3, [r7, #20]
	uint8_t bit_4 = (key>>4) & 0x01;
 8003e86:	79fb      	ldrb	r3, [r7, #7]
 8003e88:	091b      	lsrs	r3, r3, #4
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	f003 0301 	and.w	r3, r3, #1
 8003e90:	74fb      	strb	r3, [r7, #19]
	uint8_t bit_5 = (key>>5) & 0x01;
 8003e92:	79fb      	ldrb	r3, [r7, #7]
 8003e94:	095b      	lsrs	r3, r3, #5
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	f003 0301 	and.w	r3, r3, #1
 8003e9c:	74bb      	strb	r3, [r7, #18]
	uint8_t bit_6 = (key>>6) & 0x01;
 8003e9e:	79fb      	ldrb	r3, [r7, #7]
 8003ea0:	099b      	lsrs	r3, r3, #6
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	f003 0301 	and.w	r3, r3, #1
 8003ea8:	747b      	strb	r3, [r7, #17]
	uint8_t bit_7 = (key>>7) & 0x01;
 8003eaa:	79fb      	ldrb	r3, [r7, #7]
 8003eac:	09db      	lsrs	r3, r3, #7
 8003eae:	743b      	strb	r3, [r7, #16]

	uint8_t parity_0 = bit_0 ^ bit_1 ^ bit_3 ^ bit_4 ^ bit_6;
 8003eb0:	7dfa      	ldrb	r2, [r7, #23]
 8003eb2:	7dbb      	ldrb	r3, [r7, #22]
 8003eb4:	4053      	eors	r3, r2
 8003eb6:	b2da      	uxtb	r2, r3
 8003eb8:	7d3b      	ldrb	r3, [r7, #20]
 8003eba:	4053      	eors	r3, r2
 8003ebc:	b2da      	uxtb	r2, r3
 8003ebe:	7cfb      	ldrb	r3, [r7, #19]
 8003ec0:	4053      	eors	r3, r2
 8003ec2:	b2da      	uxtb	r2, r3
 8003ec4:	7c7b      	ldrb	r3, [r7, #17]
 8003ec6:	4053      	eors	r3, r2
 8003ec8:	73fb      	strb	r3, [r7, #15]
	uint8_t parity_1 = bit_0 ^ bit_2 ^ bit_3 ^ bit_5 ^ bit_6;
 8003eca:	7dfa      	ldrb	r2, [r7, #23]
 8003ecc:	7d7b      	ldrb	r3, [r7, #21]
 8003ece:	4053      	eors	r3, r2
 8003ed0:	b2da      	uxtb	r2, r3
 8003ed2:	7d3b      	ldrb	r3, [r7, #20]
 8003ed4:	4053      	eors	r3, r2
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	7cbb      	ldrb	r3, [r7, #18]
 8003eda:	4053      	eors	r3, r2
 8003edc:	b2da      	uxtb	r2, r3
 8003ede:	7c7b      	ldrb	r3, [r7, #17]
 8003ee0:	4053      	eors	r3, r2
 8003ee2:	73bb      	strb	r3, [r7, #14]
	uint8_t parity_2 = bit_1 ^ bit_2 ^ bit_3 ^ bit_7;
 8003ee4:	7dba      	ldrb	r2, [r7, #22]
 8003ee6:	7d7b      	ldrb	r3, [r7, #21]
 8003ee8:	4053      	eors	r3, r2
 8003eea:	b2da      	uxtb	r2, r3
 8003eec:	7d3b      	ldrb	r3, [r7, #20]
 8003eee:	4053      	eors	r3, r2
 8003ef0:	b2da      	uxtb	r2, r3
 8003ef2:	7c3b      	ldrb	r3, [r7, #16]
 8003ef4:	4053      	eors	r3, r2
 8003ef6:	737b      	strb	r3, [r7, #13]
	uint8_t parity_3 = bit_4 ^ bit_5 ^ bit_6 ^ bit_7;
 8003ef8:	7cfa      	ldrb	r2, [r7, #19]
 8003efa:	7cbb      	ldrb	r3, [r7, #18]
 8003efc:	4053      	eors	r3, r2
 8003efe:	b2da      	uxtb	r2, r3
 8003f00:	7c7b      	ldrb	r3, [r7, #17]
 8003f02:	4053      	eors	r3, r2
 8003f04:	b2da      	uxtb	r2, r3
 8003f06:	7c3b      	ldrb	r3, [r7, #16]
 8003f08:	4053      	eors	r3, r2
 8003f0a:	733b      	strb	r3, [r7, #12]

	uint8_t Tx_code = (parity_3 * 8) + (parity_2 * 4) + (parity_1 * 2) + parity_0;
 8003f0c:	7b3b      	ldrb	r3, [r7, #12]
 8003f0e:	005a      	lsls	r2, r3, #1
 8003f10:	7b7b      	ldrb	r3, [r7, #13]
 8003f12:	4413      	add	r3, r2
 8003f14:	005a      	lsls	r2, r3, #1
 8003f16:	7bbb      	ldrb	r3, [r7, #14]
 8003f18:	4413      	add	r3, r2
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	005b      	lsls	r3, r3, #1
 8003f1e:	b2da      	uxtb	r2, r3
 8003f20:	7bfb      	ldrb	r3, [r7, #15]
 8003f22:	4413      	add	r3, r2
 8003f24:	72fb      	strb	r3, [r7, #11]
	Tx_code = 0x0F & Tx_code;
 8003f26:	7afb      	ldrb	r3, [r7, #11]
 8003f28:	f003 030f 	and.w	r3, r3, #15
 8003f2c:	72fb      	strb	r3, [r7, #11]
	return Tx_code;
 8003f2e:	7afb      	ldrb	r3, [r7, #11]
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	371c      	adds	r7, #28
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <Hamming_correct>:

uint8_t Hamming_correct(uint8_t Tx_code, uint8_t key){
 8003f3c:	b480      	push	{r7}
 8003f3e:	b089      	sub	sp, #36	; 0x24
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	4603      	mov	r3, r0
 8003f44:	460a      	mov	r2, r1
 8003f46:	71fb      	strb	r3, [r7, #7]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	71bb      	strb	r3, [r7, #6]
	uint8_t bit_0 =  key 	 & 0x01;
 8003f4c:	79bb      	ldrb	r3, [r7, #6]
 8003f4e:	f003 0301 	and.w	r3, r3, #1
 8003f52:	76fb      	strb	r3, [r7, #27]
	uint8_t bit_1 = (key>>1) & 0x01;
 8003f54:	79bb      	ldrb	r3, [r7, #6]
 8003f56:	085b      	lsrs	r3, r3, #1
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	76bb      	strb	r3, [r7, #26]
	uint8_t bit_2 = (key>>2) & 0x01;
 8003f60:	79bb      	ldrb	r3, [r7, #6]
 8003f62:	089b      	lsrs	r3, r3, #2
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	767b      	strb	r3, [r7, #25]
	uint8_t bit_3 = (key>>3) & 0x01;
 8003f6c:	79bb      	ldrb	r3, [r7, #6]
 8003f6e:	08db      	lsrs	r3, r3, #3
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	763b      	strb	r3, [r7, #24]
	uint8_t bit_4 = (key>>4) & 0x01;
 8003f78:	79bb      	ldrb	r3, [r7, #6]
 8003f7a:	091b      	lsrs	r3, r3, #4
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	f003 0301 	and.w	r3, r3, #1
 8003f82:	75fb      	strb	r3, [r7, #23]
	uint8_t bit_5 = (key>>5) & 0x01;
 8003f84:	79bb      	ldrb	r3, [r7, #6]
 8003f86:	095b      	lsrs	r3, r3, #5
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	75bb      	strb	r3, [r7, #22]
	uint8_t bit_6 = (key>>6) & 0x01;
 8003f90:	79bb      	ldrb	r3, [r7, #6]
 8003f92:	099b      	lsrs	r3, r3, #6
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	757b      	strb	r3, [r7, #21]
	uint8_t bit_7 = (key>>7) & 0x01;
 8003f9c:	79bb      	ldrb	r3, [r7, #6]
 8003f9e:	09db      	lsrs	r3, r3, #7
 8003fa0:	753b      	strb	r3, [r7, #20]

	uint8_t parity_0 = bit_0 ^ bit_1 ^ bit_3 ^ bit_4 ^ bit_6;
 8003fa2:	7efa      	ldrb	r2, [r7, #27]
 8003fa4:	7ebb      	ldrb	r3, [r7, #26]
 8003fa6:	4053      	eors	r3, r2
 8003fa8:	b2da      	uxtb	r2, r3
 8003faa:	7e3b      	ldrb	r3, [r7, #24]
 8003fac:	4053      	eors	r3, r2
 8003fae:	b2da      	uxtb	r2, r3
 8003fb0:	7dfb      	ldrb	r3, [r7, #23]
 8003fb2:	4053      	eors	r3, r2
 8003fb4:	b2da      	uxtb	r2, r3
 8003fb6:	7d7b      	ldrb	r3, [r7, #21]
 8003fb8:	4053      	eors	r3, r2
 8003fba:	74fb      	strb	r3, [r7, #19]
	uint8_t parity_1 = bit_0 ^ bit_2 ^ bit_3 ^ bit_5 ^ bit_6;
 8003fbc:	7efa      	ldrb	r2, [r7, #27]
 8003fbe:	7e7b      	ldrb	r3, [r7, #25]
 8003fc0:	4053      	eors	r3, r2
 8003fc2:	b2da      	uxtb	r2, r3
 8003fc4:	7e3b      	ldrb	r3, [r7, #24]
 8003fc6:	4053      	eors	r3, r2
 8003fc8:	b2da      	uxtb	r2, r3
 8003fca:	7dbb      	ldrb	r3, [r7, #22]
 8003fcc:	4053      	eors	r3, r2
 8003fce:	b2da      	uxtb	r2, r3
 8003fd0:	7d7b      	ldrb	r3, [r7, #21]
 8003fd2:	4053      	eors	r3, r2
 8003fd4:	74bb      	strb	r3, [r7, #18]
	uint8_t parity_2 = bit_1 ^ bit_2 ^ bit_3 ^ bit_7;
 8003fd6:	7eba      	ldrb	r2, [r7, #26]
 8003fd8:	7e7b      	ldrb	r3, [r7, #25]
 8003fda:	4053      	eors	r3, r2
 8003fdc:	b2da      	uxtb	r2, r3
 8003fde:	7e3b      	ldrb	r3, [r7, #24]
 8003fe0:	4053      	eors	r3, r2
 8003fe2:	b2da      	uxtb	r2, r3
 8003fe4:	7d3b      	ldrb	r3, [r7, #20]
 8003fe6:	4053      	eors	r3, r2
 8003fe8:	747b      	strb	r3, [r7, #17]
	uint8_t parity_3 = bit_4 ^ bit_5 ^ bit_6 ^ bit_7;
 8003fea:	7dfa      	ldrb	r2, [r7, #23]
 8003fec:	7dbb      	ldrb	r3, [r7, #22]
 8003fee:	4053      	eors	r3, r2
 8003ff0:	b2da      	uxtb	r2, r3
 8003ff2:	7d7b      	ldrb	r3, [r7, #21]
 8003ff4:	4053      	eors	r3, r2
 8003ff6:	b2da      	uxtb	r2, r3
 8003ff8:	7d3b      	ldrb	r3, [r7, #20]
 8003ffa:	4053      	eors	r3, r2
 8003ffc:	743b      	strb	r3, [r7, #16]

	uint8_t Rx_code = (parity_3 * 8) + (parity_2 * 4) + (parity_1 * 2) + parity_0;
 8003ffe:	7c3b      	ldrb	r3, [r7, #16]
 8004000:	005a      	lsls	r2, r3, #1
 8004002:	7c7b      	ldrb	r3, [r7, #17]
 8004004:	4413      	add	r3, r2
 8004006:	005a      	lsls	r2, r3, #1
 8004008:	7cbb      	ldrb	r3, [r7, #18]
 800400a:	4413      	add	r3, r2
 800400c:	b2db      	uxtb	r3, r3
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	b2da      	uxtb	r2, r3
 8004012:	7cfb      	ldrb	r3, [r7, #19]
 8004014:	4413      	add	r3, r2
 8004016:	73fb      	strb	r3, [r7, #15]

	if (Rx_code != Tx_code){
 8004018:	7bfa      	ldrb	r2, [r7, #15]
 800401a:	79fb      	ldrb	r3, [r7, #7]
 800401c:	429a      	cmp	r2, r3
 800401e:	d07e      	beq.n	800411e <Hamming_correct+0x1e2>
		uint8_t control_0 = 0;
 8004020:	2300      	movs	r3, #0
 8004022:	77fb      	strb	r3, [r7, #31]
		uint8_t control_1 = 0;
 8004024:	2300      	movs	r3, #0
 8004026:	77bb      	strb	r3, [r7, #30]
		uint8_t control_2 = 0;
 8004028:	2300      	movs	r3, #0
 800402a:	777b      	strb	r3, [r7, #29]
		uint8_t control_3 = 0;
 800402c:	2300      	movs	r3, #0
 800402e:	773b      	strb	r3, [r7, #28]

		if (parity_0 != (Tx_code & 0x01))
 8004030:	7cfa      	ldrb	r2, [r7, #19]
 8004032:	79fb      	ldrb	r3, [r7, #7]
 8004034:	f003 0301 	and.w	r3, r3, #1
 8004038:	429a      	cmp	r2, r3
 800403a:	d001      	beq.n	8004040 <Hamming_correct+0x104>
			control_0 = 1;
 800403c:	2301      	movs	r3, #1
 800403e:	77fb      	strb	r3, [r7, #31]
		if (parity_1 != ((Tx_code>>1) & 0x01))
 8004040:	7cba      	ldrb	r2, [r7, #18]
 8004042:	79fb      	ldrb	r3, [r7, #7]
 8004044:	085b      	lsrs	r3, r3, #1
 8004046:	b2db      	uxtb	r3, r3
 8004048:	f003 0301 	and.w	r3, r3, #1
 800404c:	429a      	cmp	r2, r3
 800404e:	d001      	beq.n	8004054 <Hamming_correct+0x118>
			control_1 = 1;
 8004050:	2301      	movs	r3, #1
 8004052:	77bb      	strb	r3, [r7, #30]
		if (parity_2 != ((Tx_code>>2) & 0x01))
 8004054:	7c7a      	ldrb	r2, [r7, #17]
 8004056:	79fb      	ldrb	r3, [r7, #7]
 8004058:	089b      	lsrs	r3, r3, #2
 800405a:	b2db      	uxtb	r3, r3
 800405c:	f003 0301 	and.w	r3, r3, #1
 8004060:	429a      	cmp	r2, r3
 8004062:	d001      	beq.n	8004068 <Hamming_correct+0x12c>
			control_2 = 1;
 8004064:	2301      	movs	r3, #1
 8004066:	777b      	strb	r3, [r7, #29]
		if (parity_3 != ((Tx_code>>3) & 0x01))
 8004068:	7c3a      	ldrb	r2, [r7, #16]
 800406a:	79fb      	ldrb	r3, [r7, #7]
 800406c:	08db      	lsrs	r3, r3, #3
 800406e:	b2db      	uxtb	r3, r3
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	429a      	cmp	r2, r3
 8004076:	d001      	beq.n	800407c <Hamming_correct+0x140>
			control_3 = 1;
 8004078:	2301      	movs	r3, #1
 800407a:	773b      	strb	r3, [r7, #28]

		uint8_t control = (control_3 * 8) + (control_2 * 4) + (control_1 * 2) + control_0;
 800407c:	7f3b      	ldrb	r3, [r7, #28]
 800407e:	005a      	lsls	r2, r3, #1
 8004080:	7f7b      	ldrb	r3, [r7, #29]
 8004082:	4413      	add	r3, r2
 8004084:	005a      	lsls	r2, r3, #1
 8004086:	7fbb      	ldrb	r3, [r7, #30]
 8004088:	4413      	add	r3, r2
 800408a:	b2db      	uxtb	r3, r3
 800408c:	005b      	lsls	r3, r3, #1
 800408e:	b2da      	uxtb	r2, r3
 8004090:	7ffb      	ldrb	r3, [r7, #31]
 8004092:	4413      	add	r3, r2
 8004094:	73bb      	strb	r3, [r7, #14]

		// Key correction
		switch(control)	{
 8004096:	7bbb      	ldrb	r3, [r7, #14]
 8004098:	3b03      	subs	r3, #3
 800409a:	2b09      	cmp	r3, #9
 800409c:	d840      	bhi.n	8004120 <Hamming_correct+0x1e4>
 800409e:	a201      	add	r2, pc, #4	; (adr r2, 80040a4 <Hamming_correct+0x168>)
 80040a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a4:	080040cd 	.word	0x080040cd
 80040a8:	08004121 	.word	0x08004121
 80040ac:	080040d7 	.word	0x080040d7
 80040b0:	080040e1 	.word	0x080040e1
 80040b4:	080040eb 	.word	0x080040eb
 80040b8:	08004121 	.word	0x08004121
 80040bc:	080040f5 	.word	0x080040f5
 80040c0:	080040ff 	.word	0x080040ff
 80040c4:	08004109 	.word	0x08004109
 80040c8:	08004113 	.word	0x08004113
			case 3:
				key ^= 1UL << 0;
 80040cc:	79bb      	ldrb	r3, [r7, #6]
 80040ce:	f083 0301 	eor.w	r3, r3, #1
 80040d2:	71bb      	strb	r3, [r7, #6]
				break;
 80040d4:	e024      	b.n	8004120 <Hamming_correct+0x1e4>
			case 5:
				key ^= 1UL << 1;
 80040d6:	79bb      	ldrb	r3, [r7, #6]
 80040d8:	f083 0302 	eor.w	r3, r3, #2
 80040dc:	71bb      	strb	r3, [r7, #6]
				break;
 80040de:	e01f      	b.n	8004120 <Hamming_correct+0x1e4>
			case 6:
				key ^= 1UL << 2;
 80040e0:	79bb      	ldrb	r3, [r7, #6]
 80040e2:	f083 0304 	eor.w	r3, r3, #4
 80040e6:	71bb      	strb	r3, [r7, #6]
				break;
 80040e8:	e01a      	b.n	8004120 <Hamming_correct+0x1e4>
			case 7:
				key ^= 1UL << 3;
 80040ea:	79bb      	ldrb	r3, [r7, #6]
 80040ec:	f083 0308 	eor.w	r3, r3, #8
 80040f0:	71bb      	strb	r3, [r7, #6]
				break;
 80040f2:	e015      	b.n	8004120 <Hamming_correct+0x1e4>
			case 9:
				key ^= 1UL << 4;
 80040f4:	79bb      	ldrb	r3, [r7, #6]
 80040f6:	f083 0310 	eor.w	r3, r3, #16
 80040fa:	71bb      	strb	r3, [r7, #6]
				break;
 80040fc:	e010      	b.n	8004120 <Hamming_correct+0x1e4>
			case 10:
				key ^= 1UL << 5;
 80040fe:	79bb      	ldrb	r3, [r7, #6]
 8004100:	f083 0320 	eor.w	r3, r3, #32
 8004104:	71bb      	strb	r3, [r7, #6]
				break;
 8004106:	e00b      	b.n	8004120 <Hamming_correct+0x1e4>
			case 11:
				key ^= 1UL << 6;
 8004108:	79bb      	ldrb	r3, [r7, #6]
 800410a:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 800410e:	71bb      	strb	r3, [r7, #6]
				break;
 8004110:	e006      	b.n	8004120 <Hamming_correct+0x1e4>
			case 12:
				key ^= 1UL << 7;
 8004112:	79bb      	ldrb	r3, [r7, #6]
 8004114:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 8004118:	43db      	mvns	r3, r3
 800411a:	71bb      	strb	r3, [r7, #6]
				break;
 800411c:	e000      	b.n	8004120 <Hamming_correct+0x1e4>
		}
	}
 800411e:	bf00      	nop
	return key;
 8004120:	79bb      	ldrb	r3, [r7, #6]
}
 8004122:	4618      	mov	r0, r3
 8004124:	3724      	adds	r7, #36	; 0x24
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop

08004130 <CRC_create>:

void CRC_create(device *ptrdev){
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
	CRC_sum = HAL_CRC_Calculate(&hcrc, ptrdev->key_CRC_128bit, 4);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	3334      	adds	r3, #52	; 0x34
 800413c:	2204      	movs	r2, #4
 800413e:	4619      	mov	r1, r3
 8004140:	480f      	ldr	r0, [pc, #60]	; (8004180 <CRC_create+0x50>)
 8004142:	f001 feda 	bl	8005efa <HAL_CRC_Calculate>
 8004146:	4603      	mov	r3, r0
 8004148:	4a0e      	ldr	r2, [pc, #56]	; (8004184 <CRC_create+0x54>)
 800414a:	6013      	str	r3, [r2, #0]
	// LSB to MSB (0 to 3)
	for(int i=0; i<4; i++)	{
 800414c:	2300      	movs	r3, #0
 800414e:	60fb      	str	r3, [r7, #12]
 8004150:	e00d      	b.n	800416e <CRC_create+0x3e>
		CRC_array[3-i] = (CRC_sum >> (i*8));
 8004152:	4b0c      	ldr	r3, [pc, #48]	; (8004184 <CRC_create+0x54>)
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	00db      	lsls	r3, r3, #3
 800415a:	40da      	lsrs	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f1c3 0303 	rsb	r3, r3, #3
 8004162:	b2d1      	uxtb	r1, r2
 8004164:	4a08      	ldr	r2, [pc, #32]	; (8004188 <CRC_create+0x58>)
 8004166:	54d1      	strb	r1, [r2, r3]
	for(int i=0; i<4; i++)	{
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	3301      	adds	r3, #1
 800416c:	60fb      	str	r3, [r7, #12]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2b03      	cmp	r3, #3
 8004172:	ddee      	ble.n	8004152 <CRC_create+0x22>
	}
}
 8004174:	bf00      	nop
 8004176:	bf00      	nop
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	200007c8 	.word	0x200007c8
 8004184:	2000070c 	.word	0x2000070c
 8004188:	20000a18 	.word	0x20000a18

0800418c <CRC_check>:

uint8_t CRC_check(device *ptrdev){
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
	CRC_c = HAL_CRC_Calculate(&hcrc, ptrdev->key_CRC_128bit, 4);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	3334      	adds	r3, #52	; 0x34
 8004198:	2204      	movs	r2, #4
 800419a:	4619      	mov	r1, r3
 800419c:	4812      	ldr	r0, [pc, #72]	; (80041e8 <CRC_check+0x5c>)
 800419e:	f001 feac 	bl	8005efa <HAL_CRC_Calculate>
 80041a2:	4603      	mov	r3, r0
 80041a4:	4a11      	ldr	r2, [pc, #68]	; (80041ec <CRC_check+0x60>)
 80041a6:	6013      	str	r3, [r2, #0]
	for (int i=0; i < 4; i++){
 80041a8:	2300      	movs	r3, #0
 80041aa:	60fb      	str	r3, [r7, #12]
 80041ac:	e00c      	b.n	80041c8 <CRC_check+0x3c>
		CRC_sum = (CRC_sum << 8) | CRC_array[i];
 80041ae:	4b10      	ldr	r3, [pc, #64]	; (80041f0 <CRC_check+0x64>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	021b      	lsls	r3, r3, #8
 80041b4:	490f      	ldr	r1, [pc, #60]	; (80041f4 <CRC_check+0x68>)
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	440a      	add	r2, r1
 80041ba:	7812      	ldrb	r2, [r2, #0]
 80041bc:	4313      	orrs	r3, r2
 80041be:	4a0c      	ldr	r2, [pc, #48]	; (80041f0 <CRC_check+0x64>)
 80041c0:	6013      	str	r3, [r2, #0]
	for (int i=0; i < 4; i++){
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	3301      	adds	r3, #1
 80041c6:	60fb      	str	r3, [r7, #12]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2b03      	cmp	r3, #3
 80041cc:	ddef      	ble.n	80041ae <CRC_check+0x22>
	}
	return (CRC_c==CRC_sum?1:0);
 80041ce:	4b07      	ldr	r3, [pc, #28]	; (80041ec <CRC_check+0x60>)
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	4b07      	ldr	r3, [pc, #28]	; (80041f0 <CRC_check+0x64>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	bf0c      	ite	eq
 80041da:	2301      	moveq	r3, #1
 80041dc:	2300      	movne	r3, #0
 80041de:	b2db      	uxtb	r3, r3
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3710      	adds	r7, #16
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	200007c8 	.word	0x200007c8
 80041ec:	20000714 	.word	0x20000714
 80041f0:	2000070c 	.word	0x2000070c
 80041f4:	20000a18 	.word	0x20000a18

080041f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80041f8:	b480      	push	{r7}
 80041fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80041fc:	b672      	cpsid	i
}
 80041fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004200:	e7fe      	b.n	8004200 <Error_Handler+0x8>

08004202 <ssh1106_Reset>:
#include <math.h>
#include <ssh1106.h>
#include <stdlib.h>
#include <string.h>  // For memcpy

void ssh1106_Reset(void) {
 8004202:	b480      	push	{r7}
 8004204:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8004206:	bf00      	nop
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <ssh1106_WriteCommand>:

// Send a byte to the command register
void ssh1106_WriteCommand(uint8_t byte) {
 8004210:	b580      	push	{r7, lr}
 8004212:	b086      	sub	sp, #24
 8004214:	af04      	add	r7, sp, #16
 8004216:	4603      	mov	r3, r0
 8004218:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800421a:	f04f 33ff 	mov.w	r3, #4294967295
 800421e:	9302      	str	r3, [sp, #8]
 8004220:	2301      	movs	r3, #1
 8004222:	9301      	str	r3, [sp, #4]
 8004224:	1dfb      	adds	r3, r7, #7
 8004226:	9300      	str	r3, [sp, #0]
 8004228:	2301      	movs	r3, #1
 800422a:	2200      	movs	r2, #0
 800422c:	2178      	movs	r1, #120	; 0x78
 800422e:	4803      	ldr	r0, [pc, #12]	; (800423c <ssh1106_WriteCommand+0x2c>)
 8004230:	f003 f9b2 	bl	8007598 <HAL_I2C_Mem_Write>
}
 8004234:	bf00      	nop
 8004236:	3708      	adds	r7, #8
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	20000770 	.word	0x20000770

08004240 <ssh1106_WriteData>:

// Send data
void ssh1106_WriteData(uint8_t* buffer, size_t buff_size) {
 8004240:	b580      	push	{r7, lr}
 8004242:	b086      	sub	sp, #24
 8004244:	af04      	add	r7, sp, #16
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	b29b      	uxth	r3, r3
 800424e:	f04f 32ff 	mov.w	r2, #4294967295
 8004252:	9202      	str	r2, [sp, #8]
 8004254:	9301      	str	r3, [sp, #4]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	9300      	str	r3, [sp, #0]
 800425a:	2301      	movs	r3, #1
 800425c:	2240      	movs	r2, #64	; 0x40
 800425e:	2178      	movs	r1, #120	; 0x78
 8004260:	4803      	ldr	r0, [pc, #12]	; (8004270 <ssh1106_WriteData+0x30>)
 8004262:	f003 f999 	bl	8007598 <HAL_I2C_Mem_Write>
}
 8004266:	bf00      	nop
 8004268:	3708      	adds	r7, #8
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	20000770 	.word	0x20000770

08004274 <ssh1106_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssh1106_Init(void) {
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0
    // Reset OLED
    ssh1106_Reset();
 8004278:	f7ff ffc3 	bl	8004202 <ssh1106_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800427c:	2064      	movs	r0, #100	; 0x64
 800427e:	f001 f80f 	bl	80052a0 <HAL_Delay>

    // Init OLED
    ssh1106_SetDisplayOn(0); //display off
 8004282:	2000      	movs	r0, #0
 8004284:	f000 f9e6 	bl	8004654 <ssh1106_SetDisplayOn>

    ssh1106_WriteCommand(0x20); //Set Memory Addressing Mode
 8004288:	2020      	movs	r0, #32
 800428a:	f7ff ffc1 	bl	8004210 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800428e:	2000      	movs	r0, #0
 8004290:	f7ff ffbe 	bl	8004210 <ssh1106_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssh1106_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8004294:	20b0      	movs	r0, #176	; 0xb0
 8004296:	f7ff ffbb 	bl	8004210 <ssh1106_WriteCommand>

#ifdef SSH1106_MIRROR_VERT
    ssh1106_WriteCommand(0xC0); // Mirror vertically
#else
    ssh1106_WriteCommand(0xC8); //Set COM Output Scan Direction
 800429a:	20c8      	movs	r0, #200	; 0xc8
 800429c:	f7ff ffb8 	bl	8004210 <ssh1106_WriteCommand>
#endif

    ssh1106_WriteCommand(0x00); //---set low column address
 80042a0:	2000      	movs	r0, #0
 80042a2:	f7ff ffb5 	bl	8004210 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x10); //---set high column address
 80042a6:	2010      	movs	r0, #16
 80042a8:	f7ff ffb2 	bl	8004210 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x40); //--set start line address - CHECK
 80042ac:	2040      	movs	r0, #64	; 0x40
 80042ae:	f7ff ffaf 	bl	8004210 <ssh1106_WriteCommand>

    ssh1106_SetContrast(0xFF);
 80042b2:	20ff      	movs	r0, #255	; 0xff
 80042b4:	f000 f9ba 	bl	800462c <ssh1106_SetContrast>

#ifdef SSH1106_MIRROR_HORIZ
    ssh1106_WriteCommand(0xA0); // Mirror horizontally
#else
    ssh1106_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80042b8:	20a1      	movs	r0, #161	; 0xa1
 80042ba:	f7ff ffa9 	bl	8004210 <ssh1106_WriteCommand>
#endif

#ifdef SSH1106_INVERSE_COLOR
    ssh1106_WriteCommand(0xA7); //--set inverse color
#else
    ssh1106_WriteCommand(0xA6); //--set normal color
 80042be:	20a6      	movs	r0, #166	; 0xa6
 80042c0:	f7ff ffa6 	bl	8004210 <ssh1106_WriteCommand>
// Set multiplex ratio.
#if (SSH1106_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssh1106_WriteCommand(0xFF);
#else
    ssh1106_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80042c4:	20a8      	movs	r0, #168	; 0xa8
 80042c6:	f7ff ffa3 	bl	8004210 <ssh1106_WriteCommand>
#endif

#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x1F); //
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x3F); //
 80042ca:	203f      	movs	r0, #63	; 0x3f
 80042cc:	f7ff ffa0 	bl	8004210 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80042d0:	20a4      	movs	r0, #164	; 0xa4
 80042d2:	f7ff ff9d 	bl	8004210 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD3); //-set display offset - CHECK
 80042d6:	20d3      	movs	r0, #211	; 0xd3
 80042d8:	f7ff ff9a 	bl	8004210 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); //-not offset
 80042dc:	2000      	movs	r0, #0
 80042de:	f7ff ff97 	bl	8004210 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80042e2:	20d5      	movs	r0, #213	; 0xd5
 80042e4:	f7ff ff94 	bl	8004210 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0xF0); //--set divide ratio
 80042e8:	20f0      	movs	r0, #240	; 0xf0
 80042ea:	f7ff ff91 	bl	8004210 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD9); //--set pre-charge period
 80042ee:	20d9      	movs	r0, #217	; 0xd9
 80042f0:	f7ff ff8e 	bl	8004210 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x22); //
 80042f4:	2022      	movs	r0, #34	; 0x22
 80042f6:	f7ff ff8b 	bl	8004210 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80042fa:	20da      	movs	r0, #218	; 0xda
 80042fc:	f7ff ff88 	bl	8004210 <ssh1106_WriteCommand>
#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x02);
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x12);
 8004300:	2012      	movs	r0, #18
 8004302:	f7ff ff85 	bl	8004210 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xDB); //--set vcomh
 8004306:	20db      	movs	r0, #219	; 0xdb
 8004308:	f7ff ff82 	bl	8004210 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x20); //0x20,0.77xVcc
 800430c:	2020      	movs	r0, #32
 800430e:	f7ff ff7f 	bl	8004210 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x8D); //--set DC-DC enable
 8004312:	208d      	movs	r0, #141	; 0x8d
 8004314:	f7ff ff7c 	bl	8004210 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x14); //
 8004318:	2014      	movs	r0, #20
 800431a:	f7ff ff79 	bl	8004210 <ssh1106_WriteCommand>
    ssh1106_SetDisplayOn(1); //--turn on SSH1106 panel
 800431e:	2001      	movs	r0, #1
 8004320:	f000 f998 	bl	8004654 <ssh1106_SetDisplayOn>

    // Clear screen
    ssh1106_Fill(Black);
 8004324:	2000      	movs	r0, #0
 8004326:	f000 f80f 	bl	8004348 <ssh1106_Fill>

    // Flush buffer to screen
    ssh1106_UpdateScreen();
 800432a:	f000 f831 	bl	8004390 <ssh1106_UpdateScreen>

    // Set default values for screen object
    SSH1106.CurrentX = 0;
 800432e:	4b05      	ldr	r3, [pc, #20]	; (8004344 <ssh1106_Init+0xd0>)
 8004330:	2200      	movs	r2, #0
 8004332:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = 0;
 8004334:	4b03      	ldr	r3, [pc, #12]	; (8004344 <ssh1106_Init+0xd0>)
 8004336:	2200      	movs	r2, #0
 8004338:	805a      	strh	r2, [r3, #2]

    SSH1106.Initialized = 1;
 800433a:	4b02      	ldr	r3, [pc, #8]	; (8004344 <ssh1106_Init+0xd0>)
 800433c:	2201      	movs	r2, #1
 800433e:	715a      	strb	r2, [r3, #5]
}
 8004340:	bf00      	nop
 8004342:	bd80      	pop	{r7, pc}
 8004344:	200006f0 	.word	0x200006f0

08004348 <ssh1106_Fill>:

// Fill the whole screen with the given color
void ssh1106_Fill(SSH1106_COLOR color) {
 8004348:	b480      	push	{r7}
 800434a:	b085      	sub	sp, #20
 800434c:	af00      	add	r7, sp, #0
 800434e:	4603      	mov	r3, r0
 8004350:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 8004352:	2300      	movs	r3, #0
 8004354:	60fb      	str	r3, [r7, #12]
 8004356:	e00d      	b.n	8004374 <ssh1106_Fill+0x2c>
        SSH1106_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8004358:	79fb      	ldrb	r3, [r7, #7]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <ssh1106_Fill+0x1a>
 800435e:	2100      	movs	r1, #0
 8004360:	e000      	b.n	8004364 <ssh1106_Fill+0x1c>
 8004362:	21ff      	movs	r1, #255	; 0xff
 8004364:	4a09      	ldr	r2, [pc, #36]	; (800438c <ssh1106_Fill+0x44>)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	4413      	add	r3, r2
 800436a:	460a      	mov	r2, r1
 800436c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	3301      	adds	r3, #1
 8004372:	60fb      	str	r3, [r7, #12]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800437a:	d3ed      	bcc.n	8004358 <ssh1106_Fill+0x10>
    }
}
 800437c:	bf00      	nop
 800437e:	bf00      	nop
 8004380:	3714      	adds	r7, #20
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	200002f0 	.word	0x200002f0

08004390 <ssh1106_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssh1106_UpdateScreen(void) {
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 8004396:	2300      	movs	r3, #0
 8004398:	71fb      	strb	r3, [r7, #7]
 800439a:	e016      	b.n	80043ca <ssh1106_UpdateScreen+0x3a>
        ssh1106_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800439c:	79fb      	ldrb	r3, [r7, #7]
 800439e:	3b50      	subs	r3, #80	; 0x50
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7ff ff34 	bl	8004210 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x00);
 80043a8:	2000      	movs	r0, #0
 80043aa:	f7ff ff31 	bl	8004210 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x10);
 80043ae:	2010      	movs	r0, #16
 80043b0:	f7ff ff2e 	bl	8004210 <ssh1106_WriteCommand>
        ssh1106_WriteData(&SSH1106_Buffer[SSH1106_WIDTH*i],SSH1106_WIDTH);
 80043b4:	79fb      	ldrb	r3, [r7, #7]
 80043b6:	01db      	lsls	r3, r3, #7
 80043b8:	4a08      	ldr	r2, [pc, #32]	; (80043dc <ssh1106_UpdateScreen+0x4c>)
 80043ba:	4413      	add	r3, r2
 80043bc:	2180      	movs	r1, #128	; 0x80
 80043be:	4618      	mov	r0, r3
 80043c0:	f7ff ff3e 	bl	8004240 <ssh1106_WriteData>
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 80043c4:	79fb      	ldrb	r3, [r7, #7]
 80043c6:	3301      	adds	r3, #1
 80043c8:	71fb      	strb	r3, [r7, #7]
 80043ca:	79fb      	ldrb	r3, [r7, #7]
 80043cc:	2b07      	cmp	r3, #7
 80043ce:	d9e5      	bls.n	800439c <ssh1106_UpdateScreen+0xc>
    }
}
 80043d0:	bf00      	nop
 80043d2:	bf00      	nop
 80043d4:	3708      	adds	r7, #8
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	200002f0 	.word	0x200002f0

080043e0 <ssh1106_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssh1106_DrawPixel(uint8_t x, uint8_t y, SSH1106_COLOR color) {
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	4603      	mov	r3, r0
 80043e8:	71fb      	strb	r3, [r7, #7]
 80043ea:	460b      	mov	r3, r1
 80043ec:	71bb      	strb	r3, [r7, #6]
 80043ee:	4613      	mov	r3, r2
 80043f0:	717b      	strb	r3, [r7, #5]
    if(x >= SSH1106_WIDTH || y >= SSH1106_HEIGHT) {
 80043f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	db48      	blt.n	800448c <ssh1106_DrawPixel+0xac>
 80043fa:	79bb      	ldrb	r3, [r7, #6]
 80043fc:	2b3f      	cmp	r3, #63	; 0x3f
 80043fe:	d845      	bhi.n	800448c <ssh1106_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if(SSH1106.Inverted) {
 8004400:	4b25      	ldr	r3, [pc, #148]	; (8004498 <ssh1106_DrawPixel+0xb8>)
 8004402:	791b      	ldrb	r3, [r3, #4]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d006      	beq.n	8004416 <ssh1106_DrawPixel+0x36>
        color = (SSH1106_COLOR)!color;
 8004408:	797b      	ldrb	r3, [r7, #5]
 800440a:	2b00      	cmp	r3, #0
 800440c:	bf0c      	ite	eq
 800440e:	2301      	moveq	r3, #1
 8004410:	2300      	movne	r3, #0
 8004412:	b2db      	uxtb	r3, r3
 8004414:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the right color
    if(color == White) {
 8004416:	797b      	ldrb	r3, [r7, #5]
 8004418:	2b01      	cmp	r3, #1
 800441a:	d11a      	bne.n	8004452 <ssh1106_DrawPixel+0x72>
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] |= 1 << (y % 8);
 800441c:	79fa      	ldrb	r2, [r7, #7]
 800441e:	79bb      	ldrb	r3, [r7, #6]
 8004420:	08db      	lsrs	r3, r3, #3
 8004422:	b2d8      	uxtb	r0, r3
 8004424:	4603      	mov	r3, r0
 8004426:	01db      	lsls	r3, r3, #7
 8004428:	4413      	add	r3, r2
 800442a:	4a1c      	ldr	r2, [pc, #112]	; (800449c <ssh1106_DrawPixel+0xbc>)
 800442c:	5cd3      	ldrb	r3, [r2, r3]
 800442e:	b25a      	sxtb	r2, r3
 8004430:	79bb      	ldrb	r3, [r7, #6]
 8004432:	f003 0307 	and.w	r3, r3, #7
 8004436:	2101      	movs	r1, #1
 8004438:	fa01 f303 	lsl.w	r3, r1, r3
 800443c:	b25b      	sxtb	r3, r3
 800443e:	4313      	orrs	r3, r2
 8004440:	b259      	sxtb	r1, r3
 8004442:	79fa      	ldrb	r2, [r7, #7]
 8004444:	4603      	mov	r3, r0
 8004446:	01db      	lsls	r3, r3, #7
 8004448:	4413      	add	r3, r2
 800444a:	b2c9      	uxtb	r1, r1
 800444c:	4a13      	ldr	r2, [pc, #76]	; (800449c <ssh1106_DrawPixel+0xbc>)
 800444e:	54d1      	strb	r1, [r2, r3]
 8004450:	e01d      	b.n	800448e <ssh1106_DrawPixel+0xae>
    } else {
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] &= ~(1 << (y % 8));
 8004452:	79fa      	ldrb	r2, [r7, #7]
 8004454:	79bb      	ldrb	r3, [r7, #6]
 8004456:	08db      	lsrs	r3, r3, #3
 8004458:	b2d8      	uxtb	r0, r3
 800445a:	4603      	mov	r3, r0
 800445c:	01db      	lsls	r3, r3, #7
 800445e:	4413      	add	r3, r2
 8004460:	4a0e      	ldr	r2, [pc, #56]	; (800449c <ssh1106_DrawPixel+0xbc>)
 8004462:	5cd3      	ldrb	r3, [r2, r3]
 8004464:	b25a      	sxtb	r2, r3
 8004466:	79bb      	ldrb	r3, [r7, #6]
 8004468:	f003 0307 	and.w	r3, r3, #7
 800446c:	2101      	movs	r1, #1
 800446e:	fa01 f303 	lsl.w	r3, r1, r3
 8004472:	b25b      	sxtb	r3, r3
 8004474:	43db      	mvns	r3, r3
 8004476:	b25b      	sxtb	r3, r3
 8004478:	4013      	ands	r3, r2
 800447a:	b259      	sxtb	r1, r3
 800447c:	79fa      	ldrb	r2, [r7, #7]
 800447e:	4603      	mov	r3, r0
 8004480:	01db      	lsls	r3, r3, #7
 8004482:	4413      	add	r3, r2
 8004484:	b2c9      	uxtb	r1, r1
 8004486:	4a05      	ldr	r2, [pc, #20]	; (800449c <ssh1106_DrawPixel+0xbc>)
 8004488:	54d1      	strb	r1, [r2, r3]
 800448a:	e000      	b.n	800448e <ssh1106_DrawPixel+0xae>
        return;
 800448c:	bf00      	nop
    }
}
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr
 8004498:	200006f0 	.word	0x200006f0
 800449c:	200002f0 	.word	0x200002f0

080044a0 <ssh1106_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssh1106_WriteChar(char ch, FontDef Font, SSH1106_COLOR color) {
 80044a0:	b590      	push	{r4, r7, lr}
 80044a2:	b089      	sub	sp, #36	; 0x24
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	4604      	mov	r4, r0
 80044a8:	1d38      	adds	r0, r7, #4
 80044aa:	e880 0006 	stmia.w	r0, {r1, r2}
 80044ae:	461a      	mov	r2, r3
 80044b0:	4623      	mov	r3, r4
 80044b2:	73fb      	strb	r3, [r7, #15]
 80044b4:	4613      	mov	r3, r2
 80044b6:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 80044b8:	7bfb      	ldrb	r3, [r7, #15]
 80044ba:	2b1f      	cmp	r3, #31
 80044bc:	d902      	bls.n	80044c4 <ssh1106_WriteChar+0x24>
 80044be:	7bfb      	ldrb	r3, [r7, #15]
 80044c0:	2b7e      	cmp	r3, #126	; 0x7e
 80044c2:	d901      	bls.n	80044c8 <ssh1106_WriteChar+0x28>
        return 0;
 80044c4:	2300      	movs	r3, #0
 80044c6:	e06d      	b.n	80045a4 <ssh1106_WriteChar+0x104>

    // Check remaining space on current line
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 80044c8:	4b38      	ldr	r3, [pc, #224]	; (80045ac <ssh1106_WriteChar+0x10c>)
 80044ca:	881b      	ldrh	r3, [r3, #0]
 80044cc:	461a      	mov	r2, r3
 80044ce:	793b      	ldrb	r3, [r7, #4]
 80044d0:	4413      	add	r3, r2
 80044d2:	2b80      	cmp	r3, #128	; 0x80
 80044d4:	dc06      	bgt.n	80044e4 <ssh1106_WriteChar+0x44>
        SSH1106_HEIGHT < (SSH1106.CurrentY + Font.FontHeight))
 80044d6:	4b35      	ldr	r3, [pc, #212]	; (80045ac <ssh1106_WriteChar+0x10c>)
 80044d8:	885b      	ldrh	r3, [r3, #2]
 80044da:	461a      	mov	r2, r3
 80044dc:	797b      	ldrb	r3, [r7, #5]
 80044de:	4413      	add	r3, r2
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 80044e0:	2b40      	cmp	r3, #64	; 0x40
 80044e2:	dd01      	ble.n	80044e8 <ssh1106_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80044e4:	2300      	movs	r3, #0
 80044e6:	e05d      	b.n	80045a4 <ssh1106_WriteChar+0x104>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80044e8:	2300      	movs	r3, #0
 80044ea:	61fb      	str	r3, [r7, #28]
 80044ec:	e04c      	b.n	8004588 <ssh1106_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80044ee:	68ba      	ldr	r2, [r7, #8]
 80044f0:	7bfb      	ldrb	r3, [r7, #15]
 80044f2:	3b20      	subs	r3, #32
 80044f4:	7979      	ldrb	r1, [r7, #5]
 80044f6:	fb01 f303 	mul.w	r3, r1, r3
 80044fa:	4619      	mov	r1, r3
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	440b      	add	r3, r1
 8004500:	005b      	lsls	r3, r3, #1
 8004502:	4413      	add	r3, r2
 8004504:	881b      	ldrh	r3, [r3, #0]
 8004506:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8004508:	2300      	movs	r3, #0
 800450a:	61bb      	str	r3, [r7, #24]
 800450c:	e034      	b.n	8004578 <ssh1106_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 800450e:	697a      	ldr	r2, [r7, #20]
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	fa02 f303 	lsl.w	r3, r2, r3
 8004516:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d012      	beq.n	8004544 <ssh1106_WriteChar+0xa4>
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR) color);
 800451e:	4b23      	ldr	r3, [pc, #140]	; (80045ac <ssh1106_WriteChar+0x10c>)
 8004520:	881b      	ldrh	r3, [r3, #0]
 8004522:	b2da      	uxtb	r2, r3
 8004524:	69bb      	ldr	r3, [r7, #24]
 8004526:	b2db      	uxtb	r3, r3
 8004528:	4413      	add	r3, r2
 800452a:	b2d8      	uxtb	r0, r3
 800452c:	4b1f      	ldr	r3, [pc, #124]	; (80045ac <ssh1106_WriteChar+0x10c>)
 800452e:	885b      	ldrh	r3, [r3, #2]
 8004530:	b2da      	uxtb	r2, r3
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	b2db      	uxtb	r3, r3
 8004536:	4413      	add	r3, r2
 8004538:	b2db      	uxtb	r3, r3
 800453a:	7bba      	ldrb	r2, [r7, #14]
 800453c:	4619      	mov	r1, r3
 800453e:	f7ff ff4f 	bl	80043e0 <ssh1106_DrawPixel>
 8004542:	e016      	b.n	8004572 <ssh1106_WriteChar+0xd2>
            } else {
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR)!color);
 8004544:	4b19      	ldr	r3, [pc, #100]	; (80045ac <ssh1106_WriteChar+0x10c>)
 8004546:	881b      	ldrh	r3, [r3, #0]
 8004548:	b2da      	uxtb	r2, r3
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	b2db      	uxtb	r3, r3
 800454e:	4413      	add	r3, r2
 8004550:	b2d8      	uxtb	r0, r3
 8004552:	4b16      	ldr	r3, [pc, #88]	; (80045ac <ssh1106_WriteChar+0x10c>)
 8004554:	885b      	ldrh	r3, [r3, #2]
 8004556:	b2da      	uxtb	r2, r3
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	b2db      	uxtb	r3, r3
 800455c:	4413      	add	r3, r2
 800455e:	b2d9      	uxtb	r1, r3
 8004560:	7bbb      	ldrb	r3, [r7, #14]
 8004562:	2b00      	cmp	r3, #0
 8004564:	bf0c      	ite	eq
 8004566:	2301      	moveq	r3, #1
 8004568:	2300      	movne	r3, #0
 800456a:	b2db      	uxtb	r3, r3
 800456c:	461a      	mov	r2, r3
 800456e:	f7ff ff37 	bl	80043e0 <ssh1106_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8004572:	69bb      	ldr	r3, [r7, #24]
 8004574:	3301      	adds	r3, #1
 8004576:	61bb      	str	r3, [r7, #24]
 8004578:	793b      	ldrb	r3, [r7, #4]
 800457a:	461a      	mov	r2, r3
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	4293      	cmp	r3, r2
 8004580:	d3c5      	bcc.n	800450e <ssh1106_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	3301      	adds	r3, #1
 8004586:	61fb      	str	r3, [r7, #28]
 8004588:	797b      	ldrb	r3, [r7, #5]
 800458a:	461a      	mov	r2, r3
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	4293      	cmp	r3, r2
 8004590:	d3ad      	bcc.n	80044ee <ssh1106_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSH1106.CurrentX += Font.FontWidth;
 8004592:	4b06      	ldr	r3, [pc, #24]	; (80045ac <ssh1106_WriteChar+0x10c>)
 8004594:	881a      	ldrh	r2, [r3, #0]
 8004596:	793b      	ldrb	r3, [r7, #4]
 8004598:	b29b      	uxth	r3, r3
 800459a:	4413      	add	r3, r2
 800459c:	b29a      	uxth	r2, r3
 800459e:	4b03      	ldr	r3, [pc, #12]	; (80045ac <ssh1106_WriteChar+0x10c>)
 80045a0:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 80045a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	3724      	adds	r7, #36	; 0x24
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd90      	pop	{r4, r7, pc}
 80045ac:	200006f0 	.word	0x200006f0

080045b0 <ssh1106_WriteString>:

// Write full string to screenbuffer
char ssh1106_WriteString(char* str, FontDef Font, SSH1106_COLOR color) {
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	1d38      	adds	r0, r7, #4
 80045ba:	e880 0006 	stmia.w	r0, {r1, r2}
 80045be:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 80045c0:	e012      	b.n	80045e8 <ssh1106_WriteString+0x38>
        if (ssh1106_WriteChar(*str, Font, color) != *str) {
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	7818      	ldrb	r0, [r3, #0]
 80045c6:	78fb      	ldrb	r3, [r7, #3]
 80045c8:	1d3a      	adds	r2, r7, #4
 80045ca:	ca06      	ldmia	r2, {r1, r2}
 80045cc:	f7ff ff68 	bl	80044a0 <ssh1106_WriteChar>
 80045d0:	4603      	mov	r3, r0
 80045d2:	461a      	mov	r2, r3
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	429a      	cmp	r2, r3
 80045da:	d002      	beq.n	80045e2 <ssh1106_WriteString+0x32>
            // Char could not be written
            return *str;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	e008      	b.n	80045f4 <ssh1106_WriteString+0x44>
        }

        // Next char
        str++;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	3301      	adds	r3, #1
 80045e6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d1e8      	bne.n	80045c2 <ssh1106_WriteString+0x12>
    }

    // Everything ok
    return *str;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	781b      	ldrb	r3, [r3, #0]
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3710      	adds	r7, #16
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <ssh1106_SetCursor>:

// Position the cursor
void ssh1106_SetCursor(uint8_t x, uint8_t y) {
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	4603      	mov	r3, r0
 8004604:	460a      	mov	r2, r1
 8004606:	71fb      	strb	r3, [r7, #7]
 8004608:	4613      	mov	r3, r2
 800460a:	71bb      	strb	r3, [r7, #6]
    SSH1106.CurrentX = x;
 800460c:	79fb      	ldrb	r3, [r7, #7]
 800460e:	b29a      	uxth	r2, r3
 8004610:	4b05      	ldr	r3, [pc, #20]	; (8004628 <ssh1106_SetCursor+0x2c>)
 8004612:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = y;
 8004614:	79bb      	ldrb	r3, [r7, #6]
 8004616:	b29a      	uxth	r2, r3
 8004618:	4b03      	ldr	r3, [pc, #12]	; (8004628 <ssh1106_SetCursor+0x2c>)
 800461a:	805a      	strh	r2, [r3, #2]
}
 800461c:	bf00      	nop
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr
 8004628:	200006f0 	.word	0x200006f0

0800462c <ssh1106_SetContrast>:
  ssh1106_Line(x1,y2,x1,y1,color);

  return;
}

void ssh1106_SetContrast(const uint8_t value) {
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af00      	add	r7, sp, #0
 8004632:	4603      	mov	r3, r0
 8004634:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8004636:	2381      	movs	r3, #129	; 0x81
 8004638:	73fb      	strb	r3, [r7, #15]
    ssh1106_WriteCommand(kSetContrastControlRegister);
 800463a:	7bfb      	ldrb	r3, [r7, #15]
 800463c:	4618      	mov	r0, r3
 800463e:	f7ff fde7 	bl	8004210 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(value);
 8004642:	79fb      	ldrb	r3, [r7, #7]
 8004644:	4618      	mov	r0, r3
 8004646:	f7ff fde3 	bl	8004210 <ssh1106_WriteCommand>
}
 800464a:	bf00      	nop
 800464c:	3710      	adds	r7, #16
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
	...

08004654 <ssh1106_SetDisplayOn>:

void ssh1106_SetDisplayOn(const uint8_t on) {
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	4603      	mov	r3, r0
 800465c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800465e:	79fb      	ldrb	r3, [r7, #7]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d005      	beq.n	8004670 <ssh1106_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8004664:	23af      	movs	r3, #175	; 0xaf
 8004666:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 1;
 8004668:	4b08      	ldr	r3, [pc, #32]	; (800468c <ssh1106_SetDisplayOn+0x38>)
 800466a:	2201      	movs	r2, #1
 800466c:	719a      	strb	r2, [r3, #6]
 800466e:	e004      	b.n	800467a <ssh1106_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8004670:	23ae      	movs	r3, #174	; 0xae
 8004672:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 0;
 8004674:	4b05      	ldr	r3, [pc, #20]	; (800468c <ssh1106_SetDisplayOn+0x38>)
 8004676:	2200      	movs	r2, #0
 8004678:	719a      	strb	r2, [r3, #6]
    }
    ssh1106_WriteCommand(value);
 800467a:	7bfb      	ldrb	r3, [r7, #15]
 800467c:	4618      	mov	r0, r3
 800467e:	f7ff fdc7 	bl	8004210 <ssh1106_WriteCommand>
}
 8004682:	bf00      	nop
 8004684:	3710      	adds	r7, #16
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	200006f0 	.word	0x200006f0

08004690 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004696:	2300      	movs	r3, #0
 8004698:	607b      	str	r3, [r7, #4]
 800469a:	4b10      	ldr	r3, [pc, #64]	; (80046dc <HAL_MspInit+0x4c>)
 800469c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800469e:	4a0f      	ldr	r2, [pc, #60]	; (80046dc <HAL_MspInit+0x4c>)
 80046a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046a4:	6453      	str	r3, [r2, #68]	; 0x44
 80046a6:	4b0d      	ldr	r3, [pc, #52]	; (80046dc <HAL_MspInit+0x4c>)
 80046a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046ae:	607b      	str	r3, [r7, #4]
 80046b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046b2:	2300      	movs	r3, #0
 80046b4:	603b      	str	r3, [r7, #0]
 80046b6:	4b09      	ldr	r3, [pc, #36]	; (80046dc <HAL_MspInit+0x4c>)
 80046b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ba:	4a08      	ldr	r2, [pc, #32]	; (80046dc <HAL_MspInit+0x4c>)
 80046bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046c0:	6413      	str	r3, [r2, #64]	; 0x40
 80046c2:	4b06      	ldr	r3, [pc, #24]	; (80046dc <HAL_MspInit+0x4c>)
 80046c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ca:	603b      	str	r3, [r7, #0]
 80046cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046ce:	bf00      	nop
 80046d0:	370c      	adds	r7, #12
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	40023800 	.word	0x40023800

080046e0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b08a      	sub	sp, #40	; 0x28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046e8:	f107 0314 	add.w	r3, r7, #20
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]
 80046f0:	605a      	str	r2, [r3, #4]
 80046f2:	609a      	str	r2, [r3, #8]
 80046f4:	60da      	str	r2, [r3, #12]
 80046f6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a1b      	ldr	r2, [pc, #108]	; (800476c <HAL_ADC_MspInit+0x8c>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d12f      	bne.n	8004762 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004702:	2300      	movs	r3, #0
 8004704:	613b      	str	r3, [r7, #16]
 8004706:	4b1a      	ldr	r3, [pc, #104]	; (8004770 <HAL_ADC_MspInit+0x90>)
 8004708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800470a:	4a19      	ldr	r2, [pc, #100]	; (8004770 <HAL_ADC_MspInit+0x90>)
 800470c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004710:	6453      	str	r3, [r2, #68]	; 0x44
 8004712:	4b17      	ldr	r3, [pc, #92]	; (8004770 <HAL_ADC_MspInit+0x90>)
 8004714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800471a:	613b      	str	r3, [r7, #16]
 800471c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800471e:	2300      	movs	r3, #0
 8004720:	60fb      	str	r3, [r7, #12]
 8004722:	4b13      	ldr	r3, [pc, #76]	; (8004770 <HAL_ADC_MspInit+0x90>)
 8004724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004726:	4a12      	ldr	r2, [pc, #72]	; (8004770 <HAL_ADC_MspInit+0x90>)
 8004728:	f043 0301 	orr.w	r3, r3, #1
 800472c:	6313      	str	r3, [r2, #48]	; 0x30
 800472e:	4b10      	ldr	r3, [pc, #64]	; (8004770 <HAL_ADC_MspInit+0x90>)
 8004730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	60fb      	str	r3, [r7, #12]
 8004738:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800473a:	2308      	movs	r3, #8
 800473c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800473e:	2303      	movs	r3, #3
 8004740:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004742:	2300      	movs	r3, #0
 8004744:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004746:	f107 0314 	add.w	r3, r7, #20
 800474a:	4619      	mov	r1, r3
 800474c:	4809      	ldr	r0, [pc, #36]	; (8004774 <HAL_ADC_MspInit+0x94>)
 800474e:	f002 fbf9 	bl	8006f44 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8004752:	2200      	movs	r2, #0
 8004754:	2100      	movs	r1, #0
 8004756:	2012      	movs	r0, #18
 8004758:	f001 fb7d 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800475c:	2012      	movs	r0, #18
 800475e:	f001 fb96 	bl	8005e8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004762:	bf00      	nop
 8004764:	3728      	adds	r7, #40	; 0x28
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40012000 	.word	0x40012000
 8004770:	40023800 	.word	0x40023800
 8004774:	40020000 	.word	0x40020000

08004778 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8004778:	b480      	push	{r7}
 800477a:	b085      	sub	sp, #20
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a0b      	ldr	r2, [pc, #44]	; (80047b4 <HAL_CRC_MspInit+0x3c>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d10d      	bne.n	80047a6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800478a:	2300      	movs	r3, #0
 800478c:	60fb      	str	r3, [r7, #12]
 800478e:	4b0a      	ldr	r3, [pc, #40]	; (80047b8 <HAL_CRC_MspInit+0x40>)
 8004790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004792:	4a09      	ldr	r2, [pc, #36]	; (80047b8 <HAL_CRC_MspInit+0x40>)
 8004794:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004798:	6313      	str	r3, [r2, #48]	; 0x30
 800479a:	4b07      	ldr	r3, [pc, #28]	; (80047b8 <HAL_CRC_MspInit+0x40>)
 800479c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800479e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047a2:	60fb      	str	r3, [r7, #12]
 80047a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80047a6:	bf00      	nop
 80047a8:	3714      	adds	r7, #20
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	40023000 	.word	0x40023000
 80047b8:	40023800 	.word	0x40023800

080047bc <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 80047bc:	b480      	push	{r7}
 80047be:	b085      	sub	sp, #20
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a0b      	ldr	r2, [pc, #44]	; (80047f8 <HAL_CRYP_MspInit+0x3c>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d10d      	bne.n	80047ea <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 80047ce:	2300      	movs	r3, #0
 80047d0:	60fb      	str	r3, [r7, #12]
 80047d2:	4b0a      	ldr	r3, [pc, #40]	; (80047fc <HAL_CRYP_MspInit+0x40>)
 80047d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047d6:	4a09      	ldr	r2, [pc, #36]	; (80047fc <HAL_CRYP_MspInit+0x40>)
 80047d8:	f043 0310 	orr.w	r3, r3, #16
 80047dc:	6353      	str	r3, [r2, #52]	; 0x34
 80047de:	4b07      	ldr	r3, [pc, #28]	; (80047fc <HAL_CRYP_MspInit+0x40>)
 80047e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e2:	f003 0310 	and.w	r3, r3, #16
 80047e6:	60fb      	str	r3, [r7, #12]
 80047e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 80047ea:	bf00      	nop
 80047ec:	3714      	adds	r7, #20
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr
 80047f6:	bf00      	nop
 80047f8:	50060000 	.word	0x50060000
 80047fc:	40023800 	.word	0x40023800

08004800 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b08a      	sub	sp, #40	; 0x28
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004808:	f107 0314 	add.w	r3, r7, #20
 800480c:	2200      	movs	r2, #0
 800480e:	601a      	str	r2, [r3, #0]
 8004810:	605a      	str	r2, [r3, #4]
 8004812:	609a      	str	r2, [r3, #8]
 8004814:	60da      	str	r2, [r3, #12]
 8004816:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a1b      	ldr	r2, [pc, #108]	; (800488c <HAL_DAC_MspInit+0x8c>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d12f      	bne.n	8004882 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8004822:	2300      	movs	r3, #0
 8004824:	613b      	str	r3, [r7, #16]
 8004826:	4b1a      	ldr	r3, [pc, #104]	; (8004890 <HAL_DAC_MspInit+0x90>)
 8004828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482a:	4a19      	ldr	r2, [pc, #100]	; (8004890 <HAL_DAC_MspInit+0x90>)
 800482c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004830:	6413      	str	r3, [r2, #64]	; 0x40
 8004832:	4b17      	ldr	r3, [pc, #92]	; (8004890 <HAL_DAC_MspInit+0x90>)
 8004834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004836:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800483a:	613b      	str	r3, [r7, #16]
 800483c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800483e:	2300      	movs	r3, #0
 8004840:	60fb      	str	r3, [r7, #12]
 8004842:	4b13      	ldr	r3, [pc, #76]	; (8004890 <HAL_DAC_MspInit+0x90>)
 8004844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004846:	4a12      	ldr	r2, [pc, #72]	; (8004890 <HAL_DAC_MspInit+0x90>)
 8004848:	f043 0301 	orr.w	r3, r3, #1
 800484c:	6313      	str	r3, [r2, #48]	; 0x30
 800484e:	4b10      	ldr	r3, [pc, #64]	; (8004890 <HAL_DAC_MspInit+0x90>)
 8004850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	60fb      	str	r3, [r7, #12]
 8004858:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800485a:	2310      	movs	r3, #16
 800485c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800485e:	2303      	movs	r3, #3
 8004860:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004862:	2300      	movs	r3, #0
 8004864:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004866:	f107 0314 	add.w	r3, r7, #20
 800486a:	4619      	mov	r1, r3
 800486c:	4809      	ldr	r0, [pc, #36]	; (8004894 <HAL_DAC_MspInit+0x94>)
 800486e:	f002 fb69 	bl	8006f44 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8004872:	2200      	movs	r2, #0
 8004874:	2101      	movs	r1, #1
 8004876:	2036      	movs	r0, #54	; 0x36
 8004878:	f001 faed 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800487c:	2036      	movs	r0, #54	; 0x36
 800487e:	f001 fb06 	bl	8005e8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8004882:	bf00      	nop
 8004884:	3728      	adds	r7, #40	; 0x28
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	40007400 	.word	0x40007400
 8004890:	40023800 	.word	0x40023800
 8004894:	40020000 	.word	0x40020000

08004898 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b08a      	sub	sp, #40	; 0x28
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048a0:	f107 0314 	add.w	r3, r7, #20
 80048a4:	2200      	movs	r2, #0
 80048a6:	601a      	str	r2, [r3, #0]
 80048a8:	605a      	str	r2, [r3, #4]
 80048aa:	609a      	str	r2, [r3, #8]
 80048ac:	60da      	str	r2, [r3, #12]
 80048ae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a21      	ldr	r2, [pc, #132]	; (800493c <HAL_I2C_MspInit+0xa4>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d13b      	bne.n	8004932 <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048ba:	2300      	movs	r3, #0
 80048bc:	613b      	str	r3, [r7, #16]
 80048be:	4b20      	ldr	r3, [pc, #128]	; (8004940 <HAL_I2C_MspInit+0xa8>)
 80048c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c2:	4a1f      	ldr	r2, [pc, #124]	; (8004940 <HAL_I2C_MspInit+0xa8>)
 80048c4:	f043 0302 	orr.w	r3, r3, #2
 80048c8:	6313      	str	r3, [r2, #48]	; 0x30
 80048ca:	4b1d      	ldr	r3, [pc, #116]	; (8004940 <HAL_I2C_MspInit+0xa8>)
 80048cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ce:	f003 0302 	and.w	r3, r3, #2
 80048d2:	613b      	str	r3, [r7, #16]
 80048d4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 80048d6:	23c0      	movs	r3, #192	; 0xc0
 80048d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80048da:	2312      	movs	r3, #18
 80048dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048de:	2301      	movs	r3, #1
 80048e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048e2:	2303      	movs	r3, #3
 80048e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80048e6:	2304      	movs	r3, #4
 80048e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048ea:	f107 0314 	add.w	r3, r7, #20
 80048ee:	4619      	mov	r1, r3
 80048f0:	4814      	ldr	r0, [pc, #80]	; (8004944 <HAL_I2C_MspInit+0xac>)
 80048f2:	f002 fb27 	bl	8006f44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80048f6:	2300      	movs	r3, #0
 80048f8:	60fb      	str	r3, [r7, #12]
 80048fa:	4b11      	ldr	r3, [pc, #68]	; (8004940 <HAL_I2C_MspInit+0xa8>)
 80048fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fe:	4a10      	ldr	r2, [pc, #64]	; (8004940 <HAL_I2C_MspInit+0xa8>)
 8004900:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004904:	6413      	str	r3, [r2, #64]	; 0x40
 8004906:	4b0e      	ldr	r3, [pc, #56]	; (8004940 <HAL_I2C_MspInit+0xa8>)
 8004908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800490e:	60fb      	str	r3, [r7, #12]
 8004910:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0);
 8004912:	2200      	movs	r2, #0
 8004914:	2101      	movs	r1, #1
 8004916:	201f      	movs	r0, #31
 8004918:	f001 fa9d 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800491c:	201f      	movs	r0, #31
 800491e:	f001 fab6 	bl	8005e8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004922:	2200      	movs	r2, #0
 8004924:	2100      	movs	r1, #0
 8004926:	2020      	movs	r0, #32
 8004928:	f001 fa95 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800492c:	2020      	movs	r0, #32
 800492e:	f001 faae 	bl	8005e8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004932:	bf00      	nop
 8004934:	3728      	adds	r7, #40	; 0x28
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	40005400 	.word	0x40005400
 8004940:	40023800 	.word	0x40023800
 8004944:	40020400 	.word	0x40020400

08004948 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004948:	b480      	push	{r7}
 800494a:	b083      	sub	sp, #12
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a05      	ldr	r2, [pc, #20]	; (800496c <HAL_RTC_MspInit+0x24>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d102      	bne.n	8004960 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800495a:	4b05      	ldr	r3, [pc, #20]	; (8004970 <HAL_RTC_MspInit+0x28>)
 800495c:	2201      	movs	r2, #1
 800495e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004960:	bf00      	nop
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr
 800496c:	40002800 	.word	0x40002800
 8004970:	42470e3c 	.word	0x42470e3c

08004974 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b08c      	sub	sp, #48	; 0x30
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800497c:	f107 031c 	add.w	r3, r7, #28
 8004980:	2200      	movs	r2, #0
 8004982:	601a      	str	r2, [r3, #0]
 8004984:	605a      	str	r2, [r3, #4]
 8004986:	609a      	str	r2, [r3, #8]
 8004988:	60da      	str	r2, [r3, #12]
 800498a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a45      	ldr	r2, [pc, #276]	; (8004aa8 <HAL_SPI_MspInit+0x134>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d134      	bne.n	8004a00 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004996:	2300      	movs	r3, #0
 8004998:	61bb      	str	r3, [r7, #24]
 800499a:	4b44      	ldr	r3, [pc, #272]	; (8004aac <HAL_SPI_MspInit+0x138>)
 800499c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800499e:	4a43      	ldr	r2, [pc, #268]	; (8004aac <HAL_SPI_MspInit+0x138>)
 80049a0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80049a4:	6453      	str	r3, [r2, #68]	; 0x44
 80049a6:	4b41      	ldr	r3, [pc, #260]	; (8004aac <HAL_SPI_MspInit+0x138>)
 80049a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049ae:	61bb      	str	r3, [r7, #24]
 80049b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049b2:	2300      	movs	r3, #0
 80049b4:	617b      	str	r3, [r7, #20]
 80049b6:	4b3d      	ldr	r3, [pc, #244]	; (8004aac <HAL_SPI_MspInit+0x138>)
 80049b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ba:	4a3c      	ldr	r2, [pc, #240]	; (8004aac <HAL_SPI_MspInit+0x138>)
 80049bc:	f043 0301 	orr.w	r3, r3, #1
 80049c0:	6313      	str	r3, [r2, #48]	; 0x30
 80049c2:	4b3a      	ldr	r3, [pc, #232]	; (8004aac <HAL_SPI_MspInit+0x138>)
 80049c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c6:	f003 0301 	and.w	r3, r3, #1
 80049ca:	617b      	str	r3, [r7, #20]
 80049cc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADF7242_SCK_Pin|ADF7242_MISO_Pin|ADF7242_MOSI_Pin;
 80049ce:	23e0      	movs	r3, #224	; 0xe0
 80049d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049d2:	2302      	movs	r3, #2
 80049d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049d6:	2300      	movs	r3, #0
 80049d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049da:	2303      	movs	r3, #3
 80049dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80049de:	2305      	movs	r3, #5
 80049e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049e2:	f107 031c 	add.w	r3, r7, #28
 80049e6:	4619      	mov	r1, r3
 80049e8:	4831      	ldr	r0, [pc, #196]	; (8004ab0 <HAL_SPI_MspInit+0x13c>)
 80049ea:	f002 faab 	bl	8006f44 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80049ee:	2200      	movs	r2, #0
 80049f0:	2100      	movs	r1, #0
 80049f2:	2023      	movs	r0, #35	; 0x23
 80049f4:	f001 fa2f 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80049f8:	2023      	movs	r0, #35	; 0x23
 80049fa:	f001 fa48 	bl	8005e8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80049fe:	e04f      	b.n	8004aa0 <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a2b      	ldr	r2, [pc, #172]	; (8004ab4 <HAL_SPI_MspInit+0x140>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d14a      	bne.n	8004aa0 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	613b      	str	r3, [r7, #16]
 8004a0e:	4b27      	ldr	r3, [pc, #156]	; (8004aac <HAL_SPI_MspInit+0x138>)
 8004a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a12:	4a26      	ldr	r2, [pc, #152]	; (8004aac <HAL_SPI_MspInit+0x138>)
 8004a14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a18:	6413      	str	r3, [r2, #64]	; 0x40
 8004a1a:	4b24      	ldr	r3, [pc, #144]	; (8004aac <HAL_SPI_MspInit+0x138>)
 8004a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a22:	613b      	str	r3, [r7, #16]
 8004a24:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a26:	2300      	movs	r3, #0
 8004a28:	60fb      	str	r3, [r7, #12]
 8004a2a:	4b20      	ldr	r3, [pc, #128]	; (8004aac <HAL_SPI_MspInit+0x138>)
 8004a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2e:	4a1f      	ldr	r2, [pc, #124]	; (8004aac <HAL_SPI_MspInit+0x138>)
 8004a30:	f043 0304 	orr.w	r3, r3, #4
 8004a34:	6313      	str	r3, [r2, #48]	; 0x30
 8004a36:	4b1d      	ldr	r3, [pc, #116]	; (8004aac <HAL_SPI_MspInit+0x138>)
 8004a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3a:	f003 0304 	and.w	r3, r3, #4
 8004a3e:	60fb      	str	r3, [r7, #12]
 8004a40:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a42:	2300      	movs	r3, #0
 8004a44:	60bb      	str	r3, [r7, #8]
 8004a46:	4b19      	ldr	r3, [pc, #100]	; (8004aac <HAL_SPI_MspInit+0x138>)
 8004a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a4a:	4a18      	ldr	r2, [pc, #96]	; (8004aac <HAL_SPI_MspInit+0x138>)
 8004a4c:	f043 0302 	orr.w	r3, r3, #2
 8004a50:	6313      	str	r3, [r2, #48]	; 0x30
 8004a52:	4b16      	ldr	r3, [pc, #88]	; (8004aac <HAL_SPI_MspInit+0x138>)
 8004a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	60bb      	str	r3, [r7, #8]
 8004a5c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DPOT_MOSI_Pin;
 8004a5e:	2308      	movs	r3, #8
 8004a60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a62:	2302      	movs	r3, #2
 8004a64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a66:	2300      	movs	r3, #0
 8004a68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004a6e:	2305      	movs	r3, #5
 8004a70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_MOSI_GPIO_Port, &GPIO_InitStruct);
 8004a72:	f107 031c 	add.w	r3, r7, #28
 8004a76:	4619      	mov	r1, r3
 8004a78:	480f      	ldr	r0, [pc, #60]	; (8004ab8 <HAL_SPI_MspInit+0x144>)
 8004a7a:	f002 fa63 	bl	8006f44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DPOT_SCK_Pin;
 8004a7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a84:	2302      	movs	r3, #2
 8004a86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004a90:	2305      	movs	r3, #5
 8004a92:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_SCK_GPIO_Port, &GPIO_InitStruct);
 8004a94:	f107 031c 	add.w	r3, r7, #28
 8004a98:	4619      	mov	r1, r3
 8004a9a:	4808      	ldr	r0, [pc, #32]	; (8004abc <HAL_SPI_MspInit+0x148>)
 8004a9c:	f002 fa52 	bl	8006f44 <HAL_GPIO_Init>
}
 8004aa0:	bf00      	nop
 8004aa2:	3730      	adds	r7, #48	; 0x30
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	40013000 	.word	0x40013000
 8004aac:	40023800 	.word	0x40023800
 8004ab0:	40020000 	.word	0x40020000
 8004ab4:	40003800 	.word	0x40003800
 8004ab8:	40020800 	.word	0x40020800
 8004abc:	40020400 	.word	0x40020400

08004ac0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b08a      	sub	sp, #40	; 0x28
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a62      	ldr	r2, [pc, #392]	; (8004c58 <HAL_TIM_Base_MspInit+0x198>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d126      	bne.n	8004b20 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	627b      	str	r3, [r7, #36]	; 0x24
 8004ad6:	4b61      	ldr	r3, [pc, #388]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ada:	4a60      	ldr	r2, [pc, #384]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004adc:	f043 0301 	orr.w	r3, r3, #1
 8004ae0:	6453      	str	r3, [r2, #68]	; 0x44
 8004ae2:	4b5e      	ldr	r3, [pc, #376]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ae6:	f003 0301 	and.w	r3, r3, #1
 8004aea:	627b      	str	r3, [r7, #36]	; 0x24
 8004aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004aee:	2200      	movs	r2, #0
 8004af0:	2100      	movs	r1, #0
 8004af2:	2018      	movs	r0, #24
 8004af4:	f001 f9af 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004af8:	2018      	movs	r0, #24
 8004afa:	f001 f9c8 	bl	8005e8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004afe:	2200      	movs	r2, #0
 8004b00:	2100      	movs	r1, #0
 8004b02:	2019      	movs	r0, #25
 8004b04:	f001 f9a7 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004b08:	2019      	movs	r0, #25
 8004b0a:	f001 f9c0 	bl	8005e8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8004b0e:	2200      	movs	r2, #0
 8004b10:	2101      	movs	r1, #1
 8004b12:	201a      	movs	r0, #26
 8004b14:	f001 f99f 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004b18:	201a      	movs	r0, #26
 8004b1a:	f001 f9b8 	bl	8005e8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8004b1e:	e096      	b.n	8004c4e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM2)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b28:	d116      	bne.n	8004b58 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	623b      	str	r3, [r7, #32]
 8004b2e:	4b4b      	ldr	r3, [pc, #300]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b32:	4a4a      	ldr	r2, [pc, #296]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004b34:	f043 0301 	orr.w	r3, r3, #1
 8004b38:	6413      	str	r3, [r2, #64]	; 0x40
 8004b3a:	4b48      	ldr	r3, [pc, #288]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3e:	f003 0301 	and.w	r3, r3, #1
 8004b42:	623b      	str	r3, [r7, #32]
 8004b44:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8004b46:	2200      	movs	r2, #0
 8004b48:	2103      	movs	r1, #3
 8004b4a:	201c      	movs	r0, #28
 8004b4c:	f001 f983 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004b50:	201c      	movs	r0, #28
 8004b52:	f001 f99c 	bl	8005e8e <HAL_NVIC_EnableIRQ>
}
 8004b56:	e07a      	b.n	8004c4e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM3)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a40      	ldr	r2, [pc, #256]	; (8004c60 <HAL_TIM_Base_MspInit+0x1a0>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d10e      	bne.n	8004b80 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004b62:	2300      	movs	r3, #0
 8004b64:	61fb      	str	r3, [r7, #28]
 8004b66:	4b3d      	ldr	r3, [pc, #244]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6a:	4a3c      	ldr	r2, [pc, #240]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004b6c:	f043 0302 	orr.w	r3, r3, #2
 8004b70:	6413      	str	r3, [r2, #64]	; 0x40
 8004b72:	4b3a      	ldr	r3, [pc, #232]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	61fb      	str	r3, [r7, #28]
 8004b7c:	69fb      	ldr	r3, [r7, #28]
}
 8004b7e:	e066      	b.n	8004c4e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM5)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a37      	ldr	r2, [pc, #220]	; (8004c64 <HAL_TIM_Base_MspInit+0x1a4>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d116      	bne.n	8004bb8 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	61bb      	str	r3, [r7, #24]
 8004b8e:	4b33      	ldr	r3, [pc, #204]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b92:	4a32      	ldr	r2, [pc, #200]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004b94:	f043 0308 	orr.w	r3, r3, #8
 8004b98:	6413      	str	r3, [r2, #64]	; 0x40
 8004b9a:	4b30      	ldr	r3, [pc, #192]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9e:	f003 0308 	and.w	r3, r3, #8
 8004ba2:	61bb      	str	r3, [r7, #24]
 8004ba4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	2103      	movs	r1, #3
 8004baa:	2032      	movs	r0, #50	; 0x32
 8004bac:	f001 f953 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004bb0:	2032      	movs	r0, #50	; 0x32
 8004bb2:	f001 f96c 	bl	8005e8e <HAL_NVIC_EnableIRQ>
}
 8004bb6:	e04a      	b.n	8004c4e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM7)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a2a      	ldr	r2, [pc, #168]	; (8004c68 <HAL_TIM_Base_MspInit+0x1a8>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d10e      	bne.n	8004be0 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	617b      	str	r3, [r7, #20]
 8004bc6:	4b25      	ldr	r3, [pc, #148]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bca:	4a24      	ldr	r2, [pc, #144]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004bcc:	f043 0320 	orr.w	r3, r3, #32
 8004bd0:	6413      	str	r3, [r2, #64]	; 0x40
 8004bd2:	4b22      	ldr	r3, [pc, #136]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd6:	f003 0320 	and.w	r3, r3, #32
 8004bda:	617b      	str	r3, [r7, #20]
 8004bdc:	697b      	ldr	r3, [r7, #20]
}
 8004bde:	e036      	b.n	8004c4e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM9)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a21      	ldr	r2, [pc, #132]	; (8004c6c <HAL_TIM_Base_MspInit+0x1ac>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d116      	bne.n	8004c18 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004bea:	2300      	movs	r3, #0
 8004bec:	613b      	str	r3, [r7, #16]
 8004bee:	4b1b      	ldr	r3, [pc, #108]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bf2:	4a1a      	ldr	r2, [pc, #104]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004bf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8004bfa:	4b18      	ldr	r3, [pc, #96]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c02:	613b      	str	r3, [r7, #16]
 8004c04:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004c06:	2200      	movs	r2, #0
 8004c08:	2100      	movs	r1, #0
 8004c0a:	2018      	movs	r0, #24
 8004c0c:	f001 f923 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004c10:	2018      	movs	r0, #24
 8004c12:	f001 f93c 	bl	8005e8e <HAL_NVIC_EnableIRQ>
}
 8004c16:	e01a      	b.n	8004c4e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM11)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a14      	ldr	r2, [pc, #80]	; (8004c70 <HAL_TIM_Base_MspInit+0x1b0>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d115      	bne.n	8004c4e <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8004c22:	2300      	movs	r3, #0
 8004c24:	60fb      	str	r3, [r7, #12]
 8004c26:	4b0d      	ldr	r3, [pc, #52]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c2a:	4a0c      	ldr	r2, [pc, #48]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004c2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c30:	6453      	str	r3, [r2, #68]	; 0x44
 8004c32:	4b0a      	ldr	r3, [pc, #40]	; (8004c5c <HAL_TIM_Base_MspInit+0x19c>)
 8004c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c3a:	60fb      	str	r3, [r7, #12]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8004c3e:	2200      	movs	r2, #0
 8004c40:	2101      	movs	r1, #1
 8004c42:	201a      	movs	r0, #26
 8004c44:	f001 f907 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004c48:	201a      	movs	r0, #26
 8004c4a:	f001 f920 	bl	8005e8e <HAL_NVIC_EnableIRQ>
}
 8004c4e:	bf00      	nop
 8004c50:	3728      	adds	r7, #40	; 0x28
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	40010000 	.word	0x40010000
 8004c5c:	40023800 	.word	0x40023800
 8004c60:	40000400 	.word	0x40000400
 8004c64:	40000c00 	.word	0x40000c00
 8004c68:	40001400 	.word	0x40001400
 8004c6c:	40014000 	.word	0x40014000
 8004c70:	40014800 	.word	0x40014800

08004c74 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b08a      	sub	sp, #40	; 0x28
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c7c:	f107 0314 	add.w	r3, r7, #20
 8004c80:	2200      	movs	r2, #0
 8004c82:	601a      	str	r2, [r3, #0]
 8004c84:	605a      	str	r2, [r3, #4]
 8004c86:	609a      	str	r2, [r3, #8]
 8004c88:	60da      	str	r2, [r3, #12]
 8004c8a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a25      	ldr	r2, [pc, #148]	; (8004d28 <HAL_TIM_MspPostInit+0xb4>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d11f      	bne.n	8004cd6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c96:	2300      	movs	r3, #0
 8004c98:	613b      	str	r3, [r7, #16]
 8004c9a:	4b24      	ldr	r3, [pc, #144]	; (8004d2c <HAL_TIM_MspPostInit+0xb8>)
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9e:	4a23      	ldr	r2, [pc, #140]	; (8004d2c <HAL_TIM_MspPostInit+0xb8>)
 8004ca0:	f043 0301 	orr.w	r3, r3, #1
 8004ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ca6:	4b21      	ldr	r3, [pc, #132]	; (8004d2c <HAL_TIM_MspPostInit+0xb8>)
 8004ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	613b      	str	r3, [r7, #16]
 8004cb0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = LED_RGB_RED_Pin;
 8004cb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004cb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cb8:	2302      	movs	r3, #2
 8004cba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RGB_RED_GPIO_Port, &GPIO_InitStruct);
 8004cc8:	f107 0314 	add.w	r3, r7, #20
 8004ccc:	4619      	mov	r1, r3
 8004cce:	4818      	ldr	r0, [pc, #96]	; (8004d30 <HAL_TIM_MspPostInit+0xbc>)
 8004cd0:	f002 f938 	bl	8006f44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004cd4:	e023      	b.n	8004d1e <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM3)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a16      	ldr	r2, [pc, #88]	; (8004d34 <HAL_TIM_MspPostInit+0xc0>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d11e      	bne.n	8004d1e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	60fb      	str	r3, [r7, #12]
 8004ce4:	4b11      	ldr	r3, [pc, #68]	; (8004d2c <HAL_TIM_MspPostInit+0xb8>)
 8004ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ce8:	4a10      	ldr	r2, [pc, #64]	; (8004d2c <HAL_TIM_MspPostInit+0xb8>)
 8004cea:	f043 0304 	orr.w	r3, r3, #4
 8004cee:	6313      	str	r3, [r2, #48]	; 0x30
 8004cf0:	4b0e      	ldr	r3, [pc, #56]	; (8004d2c <HAL_TIM_MspPostInit+0xb8>)
 8004cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf4:	f003 0304 	and.w	r3, r3, #4
 8004cf8:	60fb      	str	r3, [r7, #12]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_RGB_BLUE_Pin|LED_RGB_GREEN_Pin;
 8004cfc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004d00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d02:	2302      	movs	r3, #2
 8004d04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d06:	2300      	movs	r3, #0
 8004d08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004d0e:	2302      	movs	r3, #2
 8004d10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d12:	f107 0314 	add.w	r3, r7, #20
 8004d16:	4619      	mov	r1, r3
 8004d18:	4807      	ldr	r0, [pc, #28]	; (8004d38 <HAL_TIM_MspPostInit+0xc4>)
 8004d1a:	f002 f913 	bl	8006f44 <HAL_GPIO_Init>
}
 8004d1e:	bf00      	nop
 8004d20:	3728      	adds	r7, #40	; 0x28
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	40010000 	.word	0x40010000
 8004d2c:	40023800 	.word	0x40023800
 8004d30:	40020000 	.word	0x40020000
 8004d34:	40000400 	.word	0x40000400
 8004d38:	40020800 	.word	0x40020800

08004d3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b08a      	sub	sp, #40	; 0x28
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d44:	f107 0314 	add.w	r3, r7, #20
 8004d48:	2200      	movs	r2, #0
 8004d4a:	601a      	str	r2, [r3, #0]
 8004d4c:	605a      	str	r2, [r3, #4]
 8004d4e:	609a      	str	r2, [r3, #8]
 8004d50:	60da      	str	r2, [r3, #12]
 8004d52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a28      	ldr	r2, [pc, #160]	; (8004dfc <HAL_UART_MspInit+0xc0>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d14a      	bne.n	8004df4 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8004d5e:	2300      	movs	r3, #0
 8004d60:	613b      	str	r3, [r7, #16]
 8004d62:	4b27      	ldr	r3, [pc, #156]	; (8004e00 <HAL_UART_MspInit+0xc4>)
 8004d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d66:	4a26      	ldr	r2, [pc, #152]	; (8004e00 <HAL_UART_MspInit+0xc4>)
 8004d68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8004d6e:	4b24      	ldr	r3, [pc, #144]	; (8004e00 <HAL_UART_MspInit+0xc4>)
 8004d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d76:	613b      	str	r3, [r7, #16]
 8004d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	60fb      	str	r3, [r7, #12]
 8004d7e:	4b20      	ldr	r3, [pc, #128]	; (8004e00 <HAL_UART_MspInit+0xc4>)
 8004d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d82:	4a1f      	ldr	r2, [pc, #124]	; (8004e00 <HAL_UART_MspInit+0xc4>)
 8004d84:	f043 0304 	orr.w	r3, r3, #4
 8004d88:	6313      	str	r3, [r2, #48]	; 0x30
 8004d8a:	4b1d      	ldr	r3, [pc, #116]	; (8004e00 <HAL_UART_MspInit+0xc4>)
 8004d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d8e:	f003 0304 	and.w	r3, r3, #4
 8004d92:	60fb      	str	r3, [r7, #12]
 8004d94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004d96:	2300      	movs	r3, #0
 8004d98:	60bb      	str	r3, [r7, #8]
 8004d9a:	4b19      	ldr	r3, [pc, #100]	; (8004e00 <HAL_UART_MspInit+0xc4>)
 8004d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d9e:	4a18      	ldr	r2, [pc, #96]	; (8004e00 <HAL_UART_MspInit+0xc4>)
 8004da0:	f043 0308 	orr.w	r3, r3, #8
 8004da4:	6313      	str	r3, [r2, #48]	; 0x30
 8004da6:	4b16      	ldr	r3, [pc, #88]	; (8004e00 <HAL_UART_MspInit+0xc4>)
 8004da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004daa:	f003 0308 	and.w	r3, r3, #8
 8004dae:	60bb      	str	r3, [r7, #8]
 8004db0:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004db2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004db6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004db8:	2302      	movs	r3, #2
 8004dba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004dc4:	2308      	movs	r3, #8
 8004dc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004dc8:	f107 0314 	add.w	r3, r7, #20
 8004dcc:	4619      	mov	r1, r3
 8004dce:	480d      	ldr	r0, [pc, #52]	; (8004e04 <HAL_UART_MspInit+0xc8>)
 8004dd0:	f002 f8b8 	bl	8006f44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004dd4:	2304      	movs	r3, #4
 8004dd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dd8:	2302      	movs	r3, #2
 8004dda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004de0:	2303      	movs	r3, #3
 8004de2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004de4:	2308      	movs	r3, #8
 8004de6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004de8:	f107 0314 	add.w	r3, r7, #20
 8004dec:	4619      	mov	r1, r3
 8004dee:	4806      	ldr	r0, [pc, #24]	; (8004e08 <HAL_UART_MspInit+0xcc>)
 8004df0:	f002 f8a8 	bl	8006f44 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8004df4:	bf00      	nop
 8004df6:	3728      	adds	r7, #40	; 0x28
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	40005000 	.word	0x40005000
 8004e00:	40023800 	.word	0x40023800
 8004e04:	40020800 	.word	0x40020800
 8004e08:	40020c00 	.word	0x40020c00

08004e0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8004e10:	f006 f99c 	bl	800b14c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004e14:	e7fe      	b.n	8004e14 <NMI_Handler+0x8>

08004e16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e16:	b480      	push	{r7}
 8004e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e1a:	e7fe      	b.n	8004e1a <HardFault_Handler+0x4>

08004e1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e20:	e7fe      	b.n	8004e20 <MemManage_Handler+0x4>

08004e22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e22:	b480      	push	{r7}
 8004e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e26:	e7fe      	b.n	8004e26 <BusFault_Handler+0x4>

08004e28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e2c:	e7fe      	b.n	8004e2c <UsageFault_Handler+0x4>

08004e2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e32:	bf00      	nop
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e40:	bf00      	nop
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e4e:	bf00      	nop
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e5c:	f000 fa00 	bl	8005260 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004e60:	bf00      	nop
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004e68:	2002      	movs	r0, #2
 8004e6a:	f002 fa39 	bl	80072e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004e6e:	bf00      	nop
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004e76:	2010      	movs	r0, #16
 8004e78:	f002 fa32 	bl	80072e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004e7c:	bf00      	nop
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004e84:	4802      	ldr	r0, [pc, #8]	; (8004e90 <ADC_IRQHandler+0x10>)
 8004e86:	f000 fb80 	bl	800558a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004e8a:	bf00      	nop
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	2000089c 	.word	0x2000089c

08004e94 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8004e98:	2040      	movs	r0, #64	; 0x40
 8004e9a:	f002 fa21 	bl	80072e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8004e9e:	2080      	movs	r0, #128	; 0x80
 8004ea0:	f002 fa1e 	bl	80072e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004ea4:	bf00      	nop
 8004ea6:	bd80      	pop	{r7, pc}

08004ea8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004eac:	4803      	ldr	r0, [pc, #12]	; (8004ebc <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8004eae:	f008 f92d 	bl	800d10c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8004eb2:	4803      	ldr	r0, [pc, #12]	; (8004ec0 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8004eb4:	f008 f92a 	bl	800d10c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004eb8:	bf00      	nop
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	20000994 	.word	0x20000994
 8004ec0:	200009d4 	.word	0x200009d4

08004ec4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004ec8:	4802      	ldr	r0, [pc, #8]	; (8004ed4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004eca:	f008 f91f 	bl	800d10c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004ece:	bf00      	nop
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	20000994 	.word	0x20000994

08004ed8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004edc:	4803      	ldr	r0, [pc, #12]	; (8004eec <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8004ede:	f008 f915 	bl	800d10c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8004ee2:	4803      	ldr	r0, [pc, #12]	; (8004ef0 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8004ee4:	f008 f912 	bl	800d10c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004ee8:	bf00      	nop
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	20000994 	.word	0x20000994
 8004ef0:	200008e8 	.word	0x200008e8

08004ef4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004ef8:	4802      	ldr	r0, [pc, #8]	; (8004f04 <TIM2_IRQHandler+0x10>)
 8004efa:	f008 f907 	bl	800d10c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004efe:	bf00      	nop
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	20000aa8 	.word	0x20000aa8

08004f08 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004f0c:	4802      	ldr	r0, [pc, #8]	; (8004f18 <I2C1_EV_IRQHandler+0x10>)
 8004f0e:	f002 fc3d 	bl	800778c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004f12:	bf00      	nop
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	20000770 	.word	0x20000770

08004f1c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004f20:	4802      	ldr	r0, [pc, #8]	; (8004f2c <I2C1_ER_IRQHandler+0x10>)
 8004f22:	f002 fda0 	bl	8007a66 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004f26:	bf00      	nop
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	20000770 	.word	0x20000770

08004f30 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004f34:	4802      	ldr	r0, [pc, #8]	; (8004f40 <SPI1_IRQHandler+0x10>)
 8004f36:	f007 fa5d 	bl	800c3f4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004f3a:	bf00      	nop
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	20000a50 	.word	0x20000a50

08004f44 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8004f48:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004f4c:	f002 f9c8 	bl	80072e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8004f50:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004f54:	f002 f9c4 	bl	80072e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004f58:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004f5c:	f002 f9c0 	bl	80072e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8004f60:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004f64:	f002 f9bc 	bl	80072e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004f68:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004f6c:	f002 f9b8 	bl	80072e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004f70:	bf00      	nop
 8004f72:	bd80      	pop	{r7, pc}

08004f74 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004f78:	4802      	ldr	r0, [pc, #8]	; (8004f84 <TIM5_IRQHandler+0x10>)
 8004f7a:	f008 f8c7 	bl	800d10c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004f7e:	bf00      	nop
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop
 8004f84:	200007dc 	.word	0x200007dc

08004f88 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8004f8c:	4802      	ldr	r0, [pc, #8]	; (8004f98 <TIM6_DAC_IRQHandler+0x10>)
 8004f8e:	f001 fed9 	bl	8006d44 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004f92:	bf00      	nop
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	20000928 	.word	0x20000928

08004f9c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004fa0:	4802      	ldr	r0, [pc, #8]	; (8004fac <OTG_FS_IRQHandler+0x10>)
 8004fa2:	f004 fc15 	bl	80097d0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004fa6:	bf00      	nop
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop
 8004fac:	2000206c 	.word	0x2000206c

08004fb0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	af00      	add	r7, sp, #0
	return 1;
 8004fb4:	2301      	movs	r3, #1
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <_kill>:

int _kill(int pid, int sig)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004fca:	f00d f895 	bl	80120f8 <__errno>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2216      	movs	r2, #22
 8004fd2:	601a      	str	r2, [r3, #0]
	return -1;
 8004fd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3708      	adds	r7, #8
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <_exit>:

void _exit (int status)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f7ff ffe7 	bl	8004fc0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004ff2:	e7fe      	b.n	8004ff2 <_exit+0x12>

08004ff4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b086      	sub	sp, #24
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005000:	2300      	movs	r3, #0
 8005002:	617b      	str	r3, [r7, #20]
 8005004:	e00a      	b.n	800501c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005006:	f3af 8000 	nop.w
 800500a:	4601      	mov	r1, r0
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	1c5a      	adds	r2, r3, #1
 8005010:	60ba      	str	r2, [r7, #8]
 8005012:	b2ca      	uxtb	r2, r1
 8005014:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	3301      	adds	r3, #1
 800501a:	617b      	str	r3, [r7, #20]
 800501c:	697a      	ldr	r2, [r7, #20]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	429a      	cmp	r2, r3
 8005022:	dbf0      	blt.n	8005006 <_read+0x12>
	}

return len;
 8005024:	687b      	ldr	r3, [r7, #4]
}
 8005026:	4618      	mov	r0, r3
 8005028:	3718      	adds	r7, #24
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800502e:	b580      	push	{r7, lr}
 8005030:	b086      	sub	sp, #24
 8005032:	af00      	add	r7, sp, #0
 8005034:	60f8      	str	r0, [r7, #12]
 8005036:	60b9      	str	r1, [r7, #8]
 8005038:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800503a:	2300      	movs	r3, #0
 800503c:	617b      	str	r3, [r7, #20]
 800503e:	e009      	b.n	8005054 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	1c5a      	adds	r2, r3, #1
 8005044:	60ba      	str	r2, [r7, #8]
 8005046:	781b      	ldrb	r3, [r3, #0]
 8005048:	4618      	mov	r0, r3
 800504a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	3301      	adds	r3, #1
 8005052:	617b      	str	r3, [r7, #20]
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	429a      	cmp	r2, r3
 800505a:	dbf1      	blt.n	8005040 <_write+0x12>
	}
	return len;
 800505c:	687b      	ldr	r3, [r7, #4]
}
 800505e:	4618      	mov	r0, r3
 8005060:	3718      	adds	r7, #24
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}

08005066 <_close>:

int _close(int file)
{
 8005066:	b480      	push	{r7}
 8005068:	b083      	sub	sp, #12
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
	return -1;
 800506e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005072:	4618      	mov	r0, r3
 8005074:	370c      	adds	r7, #12
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr

0800507e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800507e:	b480      	push	{r7}
 8005080:	b083      	sub	sp, #12
 8005082:	af00      	add	r7, sp, #0
 8005084:	6078      	str	r0, [r7, #4]
 8005086:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800508e:	605a      	str	r2, [r3, #4]
	return 0;
 8005090:	2300      	movs	r3, #0
}
 8005092:	4618      	mov	r0, r3
 8005094:	370c      	adds	r7, #12
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr

0800509e <_isatty>:

int _isatty(int file)
{
 800509e:	b480      	push	{r7}
 80050a0:	b083      	sub	sp, #12
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	6078      	str	r0, [r7, #4]
	return 1;
 80050a6:	2301      	movs	r3, #1
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	370c      	adds	r7, #12
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b085      	sub	sp, #20
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	607a      	str	r2, [r7, #4]
	return 0;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3714      	adds	r7, #20
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr
	...

080050d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b086      	sub	sp, #24
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80050d8:	4a14      	ldr	r2, [pc, #80]	; (800512c <_sbrk+0x5c>)
 80050da:	4b15      	ldr	r3, [pc, #84]	; (8005130 <_sbrk+0x60>)
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80050e4:	4b13      	ldr	r3, [pc, #76]	; (8005134 <_sbrk+0x64>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d102      	bne.n	80050f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80050ec:	4b11      	ldr	r3, [pc, #68]	; (8005134 <_sbrk+0x64>)
 80050ee:	4a12      	ldr	r2, [pc, #72]	; (8005138 <_sbrk+0x68>)
 80050f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80050f2:	4b10      	ldr	r3, [pc, #64]	; (8005134 <_sbrk+0x64>)
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	4413      	add	r3, r2
 80050fa:	693a      	ldr	r2, [r7, #16]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d207      	bcs.n	8005110 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005100:	f00c fffa 	bl	80120f8 <__errno>
 8005104:	4603      	mov	r3, r0
 8005106:	220c      	movs	r2, #12
 8005108:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800510a:	f04f 33ff 	mov.w	r3, #4294967295
 800510e:	e009      	b.n	8005124 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005110:	4b08      	ldr	r3, [pc, #32]	; (8005134 <_sbrk+0x64>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005116:	4b07      	ldr	r3, [pc, #28]	; (8005134 <_sbrk+0x64>)
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4413      	add	r3, r2
 800511e:	4a05      	ldr	r2, [pc, #20]	; (8005134 <_sbrk+0x64>)
 8005120:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005122:	68fb      	ldr	r3, [r7, #12]
}
 8005124:	4618      	mov	r0, r3
 8005126:	3718      	adds	r7, #24
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}
 800512c:	20020000 	.word	0x20020000
 8005130:	00000400 	.word	0x00000400
 8005134:	200006f8 	.word	0x200006f8
 8005138:	20002488 	.word	0x20002488

0800513c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800513c:	b480      	push	{r7}
 800513e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005140:	4b08      	ldr	r3, [pc, #32]	; (8005164 <SystemInit+0x28>)
 8005142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005146:	4a07      	ldr	r2, [pc, #28]	; (8005164 <SystemInit+0x28>)
 8005148:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800514c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005150:	4b04      	ldr	r3, [pc, #16]	; (8005164 <SystemInit+0x28>)
 8005152:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005156:	609a      	str	r2, [r3, #8]
#endif
}
 8005158:	bf00      	nop
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	e000ed00 	.word	0xe000ed00

08005168 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005168:	f8df d034 	ldr.w	sp, [pc, #52]	; 80051a0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800516c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800516e:	e003      	b.n	8005178 <LoopCopyDataInit>

08005170 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005170:	4b0c      	ldr	r3, [pc, #48]	; (80051a4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005172:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005174:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005176:	3104      	adds	r1, #4

08005178 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005178:	480b      	ldr	r0, [pc, #44]	; (80051a8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800517a:	4b0c      	ldr	r3, [pc, #48]	; (80051ac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800517c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800517e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005180:	d3f6      	bcc.n	8005170 <CopyDataInit>
  ldr  r2, =_sbss
 8005182:	4a0b      	ldr	r2, [pc, #44]	; (80051b0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005184:	e002      	b.n	800518c <LoopFillZerobss>

08005186 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005186:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005188:	f842 3b04 	str.w	r3, [r2], #4

0800518c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800518c:	4b09      	ldr	r3, [pc, #36]	; (80051b4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800518e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005190:	d3f9      	bcc.n	8005186 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005192:	f7ff ffd3 	bl	800513c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005196:	f00c ffc7 	bl	8012128 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800519a:	f7fc fb75 	bl	8001888 <main>
  bx  lr    
 800519e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80051a0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80051a4:	08013e64 	.word	0x08013e64
  ldr  r0, =_sdata
 80051a8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80051ac:	200002bc 	.word	0x200002bc
  ldr  r2, =_sbss
 80051b0:	200002bc 	.word	0x200002bc
  ldr  r3, = _ebss
 80051b4:	20002484 	.word	0x20002484

080051b8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80051b8:	e7fe      	b.n	80051b8 <CAN1_RX0_IRQHandler>
	...

080051bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80051c0:	4b0e      	ldr	r3, [pc, #56]	; (80051fc <HAL_Init+0x40>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a0d      	ldr	r2, [pc, #52]	; (80051fc <HAL_Init+0x40>)
 80051c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80051ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80051cc:	4b0b      	ldr	r3, [pc, #44]	; (80051fc <HAL_Init+0x40>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a0a      	ldr	r2, [pc, #40]	; (80051fc <HAL_Init+0x40>)
 80051d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80051d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80051d8:	4b08      	ldr	r3, [pc, #32]	; (80051fc <HAL_Init+0x40>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a07      	ldr	r2, [pc, #28]	; (80051fc <HAL_Init+0x40>)
 80051de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80051e4:	2003      	movs	r0, #3
 80051e6:	f000 fe2b 	bl	8005e40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80051ea:	2000      	movs	r0, #0
 80051ec:	f000 f808 	bl	8005200 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80051f0:	f7ff fa4e 	bl	8004690 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop
 80051fc:	40023c00 	.word	0x40023c00

08005200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b082      	sub	sp, #8
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005208:	4b12      	ldr	r3, [pc, #72]	; (8005254 <HAL_InitTick+0x54>)
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	4b12      	ldr	r3, [pc, #72]	; (8005258 <HAL_InitTick+0x58>)
 800520e:	781b      	ldrb	r3, [r3, #0]
 8005210:	4619      	mov	r1, r3
 8005212:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005216:	fbb3 f3f1 	udiv	r3, r3, r1
 800521a:	fbb2 f3f3 	udiv	r3, r2, r3
 800521e:	4618      	mov	r0, r3
 8005220:	f000 fe43 	bl	8005eaa <HAL_SYSTICK_Config>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d001      	beq.n	800522e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e00e      	b.n	800524c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2b0f      	cmp	r3, #15
 8005232:	d80a      	bhi.n	800524a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005234:	2200      	movs	r2, #0
 8005236:	6879      	ldr	r1, [r7, #4]
 8005238:	f04f 30ff 	mov.w	r0, #4294967295
 800523c:	f000 fe0b 	bl	8005e56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005240:	4a06      	ldr	r2, [pc, #24]	; (800525c <HAL_InitTick+0x5c>)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005246:	2300      	movs	r3, #0
 8005248:	e000      	b.n	800524c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
}
 800524c:	4618      	mov	r0, r3
 800524e:	3708      	adds	r7, #8
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}
 8005254:	200000d8 	.word	0x200000d8
 8005258:	200000e0 	.word	0x200000e0
 800525c:	200000dc 	.word	0x200000dc

08005260 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005260:	b480      	push	{r7}
 8005262:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005264:	4b06      	ldr	r3, [pc, #24]	; (8005280 <HAL_IncTick+0x20>)
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	461a      	mov	r2, r3
 800526a:	4b06      	ldr	r3, [pc, #24]	; (8005284 <HAL_IncTick+0x24>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4413      	add	r3, r2
 8005270:	4a04      	ldr	r2, [pc, #16]	; (8005284 <HAL_IncTick+0x24>)
 8005272:	6013      	str	r3, [r2, #0]
}
 8005274:	bf00      	nop
 8005276:	46bd      	mov	sp, r7
 8005278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527c:	4770      	bx	lr
 800527e:	bf00      	nop
 8005280:	200000e0 	.word	0x200000e0
 8005284:	20000b90 	.word	0x20000b90

08005288 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005288:	b480      	push	{r7}
 800528a:	af00      	add	r7, sp, #0
  return uwTick;
 800528c:	4b03      	ldr	r3, [pc, #12]	; (800529c <HAL_GetTick+0x14>)
 800528e:	681b      	ldr	r3, [r3, #0]
}
 8005290:	4618      	mov	r0, r3
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	20000b90 	.word	0x20000b90

080052a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b084      	sub	sp, #16
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80052a8:	f7ff ffee 	bl	8005288 <HAL_GetTick>
 80052ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b8:	d005      	beq.n	80052c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80052ba:	4b0a      	ldr	r3, [pc, #40]	; (80052e4 <HAL_Delay+0x44>)
 80052bc:	781b      	ldrb	r3, [r3, #0]
 80052be:	461a      	mov	r2, r3
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	4413      	add	r3, r2
 80052c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80052c6:	bf00      	nop
 80052c8:	f7ff ffde 	bl	8005288 <HAL_GetTick>
 80052cc:	4602      	mov	r2, r0
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	68fa      	ldr	r2, [r7, #12]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d8f7      	bhi.n	80052c8 <HAL_Delay+0x28>
  {
  }
}
 80052d8:	bf00      	nop
 80052da:	bf00      	nop
 80052dc:	3710      	adds	r7, #16
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	200000e0 	.word	0x200000e0

080052e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052f0:	2300      	movs	r3, #0
 80052f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e033      	b.n	8005366 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005302:	2b00      	cmp	r3, #0
 8005304:	d109      	bne.n	800531a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f7ff f9ea 	bl	80046e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800531e:	f003 0310 	and.w	r3, r3, #16
 8005322:	2b00      	cmp	r3, #0
 8005324:	d118      	bne.n	8005358 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800532e:	f023 0302 	bic.w	r3, r3, #2
 8005332:	f043 0202 	orr.w	r2, r3, #2
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 fbaa 	bl	8005a94 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534a:	f023 0303 	bic.w	r3, r3, #3
 800534e:	f043 0201 	orr.w	r2, r3, #1
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	641a      	str	r2, [r3, #64]	; 0x40
 8005356:	e001      	b.n	800535c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2200      	movs	r2, #0
 8005360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005364:	7bfb      	ldrb	r3, [r7, #15]
}
 8005366:	4618      	mov	r0, r3
 8005368:	3710      	adds	r7, #16
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
	...

08005370 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005378:	2300      	movs	r3, #0
 800537a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005382:	2b01      	cmp	r3, #1
 8005384:	d101      	bne.n	800538a <HAL_ADC_Start_IT+0x1a>
 8005386:	2302      	movs	r3, #2
 8005388:	e0b0      	b.n	80054ec <HAL_ADC_Start_IT+0x17c>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2201      	movs	r2, #1
 800538e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	f003 0301 	and.w	r3, r3, #1
 800539c:	2b01      	cmp	r3, #1
 800539e:	d018      	beq.n	80053d2 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	689a      	ldr	r2, [r3, #8]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f042 0201 	orr.w	r2, r2, #1
 80053ae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80053b0:	4b51      	ldr	r3, [pc, #324]	; (80054f8 <HAL_ADC_Start_IT+0x188>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a51      	ldr	r2, [pc, #324]	; (80054fc <HAL_ADC_Start_IT+0x18c>)
 80053b6:	fba2 2303 	umull	r2, r3, r2, r3
 80053ba:	0c9a      	lsrs	r2, r3, #18
 80053bc:	4613      	mov	r3, r2
 80053be:	005b      	lsls	r3, r3, #1
 80053c0:	4413      	add	r3, r2
 80053c2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80053c4:	e002      	b.n	80053cc <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	3b01      	subs	r3, #1
 80053ca:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d1f9      	bne.n	80053c6 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	f003 0301 	and.w	r3, r3, #1
 80053dc:	2b01      	cmp	r3, #1
 80053de:	f040 8084 	bne.w	80054ea <HAL_ADC_Start_IT+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80053ea:	f023 0301 	bic.w	r3, r3, #1
 80053ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005400:	2b00      	cmp	r3, #0
 8005402:	d007      	beq.n	8005414 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005408:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800540c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005418:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800541c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005420:	d106      	bne.n	8005430 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005426:	f023 0206 	bic.w	r2, r3, #6
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	645a      	str	r2, [r3, #68]	; 0x44
 800542e:	e002      	b.n	8005436 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800543e:	4b30      	ldr	r3, [pc, #192]	; (8005500 <HAL_ADC_Start_IT+0x190>)
 8005440:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800544a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	6812      	ldr	r2, [r2, #0]
 8005456:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800545a:	f043 0320 	orr.w	r3, r3, #32
 800545e:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f003 031f 	and.w	r3, r3, #31
 8005468:	2b00      	cmp	r3, #0
 800546a:	d12a      	bne.n	80054c2 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a24      	ldr	r2, [pc, #144]	; (8005504 <HAL_ADC_Start_IT+0x194>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d015      	beq.n	80054a2 <HAL_ADC_Start_IT+0x132>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a23      	ldr	r2, [pc, #140]	; (8005508 <HAL_ADC_Start_IT+0x198>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d105      	bne.n	800548c <HAL_ADC_Start_IT+0x11c>
 8005480:	4b1f      	ldr	r3, [pc, #124]	; (8005500 <HAL_ADC_Start_IT+0x190>)
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f003 031f 	and.w	r3, r3, #31
 8005488:	2b00      	cmp	r3, #0
 800548a:	d00a      	beq.n	80054a2 <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a1e      	ldr	r2, [pc, #120]	; (800550c <HAL_ADC_Start_IT+0x19c>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d129      	bne.n	80054ea <HAL_ADC_Start_IT+0x17a>
 8005496:	4b1a      	ldr	r3, [pc, #104]	; (8005500 <HAL_ADC_Start_IT+0x190>)
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f003 0310 	and.w	r3, r3, #16
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d123      	bne.n	80054ea <HAL_ADC_Start_IT+0x17a>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d11c      	bne.n	80054ea <HAL_ADC_Start_IT+0x17a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	689a      	ldr	r2, [r3, #8]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80054be:	609a      	str	r2, [r3, #8]
 80054c0:	e013      	b.n	80054ea <HAL_ADC_Start_IT+0x17a>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a0f      	ldr	r2, [pc, #60]	; (8005504 <HAL_ADC_Start_IT+0x194>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d10e      	bne.n	80054ea <HAL_ADC_Start_IT+0x17a>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d107      	bne.n	80054ea <HAL_ADC_Start_IT+0x17a>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	689a      	ldr	r2, [r3, #8]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80054e8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80054ea:	2300      	movs	r3, #0
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3714      	adds	r7, #20
 80054f0:	46bd      	mov	sp, r7
 80054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f6:	4770      	bx	lr
 80054f8:	200000d8 	.word	0x200000d8
 80054fc:	431bde83 	.word	0x431bde83
 8005500:	40012300 	.word	0x40012300
 8005504:	40012000 	.word	0x40012000
 8005508:	40012100 	.word	0x40012100
 800550c:	40012200 	.word	0x40012200

08005510 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800551e:	2b01      	cmp	r3, #1
 8005520:	d101      	bne.n	8005526 <HAL_ADC_Stop_IT+0x16>
 8005522:	2302      	movs	r3, #2
 8005524:	e02b      	b.n	800557e <HAL_ADC_Stop_IT+0x6e>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2201      	movs	r2, #1
 800552a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	689a      	ldr	r2, [r3, #8]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f022 0201 	bic.w	r2, r2, #1
 800553c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	f003 0301 	and.w	r3, r3, #1
 8005548:	2b00      	cmp	r3, #0
 800554a:	d113      	bne.n	8005574 <HAL_ADC_Stop_IT+0x64>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	6812      	ldr	r2, [r2, #0]
 8005556:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800555a:	f023 0320 	bic.w	r3, r3, #32
 800555e:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005564:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005568:	f023 0301 	bic.w	r3, r3, #1
 800556c:	f043 0201 	orr.w	r2, r3, #1
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	370c      	adds	r7, #12
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr

0800558a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800558a:	b580      	push	{r7, lr}
 800558c:	b084      	sub	sp, #16
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8005592:	2300      	movs	r3, #0
 8005594:	60fb      	str	r3, [r7, #12]
 8005596:	2300      	movs	r3, #0
 8005598:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0302 	and.w	r3, r3, #2
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	bf0c      	ite	eq
 80055a8:	2301      	moveq	r3, #1
 80055aa:	2300      	movne	r3, #0
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f003 0320 	and.w	r3, r3, #32
 80055ba:	2b20      	cmp	r3, #32
 80055bc:	bf0c      	ite	eq
 80055be:	2301      	moveq	r3, #1
 80055c0:	2300      	movne	r3, #0
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d049      	beq.n	8005660 <HAL_ADC_IRQHandler+0xd6>
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d046      	beq.n	8005660 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d6:	f003 0310 	and.w	r3, r3, #16
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d105      	bne.n	80055ea <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d12b      	bne.n	8005650 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d127      	bne.n	8005650 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005606:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800560a:	2b00      	cmp	r3, #0
 800560c:	d006      	beq.n	800561c <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005618:	2b00      	cmp	r3, #0
 800561a:	d119      	bne.n	8005650 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685a      	ldr	r2, [r3, #4]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f022 0220 	bic.w	r2, r2, #32
 800562a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005630:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005640:	2b00      	cmp	r3, #0
 8005642:	d105      	bne.n	8005650 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005648:	f043 0201 	orr.w	r2, r3, #1
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f7fd fecb 	bl	80033ec <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f06f 0212 	mvn.w	r2, #18
 800565e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 0304 	and.w	r3, r3, #4
 800566a:	2b04      	cmp	r3, #4
 800566c:	bf0c      	ite	eq
 800566e:	2301      	moveq	r3, #1
 8005670:	2300      	movne	r3, #0
 8005672:	b2db      	uxtb	r3, r3
 8005674:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005680:	2b80      	cmp	r3, #128	; 0x80
 8005682:	bf0c      	ite	eq
 8005684:	2301      	moveq	r3, #1
 8005686:	2300      	movne	r3, #0
 8005688:	b2db      	uxtb	r3, r3
 800568a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d057      	beq.n	8005742 <HAL_ADC_IRQHandler+0x1b8>
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d054      	beq.n	8005742 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569c:	f003 0310 	and.w	r3, r3, #16
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d105      	bne.n	80056b0 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d139      	bne.n	8005732 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d006      	beq.n	80056da <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d12b      	bne.n	8005732 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d124      	bne.n	8005732 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d11d      	bne.n	8005732 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d119      	bne.n	8005732 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	685a      	ldr	r2, [r3, #4]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800570c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005712:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005722:	2b00      	cmp	r3, #0
 8005724:	d105      	bne.n	8005732 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800572a:	f043 0201 	orr.w	r2, r3, #1
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 faaa 	bl	8005c8c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f06f 020c 	mvn.w	r2, #12
 8005740:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f003 0301 	and.w	r3, r3, #1
 800574c:	2b01      	cmp	r3, #1
 800574e:	bf0c      	ite	eq
 8005750:	2301      	moveq	r3, #1
 8005752:	2300      	movne	r3, #0
 8005754:	b2db      	uxtb	r3, r3
 8005756:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005762:	2b40      	cmp	r3, #64	; 0x40
 8005764:	bf0c      	ite	eq
 8005766:	2301      	moveq	r3, #1
 8005768:	2300      	movne	r3, #0
 800576a:	b2db      	uxtb	r3, r3
 800576c:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d017      	beq.n	80057a4 <HAL_ADC_IRQHandler+0x21a>
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d014      	beq.n	80057a4 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0301 	and.w	r3, r3, #1
 8005784:	2b01      	cmp	r3, #1
 8005786:	d10d      	bne.n	80057a4 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f000 f846 	bl	8005826 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f06f 0201 	mvn.w	r2, #1
 80057a2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 0320 	and.w	r3, r3, #32
 80057ae:	2b20      	cmp	r3, #32
 80057b0:	bf0c      	ite	eq
 80057b2:	2301      	moveq	r3, #1
 80057b4:	2300      	movne	r3, #0
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80057c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80057c8:	bf0c      	ite	eq
 80057ca:	2301      	moveq	r3, #1
 80057cc:	2300      	movne	r3, #0
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d015      	beq.n	8005804 <HAL_ADC_IRQHandler+0x27a>
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d012      	beq.n	8005804 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057e2:	f043 0202 	orr.w	r2, r3, #2
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f06f 0220 	mvn.w	r2, #32
 80057f2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f820 	bl	800583a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f06f 0220 	mvn.w	r2, #32
 8005802:	601a      	str	r2, [r3, #0]
  }
}
 8005804:	bf00      	nop
 8005806:	3710      	adds	r7, #16
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800581a:	4618      	mov	r0, r3
 800581c:	370c      	adds	r7, #12
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr

08005826 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8005826:	b480      	push	{r7}
 8005828:	b083      	sub	sp, #12
 800582a:	af00      	add	r7, sp, #0
 800582c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800582e:	bf00      	nop
 8005830:	370c      	adds	r7, #12
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr

0800583a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800583a:	b480      	push	{r7}
 800583c:	b083      	sub	sp, #12
 800583e:	af00      	add	r7, sp, #0
 8005840:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005842:	bf00      	nop
 8005844:	370c      	adds	r7, #12
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
	...

08005850 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005850:	b480      	push	{r7}
 8005852:	b085      	sub	sp, #20
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800585a:	2300      	movs	r3, #0
 800585c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005864:	2b01      	cmp	r3, #1
 8005866:	d101      	bne.n	800586c <HAL_ADC_ConfigChannel+0x1c>
 8005868:	2302      	movs	r3, #2
 800586a:	e105      	b.n	8005a78 <HAL_ADC_ConfigChannel+0x228>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2b09      	cmp	r3, #9
 800587a:	d925      	bls.n	80058c8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68d9      	ldr	r1, [r3, #12]
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	b29b      	uxth	r3, r3
 8005888:	461a      	mov	r2, r3
 800588a:	4613      	mov	r3, r2
 800588c:	005b      	lsls	r3, r3, #1
 800588e:	4413      	add	r3, r2
 8005890:	3b1e      	subs	r3, #30
 8005892:	2207      	movs	r2, #7
 8005894:	fa02 f303 	lsl.w	r3, r2, r3
 8005898:	43da      	mvns	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	400a      	ands	r2, r1
 80058a0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	68d9      	ldr	r1, [r3, #12]
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	689a      	ldr	r2, [r3, #8]
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	4618      	mov	r0, r3
 80058b4:	4603      	mov	r3, r0
 80058b6:	005b      	lsls	r3, r3, #1
 80058b8:	4403      	add	r3, r0
 80058ba:	3b1e      	subs	r3, #30
 80058bc:	409a      	lsls	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	430a      	orrs	r2, r1
 80058c4:	60da      	str	r2, [r3, #12]
 80058c6:	e022      	b.n	800590e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	6919      	ldr	r1, [r3, #16]
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	461a      	mov	r2, r3
 80058d6:	4613      	mov	r3, r2
 80058d8:	005b      	lsls	r3, r3, #1
 80058da:	4413      	add	r3, r2
 80058dc:	2207      	movs	r2, #7
 80058de:	fa02 f303 	lsl.w	r3, r2, r3
 80058e2:	43da      	mvns	r2, r3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	400a      	ands	r2, r1
 80058ea:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	6919      	ldr	r1, [r3, #16]
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	689a      	ldr	r2, [r3, #8]
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	4618      	mov	r0, r3
 80058fe:	4603      	mov	r3, r0
 8005900:	005b      	lsls	r3, r3, #1
 8005902:	4403      	add	r3, r0
 8005904:	409a      	lsls	r2, r3
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	430a      	orrs	r2, r1
 800590c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	2b06      	cmp	r3, #6
 8005914:	d824      	bhi.n	8005960 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	685a      	ldr	r2, [r3, #4]
 8005920:	4613      	mov	r3, r2
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	4413      	add	r3, r2
 8005926:	3b05      	subs	r3, #5
 8005928:	221f      	movs	r2, #31
 800592a:	fa02 f303 	lsl.w	r3, r2, r3
 800592e:	43da      	mvns	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	400a      	ands	r2, r1
 8005936:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	b29b      	uxth	r3, r3
 8005944:	4618      	mov	r0, r3
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	685a      	ldr	r2, [r3, #4]
 800594a:	4613      	mov	r3, r2
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	4413      	add	r3, r2
 8005950:	3b05      	subs	r3, #5
 8005952:	fa00 f203 	lsl.w	r2, r0, r3
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	430a      	orrs	r2, r1
 800595c:	635a      	str	r2, [r3, #52]	; 0x34
 800595e:	e04c      	b.n	80059fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	2b0c      	cmp	r3, #12
 8005966:	d824      	bhi.n	80059b2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	685a      	ldr	r2, [r3, #4]
 8005972:	4613      	mov	r3, r2
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	4413      	add	r3, r2
 8005978:	3b23      	subs	r3, #35	; 0x23
 800597a:	221f      	movs	r2, #31
 800597c:	fa02 f303 	lsl.w	r3, r2, r3
 8005980:	43da      	mvns	r2, r3
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	400a      	ands	r2, r1
 8005988:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	b29b      	uxth	r3, r3
 8005996:	4618      	mov	r0, r3
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685a      	ldr	r2, [r3, #4]
 800599c:	4613      	mov	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4413      	add	r3, r2
 80059a2:	3b23      	subs	r3, #35	; 0x23
 80059a4:	fa00 f203 	lsl.w	r2, r0, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	430a      	orrs	r2, r1
 80059ae:	631a      	str	r2, [r3, #48]	; 0x30
 80059b0:	e023      	b.n	80059fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	685a      	ldr	r2, [r3, #4]
 80059bc:	4613      	mov	r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	4413      	add	r3, r2
 80059c2:	3b41      	subs	r3, #65	; 0x41
 80059c4:	221f      	movs	r2, #31
 80059c6:	fa02 f303 	lsl.w	r3, r2, r3
 80059ca:	43da      	mvns	r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	400a      	ands	r2, r1
 80059d2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	b29b      	uxth	r3, r3
 80059e0:	4618      	mov	r0, r3
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	685a      	ldr	r2, [r3, #4]
 80059e6:	4613      	mov	r3, r2
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	4413      	add	r3, r2
 80059ec:	3b41      	subs	r3, #65	; 0x41
 80059ee:	fa00 f203 	lsl.w	r2, r0, r3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	430a      	orrs	r2, r1
 80059f8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80059fa:	4b22      	ldr	r3, [pc, #136]	; (8005a84 <HAL_ADC_ConfigChannel+0x234>)
 80059fc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a21      	ldr	r2, [pc, #132]	; (8005a88 <HAL_ADC_ConfigChannel+0x238>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d109      	bne.n	8005a1c <HAL_ADC_ConfigChannel+0x1cc>
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2b12      	cmp	r3, #18
 8005a0e:	d105      	bne.n	8005a1c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a19      	ldr	r2, [pc, #100]	; (8005a88 <HAL_ADC_ConfigChannel+0x238>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d123      	bne.n	8005a6e <HAL_ADC_ConfigChannel+0x21e>
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	2b10      	cmp	r3, #16
 8005a2c:	d003      	beq.n	8005a36 <HAL_ADC_ConfigChannel+0x1e6>
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	2b11      	cmp	r3, #17
 8005a34:	d11b      	bne.n	8005a6e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2b10      	cmp	r3, #16
 8005a48:	d111      	bne.n	8005a6e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005a4a:	4b10      	ldr	r3, [pc, #64]	; (8005a8c <HAL_ADC_ConfigChannel+0x23c>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a10      	ldr	r2, [pc, #64]	; (8005a90 <HAL_ADC_ConfigChannel+0x240>)
 8005a50:	fba2 2303 	umull	r2, r3, r2, r3
 8005a54:	0c9a      	lsrs	r2, r3, #18
 8005a56:	4613      	mov	r3, r2
 8005a58:	009b      	lsls	r3, r3, #2
 8005a5a:	4413      	add	r3, r2
 8005a5c:	005b      	lsls	r3, r3, #1
 8005a5e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005a60:	e002      	b.n	8005a68 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	3b01      	subs	r3, #1
 8005a66:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d1f9      	bne.n	8005a62 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3714      	adds	r7, #20
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr
 8005a84:	40012300 	.word	0x40012300
 8005a88:	40012000 	.word	0x40012000
 8005a8c:	200000d8 	.word	0x200000d8
 8005a90:	431bde83 	.word	0x431bde83

08005a94 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a9c:	4b79      	ldr	r3, [pc, #484]	; (8005c84 <ADC_Init+0x1f0>)
 8005a9e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	685a      	ldr	r2, [r3, #4]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	431a      	orrs	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	685a      	ldr	r2, [r3, #4]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ac8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	6859      	ldr	r1, [r3, #4]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	691b      	ldr	r3, [r3, #16]
 8005ad4:	021a      	lsls	r2, r3, #8
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	430a      	orrs	r2, r1
 8005adc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005aec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	6859      	ldr	r1, [r3, #4]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	689a      	ldr	r2, [r3, #8]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	430a      	orrs	r2, r1
 8005afe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	689a      	ldr	r2, [r3, #8]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b0e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	6899      	ldr	r1, [r3, #8]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	68da      	ldr	r2, [r3, #12]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	430a      	orrs	r2, r1
 8005b20:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b26:	4a58      	ldr	r2, [pc, #352]	; (8005c88 <ADC_Init+0x1f4>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d022      	beq.n	8005b72 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	689a      	ldr	r2, [r3, #8]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005b3a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	6899      	ldr	r1, [r3, #8]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	430a      	orrs	r2, r1
 8005b4c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	689a      	ldr	r2, [r3, #8]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005b5c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	6899      	ldr	r1, [r3, #8]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	609a      	str	r2, [r3, #8]
 8005b70:	e00f      	b.n	8005b92 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	689a      	ldr	r2, [r3, #8]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005b80:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005b90:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	689a      	ldr	r2, [r3, #8]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f022 0202 	bic.w	r2, r2, #2
 8005ba0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	6899      	ldr	r1, [r3, #8]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	7e1b      	ldrb	r3, [r3, #24]
 8005bac:	005a      	lsls	r2, r3, #1
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	430a      	orrs	r2, r1
 8005bb4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d01b      	beq.n	8005bf8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	685a      	ldr	r2, [r3, #4]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bce:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685a      	ldr	r2, [r3, #4]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005bde:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	6859      	ldr	r1, [r3, #4]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bea:	3b01      	subs	r3, #1
 8005bec:	035a      	lsls	r2, r3, #13
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	430a      	orrs	r2, r1
 8005bf4:	605a      	str	r2, [r3, #4]
 8005bf6:	e007      	b.n	8005c08 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	685a      	ldr	r2, [r3, #4]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c06:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005c16:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	69db      	ldr	r3, [r3, #28]
 8005c22:	3b01      	subs	r3, #1
 8005c24:	051a      	lsls	r2, r3, #20
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	689a      	ldr	r2, [r3, #8]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005c3c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	6899      	ldr	r1, [r3, #8]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005c4a:	025a      	lsls	r2, r3, #9
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	430a      	orrs	r2, r1
 8005c52:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	689a      	ldr	r2, [r3, #8]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c62:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	6899      	ldr	r1, [r3, #8]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	695b      	ldr	r3, [r3, #20]
 8005c6e:	029a      	lsls	r2, r3, #10
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	430a      	orrs	r2, r1
 8005c76:	609a      	str	r2, [r3, #8]
}
 8005c78:	bf00      	nop
 8005c7a:	3714      	adds	r7, #20
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr
 8005c84:	40012300 	.word	0x40012300
 8005c88:	0f000001 	.word	0x0f000001

08005c8c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005c94:	bf00      	nop
 8005c96:	370c      	adds	r7, #12
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b085      	sub	sp, #20
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f003 0307 	and.w	r3, r3, #7
 8005cae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005cb0:	4b0c      	ldr	r3, [pc, #48]	; (8005ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005cb6:	68ba      	ldr	r2, [r7, #8]
 8005cb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005cc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005ccc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005cd2:	4a04      	ldr	r2, [pc, #16]	; (8005ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	60d3      	str	r3, [r2, #12]
}
 8005cd8:	bf00      	nop
 8005cda:	3714      	adds	r7, #20
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr
 8005ce4:	e000ed00 	.word	0xe000ed00

08005ce8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005cec:	4b04      	ldr	r3, [pc, #16]	; (8005d00 <__NVIC_GetPriorityGrouping+0x18>)
 8005cee:	68db      	ldr	r3, [r3, #12]
 8005cf0:	0a1b      	lsrs	r3, r3, #8
 8005cf2:	f003 0307 	and.w	r3, r3, #7
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr
 8005d00:	e000ed00 	.word	0xe000ed00

08005d04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	db0b      	blt.n	8005d2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d16:	79fb      	ldrb	r3, [r7, #7]
 8005d18:	f003 021f 	and.w	r2, r3, #31
 8005d1c:	4907      	ldr	r1, [pc, #28]	; (8005d3c <__NVIC_EnableIRQ+0x38>)
 8005d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d22:	095b      	lsrs	r3, r3, #5
 8005d24:	2001      	movs	r0, #1
 8005d26:	fa00 f202 	lsl.w	r2, r0, r2
 8005d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005d2e:	bf00      	nop
 8005d30:	370c      	adds	r7, #12
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	e000e100 	.word	0xe000e100

08005d40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	4603      	mov	r3, r0
 8005d48:	6039      	str	r1, [r7, #0]
 8005d4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	db0a      	blt.n	8005d6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	b2da      	uxtb	r2, r3
 8005d58:	490c      	ldr	r1, [pc, #48]	; (8005d8c <__NVIC_SetPriority+0x4c>)
 8005d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d5e:	0112      	lsls	r2, r2, #4
 8005d60:	b2d2      	uxtb	r2, r2
 8005d62:	440b      	add	r3, r1
 8005d64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d68:	e00a      	b.n	8005d80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	b2da      	uxtb	r2, r3
 8005d6e:	4908      	ldr	r1, [pc, #32]	; (8005d90 <__NVIC_SetPriority+0x50>)
 8005d70:	79fb      	ldrb	r3, [r7, #7]
 8005d72:	f003 030f 	and.w	r3, r3, #15
 8005d76:	3b04      	subs	r3, #4
 8005d78:	0112      	lsls	r2, r2, #4
 8005d7a:	b2d2      	uxtb	r2, r2
 8005d7c:	440b      	add	r3, r1
 8005d7e:	761a      	strb	r2, [r3, #24]
}
 8005d80:	bf00      	nop
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr
 8005d8c:	e000e100 	.word	0xe000e100
 8005d90:	e000ed00 	.word	0xe000ed00

08005d94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b089      	sub	sp, #36	; 0x24
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f003 0307 	and.w	r3, r3, #7
 8005da6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	f1c3 0307 	rsb	r3, r3, #7
 8005dae:	2b04      	cmp	r3, #4
 8005db0:	bf28      	it	cs
 8005db2:	2304      	movcs	r3, #4
 8005db4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005db6:	69fb      	ldr	r3, [r7, #28]
 8005db8:	3304      	adds	r3, #4
 8005dba:	2b06      	cmp	r3, #6
 8005dbc:	d902      	bls.n	8005dc4 <NVIC_EncodePriority+0x30>
 8005dbe:	69fb      	ldr	r3, [r7, #28]
 8005dc0:	3b03      	subs	r3, #3
 8005dc2:	e000      	b.n	8005dc6 <NVIC_EncodePriority+0x32>
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd2:	43da      	mvns	r2, r3
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	401a      	ands	r2, r3
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ddc:	f04f 31ff 	mov.w	r1, #4294967295
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	fa01 f303 	lsl.w	r3, r1, r3
 8005de6:	43d9      	mvns	r1, r3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dec:	4313      	orrs	r3, r2
         );
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3724      	adds	r7, #36	; 0x24
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr
	...

08005dfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	3b01      	subs	r3, #1
 8005e08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e0c:	d301      	bcc.n	8005e12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e00f      	b.n	8005e32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e12:	4a0a      	ldr	r2, [pc, #40]	; (8005e3c <SysTick_Config+0x40>)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	3b01      	subs	r3, #1
 8005e18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e1a:	210f      	movs	r1, #15
 8005e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e20:	f7ff ff8e 	bl	8005d40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e24:	4b05      	ldr	r3, [pc, #20]	; (8005e3c <SysTick_Config+0x40>)
 8005e26:	2200      	movs	r2, #0
 8005e28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e2a:	4b04      	ldr	r3, [pc, #16]	; (8005e3c <SysTick_Config+0x40>)
 8005e2c:	2207      	movs	r2, #7
 8005e2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3708      	adds	r7, #8
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	e000e010 	.word	0xe000e010

08005e40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b082      	sub	sp, #8
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f7ff ff29 	bl	8005ca0 <__NVIC_SetPriorityGrouping>
}
 8005e4e:	bf00      	nop
 8005e50:	3708      	adds	r7, #8
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}

08005e56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005e56:	b580      	push	{r7, lr}
 8005e58:	b086      	sub	sp, #24
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	60b9      	str	r1, [r7, #8]
 8005e60:	607a      	str	r2, [r7, #4]
 8005e62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005e64:	2300      	movs	r3, #0
 8005e66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e68:	f7ff ff3e 	bl	8005ce8 <__NVIC_GetPriorityGrouping>
 8005e6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	68b9      	ldr	r1, [r7, #8]
 8005e72:	6978      	ldr	r0, [r7, #20]
 8005e74:	f7ff ff8e 	bl	8005d94 <NVIC_EncodePriority>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e7e:	4611      	mov	r1, r2
 8005e80:	4618      	mov	r0, r3
 8005e82:	f7ff ff5d 	bl	8005d40 <__NVIC_SetPriority>
}
 8005e86:	bf00      	nop
 8005e88:	3718      	adds	r7, #24
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}

08005e8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e8e:	b580      	push	{r7, lr}
 8005e90:	b082      	sub	sp, #8
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	4603      	mov	r3, r0
 8005e96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f7ff ff31 	bl	8005d04 <__NVIC_EnableIRQ>
}
 8005ea2:	bf00      	nop
 8005ea4:	3708      	adds	r7, #8
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b082      	sub	sp, #8
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f7ff ffa2 	bl	8005dfc <SysTick_Config>
 8005eb8:	4603      	mov	r3, r0
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3708      	adds	r7, #8
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}

08005ec2 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005ec2:	b580      	push	{r7, lr}
 8005ec4:	b082      	sub	sp, #8
 8005ec6:	af00      	add	r7, sp, #0
 8005ec8:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d101      	bne.n	8005ed4 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e00e      	b.n	8005ef2 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	795b      	ldrb	r3, [r3, #5]
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d105      	bne.n	8005eea <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f7fe fc47 	bl	8004778 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2201      	movs	r2, #1
 8005eee:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8005efa:	b480      	push	{r7}
 8005efc:	b087      	sub	sp, #28
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	60f8      	str	r0, [r7, #12]
 8005f02:	60b9      	str	r1, [r7, #8]
 8005f04:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8005f06:	2300      	movs	r3, #0
 8005f08:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2202      	movs	r2, #2
 8005f0e:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	689a      	ldr	r2, [r3, #8]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f042 0201 	orr.w	r2, r2, #1
 8005f1e:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8005f20:	2300      	movs	r3, #0
 8005f22:	617b      	str	r3, [r7, #20]
 8005f24:	e00a      	b.n	8005f3c <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	68ba      	ldr	r2, [r7, #8]
 8005f2c:	441a      	add	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	6812      	ldr	r2, [r2, #0]
 8005f34:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	3301      	adds	r3, #1
 8005f3a:	617b      	str	r3, [r7, #20]
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d3f0      	bcc.n	8005f26 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8005f52:	693b      	ldr	r3, [r7, #16]
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	371c      	adds	r7, #28
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr

08005f60 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b082      	sub	sp, #8
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d101      	bne.n	8005f72 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e02a      	b.n	8005fc8 <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d106      	bne.n	8005f8c <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f7fe fc18 	bl	80047bc <HAL_CRYP_MspInit>
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
#if defined (CRYP)

  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005f96:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	6851      	ldr	r1, [r2, #4]
 8005f9e:	687a      	ldr	r2, [r7, #4]
 8005fa0:	6892      	ldr	r2, [r2, #8]
 8005fa2:	4311      	orrs	r1, r2
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	6952      	ldr	r2, [r2, #20]
 8005fa8:	4311      	orrs	r1, r2
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	6812      	ldr	r2, [r2, #0]
 8005fae:	430b      	orrs	r3, r1
 8005fb0:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Return function status */
  return HAL_OK;
 8005fc6:	2300      	movs	r3, #0
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3708      	adds	r7, #8
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <HAL_CRYP_Encrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	603b      	str	r3, [r7, #0]
 8005fdc:	4613      	mov	r3, r2
 8005fde:	80fb      	strh	r3, [r7, #6]
  uint32_t algo;
  HAL_StatusTypeDef status;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005fe6:	b2db      	uxtb	r3, r3
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	f040 8114 	bne.w	8006216 <HAL_CRYP_Encrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2202      	movs	r2, #2
 8005ff2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d101      	bne.n	8006004 <HAL_CRYP_Encrypt+0x34>
 8006000:	2302      	movs	r3, #2
 8006002:	e111      	b.n	8006228 <HAL_CRYP_Encrypt+0x258>
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
    hcryp->CrypInCount = 0U;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2200      	movs	r2, #0
 8006010:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2200      	movs	r2, #0
 8006016:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	68ba      	ldr	r2, [r7, #8]
 800601c:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	683a      	ldr	r2, [r7, #0]
 8006022:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006028:	2b00      	cmp	r3, #0
 800602a:	d105      	bne.n	8006038 <HAL_CRYP_Encrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 800602c:	88fb      	ldrh	r3, [r7, #6]
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	b29a      	uxth	r2, r3
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006036:	e002      	b.n	800603e <HAL_CRYP_Encrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	88fa      	ldrh	r2, [r7, #6]
 800603c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)
    /* Set Encryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_ENCRYPT);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f022 0204 	bic.w	r2, r2, #4
 800604c:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	4b76      	ldr	r3, [pc, #472]	; (8006230 <HAL_CRYP_Encrypt+0x260>)
 8006056:	4013      	ands	r3, r2
 8006058:	613b      	str	r3, [r7, #16]
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	2b30      	cmp	r3, #48	; 0x30
 800605e:	f200 80be 	bhi.w	80061de <HAL_CRYP_Encrypt+0x20e>
 8006062:	a201      	add	r2, pc, #4	; (adr r2, 8006068 <HAL_CRYP_Encrypt+0x98>)
 8006064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006068:	0800612d 	.word	0x0800612d
 800606c:	080061df 	.word	0x080061df
 8006070:	080061df 	.word	0x080061df
 8006074:	080061df 	.word	0x080061df
 8006078:	080061df 	.word	0x080061df
 800607c:	080061df 	.word	0x080061df
 8006080:	080061df 	.word	0x080061df
 8006084:	080061df 	.word	0x080061df
 8006088:	0800612d 	.word	0x0800612d
 800608c:	080061df 	.word	0x080061df
 8006090:	080061df 	.word	0x080061df
 8006094:	080061df 	.word	0x080061df
 8006098:	080061df 	.word	0x080061df
 800609c:	080061df 	.word	0x080061df
 80060a0:	080061df 	.word	0x080061df
 80060a4:	080061df 	.word	0x080061df
 80060a8:	0800612d 	.word	0x0800612d
 80060ac:	080061df 	.word	0x080061df
 80060b0:	080061df 	.word	0x080061df
 80060b4:	080061df 	.word	0x080061df
 80060b8:	080061df 	.word	0x080061df
 80060bc:	080061df 	.word	0x080061df
 80060c0:	080061df 	.word	0x080061df
 80060c4:	080061df 	.word	0x080061df
 80060c8:	0800612d 	.word	0x0800612d
 80060cc:	080061df 	.word	0x080061df
 80060d0:	080061df 	.word	0x080061df
 80060d4:	080061df 	.word	0x080061df
 80060d8:	080061df 	.word	0x080061df
 80060dc:	080061df 	.word	0x080061df
 80060e0:	080061df 	.word	0x080061df
 80060e4:	080061df 	.word	0x080061df
 80060e8:	080061d1 	.word	0x080061d1
 80060ec:	080061df 	.word	0x080061df
 80060f0:	080061df 	.word	0x080061df
 80060f4:	080061df 	.word	0x080061df
 80060f8:	080061df 	.word	0x080061df
 80060fc:	080061df 	.word	0x080061df
 8006100:	080061df 	.word	0x080061df
 8006104:	080061df 	.word	0x080061df
 8006108:	080061d1 	.word	0x080061d1
 800610c:	080061df 	.word	0x080061df
 8006110:	080061df 	.word	0x080061df
 8006114:	080061df 	.word	0x080061df
 8006118:	080061df 	.word	0x080061df
 800611c:	080061df 	.word	0x080061df
 8006120:	080061df 	.word	0x080061df
 8006124:	080061df 	.word	0x080061df
 8006128:	080061d1 	.word	0x080061d1
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	68da      	ldr	r2, [r3, #12]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	6812      	ldr	r2, [r2, #0]
 8006136:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	68da      	ldr	r2, [r3, #12]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	6852      	ldr	r2, [r2, #4]
 8006142:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	695b      	ldr	r3, [r3, #20]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d003      	beq.n	8006154 <HAL_CRYP_Encrypt+0x184>
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	695b      	ldr	r3, [r3, #20]
 8006150:	2b08      	cmp	r3, #8
 8006152:	d117      	bne.n	8006184 <HAL_CRYP_Encrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	68da      	ldr	r2, [r3, #12]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	6892      	ldr	r2, [r2, #8]
 800615e:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	68da      	ldr	r2, [r3, #12]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68d2      	ldr	r2, [r2, #12]
 800616a:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	68da      	ldr	r2, [r3, #12]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	6912      	ldr	r2, [r2, #16]
 8006176:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	68da      	ldr	r2, [r3, #12]
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	6952      	ldr	r2, [r2, #20]
 8006182:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	695b      	ldr	r3, [r3, #20]
 8006188:	2b18      	cmp	r3, #24
 800618a:	d003      	beq.n	8006194 <HAL_CRYP_Encrypt+0x1c4>
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	695b      	ldr	r3, [r3, #20]
 8006190:	2b08      	cmp	r3, #8
 8006192:	d10b      	bne.n	80061ac <HAL_CRYP_Encrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	691a      	ldr	r2, [r3, #16]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	6812      	ldr	r2, [r2, #0]
 800619e:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	691a      	ldr	r2, [r3, #16]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	6852      	ldr	r2, [r2, #4]
 80061aa:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80061ba:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2202      	movs	r2, #2
 80061c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Statrt DES/TDES encryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 80061c2:	6a39      	ldr	r1, [r7, #32]
 80061c4:	68f8      	ldr	r0, [r7, #12]
 80061c6:	f000 f971 	bl	80064ac <CRYP_TDES_Process>
 80061ca:	4603      	mov	r3, r0
 80061cc:	75fb      	strb	r3, [r7, #23]
        break;
 80061ce:	e016      	b.n	80061fe <HAL_CRYP_Encrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES encryption */
        status = CRYP_AES_Encrypt(hcryp, Timeout);
 80061d0:	6a39      	ldr	r1, [r7, #32]
 80061d2:	68f8      	ldr	r0, [r7, #12]
 80061d4:	f000 fa41 	bl	800665a <CRYP_AES_Encrypt>
 80061d8:	4603      	mov	r3, r0
 80061da:	75fb      	strb	r3, [r7, #23]
        break;
 80061dc:	e00f      	b.n	80061fe <HAL_CRYP_Encrypt+0x22e>
        /* AES CCM encryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061e2:	f043 0220 	orr.w	r2, r3, #32
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2201      	movs	r2, #1
 80061ee:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2200      	movs	r2, #0
 80061f6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e014      	b.n	8006228 <HAL_CRYP_Encrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /*end AES or CRYP */

    if (status == HAL_OK)
 80061fe:	7dfb      	ldrb	r3, [r7, #23]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d110      	bne.n	8006226 <HAL_CRYP_Encrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2200      	movs	r2, #0
 8006210:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8006214:	e007      	b.n	8006226 <HAL_CRYP_Encrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800621a:	f043 0208 	orr.w	r2, r3, #8
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e000      	b.n	8006228 <HAL_CRYP_Encrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 8006226:	2300      	movs	r3, #0
}
 8006228:	4618      	mov	r0, r3
 800622a:	3718      	adds	r7, #24
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}
 8006230:	00080038 	.word	0x00080038

08006234 <HAL_CRYP_Decrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b086      	sub	sp, #24
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	603b      	str	r3, [r7, #0]
 8006240:	4613      	mov	r3, r2
 8006242:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint32_t algo;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800624a:	b2db      	uxtb	r3, r3
 800624c:	2b01      	cmp	r3, #1
 800624e:	f040 8114 	bne.w	800647a <HAL_CRYP_Decrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2202      	movs	r2, #2
 8006256:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006260:	2b01      	cmp	r3, #1
 8006262:	d101      	bne.n	8006268 <HAL_CRYP_Decrypt+0x34>
 8006264:	2302      	movs	r3, #2
 8006266:	e111      	b.n	800648c <HAL_CRYP_Decrypt+0x258>
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
    hcryp->CrypInCount = 0U;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2200      	movs	r2, #0
 800627a:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	68ba      	ldr	r2, [r7, #8]
 8006280:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	683a      	ldr	r2, [r7, #0]
 8006286:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628c:	2b00      	cmp	r3, #0
 800628e:	d105      	bne.n	800629c <HAL_CRYP_Decrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 8006290:	88fb      	ldrh	r3, [r7, #6]
 8006292:	009b      	lsls	r3, r3, #2
 8006294:	b29a      	uxth	r2, r3
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	87da      	strh	r2, [r3, #62]	; 0x3e
 800629a:	e002      	b.n	80062a2 <HAL_CRYP_Decrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	88fa      	ldrh	r2, [r7, #6]
 80062a0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)

    /* Set Decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_DECRYPT);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f042 0204 	orr.w	r2, r2, #4
 80062b0:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	4b76      	ldr	r3, [pc, #472]	; (8006494 <HAL_CRYP_Decrypt+0x260>)
 80062ba:	4013      	ands	r3, r2
 80062bc:	613b      	str	r3, [r7, #16]
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	2b30      	cmp	r3, #48	; 0x30
 80062c2:	f200 80be 	bhi.w	8006442 <HAL_CRYP_Decrypt+0x20e>
 80062c6:	a201      	add	r2, pc, #4	; (adr r2, 80062cc <HAL_CRYP_Decrypt+0x98>)
 80062c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062cc:	08006391 	.word	0x08006391
 80062d0:	08006443 	.word	0x08006443
 80062d4:	08006443 	.word	0x08006443
 80062d8:	08006443 	.word	0x08006443
 80062dc:	08006443 	.word	0x08006443
 80062e0:	08006443 	.word	0x08006443
 80062e4:	08006443 	.word	0x08006443
 80062e8:	08006443 	.word	0x08006443
 80062ec:	08006391 	.word	0x08006391
 80062f0:	08006443 	.word	0x08006443
 80062f4:	08006443 	.word	0x08006443
 80062f8:	08006443 	.word	0x08006443
 80062fc:	08006443 	.word	0x08006443
 8006300:	08006443 	.word	0x08006443
 8006304:	08006443 	.word	0x08006443
 8006308:	08006443 	.word	0x08006443
 800630c:	08006391 	.word	0x08006391
 8006310:	08006443 	.word	0x08006443
 8006314:	08006443 	.word	0x08006443
 8006318:	08006443 	.word	0x08006443
 800631c:	08006443 	.word	0x08006443
 8006320:	08006443 	.word	0x08006443
 8006324:	08006443 	.word	0x08006443
 8006328:	08006443 	.word	0x08006443
 800632c:	08006391 	.word	0x08006391
 8006330:	08006443 	.word	0x08006443
 8006334:	08006443 	.word	0x08006443
 8006338:	08006443 	.word	0x08006443
 800633c:	08006443 	.word	0x08006443
 8006340:	08006443 	.word	0x08006443
 8006344:	08006443 	.word	0x08006443
 8006348:	08006443 	.word	0x08006443
 800634c:	08006435 	.word	0x08006435
 8006350:	08006443 	.word	0x08006443
 8006354:	08006443 	.word	0x08006443
 8006358:	08006443 	.word	0x08006443
 800635c:	08006443 	.word	0x08006443
 8006360:	08006443 	.word	0x08006443
 8006364:	08006443 	.word	0x08006443
 8006368:	08006443 	.word	0x08006443
 800636c:	08006435 	.word	0x08006435
 8006370:	08006443 	.word	0x08006443
 8006374:	08006443 	.word	0x08006443
 8006378:	08006443 	.word	0x08006443
 800637c:	08006443 	.word	0x08006443
 8006380:	08006443 	.word	0x08006443
 8006384:	08006443 	.word	0x08006443
 8006388:	08006443 	.word	0x08006443
 800638c:	08006435 	.word	0x08006435
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	68da      	ldr	r2, [r3, #12]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	6812      	ldr	r2, [r2, #0]
 800639a:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	68da      	ldr	r2, [r3, #12]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	6852      	ldr	r2, [r2, #4]
 80063a6:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d003      	beq.n	80063b8 <HAL_CRYP_Decrypt+0x184>
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	695b      	ldr	r3, [r3, #20]
 80063b4:	2b08      	cmp	r3, #8
 80063b6:	d117      	bne.n	80063e8 <HAL_CRYP_Decrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	68da      	ldr	r2, [r3, #12]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	6892      	ldr	r2, [r2, #8]
 80063c2:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	68da      	ldr	r2, [r3, #12]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68d2      	ldr	r2, [r2, #12]
 80063ce:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	68da      	ldr	r2, [r3, #12]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	6912      	ldr	r2, [r2, #16]
 80063da:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	68da      	ldr	r2, [r3, #12]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	6952      	ldr	r2, [r2, #20]
 80063e6:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	695b      	ldr	r3, [r3, #20]
 80063ec:	2b18      	cmp	r3, #24
 80063ee:	d003      	beq.n	80063f8 <HAL_CRYP_Decrypt+0x1c4>
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	695b      	ldr	r3, [r3, #20]
 80063f4:	2b08      	cmp	r3, #8
 80063f6:	d10b      	bne.n	8006410 <HAL_CRYP_Decrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	691a      	ldr	r2, [r3, #16]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6812      	ldr	r2, [r2, #0]
 8006402:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	691a      	ldr	r2, [r3, #16]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6852      	ldr	r2, [r2, #4]
 800640e:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800641e:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2202      	movs	r2, #2
 8006424:	641a      	str	r2, [r3, #64]	; 0x40

        /* Start DES/TDES decryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 8006426:	6a39      	ldr	r1, [r7, #32]
 8006428:	68f8      	ldr	r0, [r7, #12]
 800642a:	f000 f83f 	bl	80064ac <CRYP_TDES_Process>
 800642e:	4603      	mov	r3, r0
 8006430:	75fb      	strb	r3, [r7, #23]

        break;
 8006432:	e016      	b.n	8006462 <HAL_CRYP_Decrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES decryption */
        status = CRYP_AES_Decrypt(hcryp, Timeout);
 8006434:	6a39      	ldr	r1, [r7, #32]
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f000 f980 	bl	800673c <CRYP_AES_Decrypt>
 800643c:	4603      	mov	r3, r0
 800643e:	75fb      	strb	r3, [r7, #23]
        break;
 8006440:	e00f      	b.n	8006462 <HAL_CRYP_Decrypt+0x22e>
        /* AES CCM decryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006446:	f043 0220 	orr.w	r2, r3, #32
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2201      	movs	r2, #1
 8006452:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2200      	movs	r2, #0
 800645a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e014      	b.n	800648c <HAL_CRYP_Decrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /* End AES or CRYP */

    if (status == HAL_OK)
 8006462:	7dfb      	ldrb	r3, [r7, #23]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d110      	bne.n	800648a <HAL_CRYP_Decrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8006478:	e007      	b.n	800648a <HAL_CRYP_Decrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800647e:	f043 0208 	orr.w	r2, r3, #8
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8006486:	2301      	movs	r3, #1
 8006488:	e000      	b.n	800648c <HAL_CRYP_Decrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 800648a:	2300      	movs	r3, #0
}
 800648c:	4618      	mov	r0, r3
 800648e:	3718      	adds	r7, #24
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}
 8006494:	00080038 	.word	0x00080038

08006498 <HAL_CRYP_ErrorCallback>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_ErrorCallback could be implemented in the user file
   */
}
 80064a0:	bf00      	nop
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <CRYP_TDES_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_TDES_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b088      	sub	sp, #32
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
  uint16_t incount; /* Temporary CrypInCount Value */
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t i;

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80064c4:	601a      	str	r2, [r3, #0]
  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80064ca:	83fb      	strh	r3, [r7, #30]

  /*Start processing*/
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 80064cc:	e0a3      	b.n	8006616 <CRYP_TDES_Process+0x16a>
  {
    /* Temporary CrypInCount Value */
    incount = hcryp->CrypInCount;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80064d2:	82fb      	strh	r3, [r7, #22]
    /* Write plain data and get cipher data */
    if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	f003 0302 	and.w	r3, r3, #2
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d02a      	beq.n	8006538 <CRYP_TDES_Process+0x8c>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064e6:	089b      	lsrs	r3, r3, #2
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	8afa      	ldrh	r2, [r7, #22]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d223      	bcs.n	8006538 <CRYP_TDES_Process+0x8c>
    {
      /* Write the input block in the IN FIFO */
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	441a      	add	r2, r3
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	6812      	ldr	r2, [r2, #0]
 8006504:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800650a:	b29b      	uxth	r3, r3
 800650c:	3301      	adds	r3, #1
 800650e:	b29a      	uxth	r2, r3
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	875a      	strh	r2, [r3, #58]	; 0x3a
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800651c:	b29b      	uxth	r3, r3
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	441a      	add	r2, r3
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	6812      	ldr	r2, [r2, #0]
 8006528:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800652e:	b29b      	uxth	r3, r3
 8006530:	3301      	adds	r3, #1
 8006532:	b29a      	uxth	r2, r3
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	875a      	strh	r2, [r3, #58]	; 0x3a
    }

    /* Wait for OFNE flag to be raised */
    if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 8006538:	6839      	ldr	r1, [r7, #0]
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 fb39 	bl	8006bb2 <CRYP_WaitOnOFNEFlag>
 8006540:	4603      	mov	r3, r0
 8006542:	2b00      	cmp	r3, #0
 8006544:	d018      	beq.n	8006578 <CRYP_TDES_Process+0xcc>
    {
      /* Disable the CRYP peripheral clock */
      __HAL_CRYP_DISABLE(hcryp);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006554:	601a      	str	r2, [r3, #0]

      /* Change state & errorCode*/
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800655a:	f043 0210 	orr.w	r2, r3, #16
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2201      	movs	r2, #1
 8006566:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2200      	movs	r2, #0
 800656e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
      /*Call registered error callback*/
      hcryp->ErrorCallback(hcryp);
#else
      /*Call legacy weak error callback*/
      HAL_CRYP_ErrorCallback(hcryp);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f7ff ff90 	bl	8006498 <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
    }

    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800657c:	83fb      	strh	r3, [r7, #30]

    if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	f003 0304 	and.w	r3, r3, #4
 8006588:	2b00      	cmp	r3, #0
 800658a:	d041      	beq.n	8006610 <CRYP_TDES_Process+0x164>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006590:	089b      	lsrs	r3, r3, #2
 8006592:	b29b      	uxth	r3, r3
 8006594:	8bfa      	ldrh	r2, [r7, #30]
 8006596:	429a      	cmp	r2, r3
 8006598:	d23a      	bcs.n	8006610 <CRYP_TDES_Process+0x164>
    {
      /* Read the output block from the Output FIFO and put them in temporary Buffer then get CrypOutBuff from temporary buffer  */
      for (i = 0U; i < 2U; i++)
 800659a:	2300      	movs	r3, #0
 800659c:	61bb      	str	r3, [r7, #24]
 800659e:	e00c      	b.n	80065ba <CRYP_TDES_Process+0x10e>
      {
        temp[i] = hcryp->Instance->DOUT;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	68da      	ldr	r2, [r3, #12]
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	009b      	lsls	r3, r3, #2
 80065aa:	f107 0120 	add.w	r1, r7, #32
 80065ae:	440b      	add	r3, r1
 80065b0:	f843 2c14 	str.w	r2, [r3, #-20]
      for (i = 0U; i < 2U; i++)
 80065b4:	69bb      	ldr	r3, [r7, #24]
 80065b6:	3301      	adds	r3, #1
 80065b8:	61bb      	str	r3, [r7, #24]
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d9ef      	bls.n	80065a0 <CRYP_TDES_Process+0xf4>
      }
      i = 0U;
 80065c0:	2300      	movs	r3, #0
 80065c2:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 80065c4:	e018      	b.n	80065f8 <CRYP_TDES_Process+0x14c>
      {
        *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	009b      	lsls	r3, r3, #2
 80065d2:	441a      	add	r2, r3
 80065d4:	69bb      	ldr	r3, [r7, #24]
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	f107 0120 	add.w	r1, r7, #32
 80065dc:	440b      	add	r3, r1
 80065de:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80065e2:	6013      	str	r3, [r2, #0]
        hcryp->CrypOutCount++;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	3301      	adds	r3, #1
 80065ec:	b29a      	uxth	r2, r3
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	879a      	strh	r2, [r3, #60]	; 0x3c
        i++;
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	3301      	adds	r3, #1
 80065f6:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80065fc:	b29a      	uxth	r2, r3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006602:	089b      	lsrs	r3, r3, #2
 8006604:	b29b      	uxth	r3, r3
 8006606:	429a      	cmp	r2, r3
 8006608:	d202      	bcs.n	8006610 <CRYP_TDES_Process+0x164>
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	2b01      	cmp	r3, #1
 800660e:	d9da      	bls.n	80065c6 <CRYP_TDES_Process+0x11a>
      }
    }
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006614:	83fb      	strh	r3, [r7, #30]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800661a:	b29a      	uxth	r2, r3
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006620:	089b      	lsrs	r3, r3, #2
 8006622:	b29b      	uxth	r3, r3
 8006624:	429a      	cmp	r2, r3
 8006626:	d207      	bcs.n	8006638 <CRYP_TDES_Process+0x18c>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800662c:	089b      	lsrs	r3, r3, #2
 800662e:	b29b      	uxth	r3, r3
 8006630:	8bfa      	ldrh	r2, [r7, #30]
 8006632:	429a      	cmp	r2, r3
 8006634:	f4ff af4b 	bcc.w	80064ce <CRYP_TDES_Process+0x22>
  }
  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006646:	601a      	str	r2, [r3, #0]
  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2201      	movs	r2, #1
 800664c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8006650:	2300      	movs	r3, #0
}
 8006652:	4618      	mov	r0, r3
 8006654:	3720      	adds	r7, #32
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}

0800665a <CRYP_AES_Encrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 800665a:	b580      	push	{r7, lr}
 800665c:	b084      	sub	sp, #16
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
 8006662:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8006664:	2301      	movs	r3, #1
 8006666:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800666c:	2b01      	cmp	r3, #1
 800666e:	d109      	bne.n	8006684 <CRYP_AES_Encrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006674:	2b01      	cmp	r3, #1
 8006676:	d102      	bne.n	800667e <CRYP_AES_Encrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8006678:	2300      	movs	r3, #0
 800667a:	60bb      	str	r3, [r7, #8]
 800667c:	e002      	b.n	8006684 <CRYP_AES_Encrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2201      	movs	r2, #1
 8006682:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	2b01      	cmp	r3, #1
 8006688:	d121      	bne.n	80066ce <CRYP_AES_Encrypt+0x74>
  {

    /*  Set the Key*/
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	4619      	mov	r1, r3
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f000 f9dd 	bl	8006a50 <CRYP_SetKey>

    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	695b      	ldr	r3, [r3, #20]
 800669a:	2b20      	cmp	r3, #32
 800669c:	d017      	beq.n	80066ce <CRYP_AES_Encrypt+0x74>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	691a      	ldr	r2, [r3, #16]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	6812      	ldr	r2, [r2, #0]
 80066a8:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	691a      	ldr	r2, [r3, #16]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	6852      	ldr	r2, [r2, #4]
 80066b4:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	691a      	ldr	r2, [r3, #16]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	6892      	ldr	r2, [r2, #8]
 80066c0:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	691a      	ldr	r2, [r3, #16]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	68d2      	ldr	r2, [r2, #12]
 80066cc:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2202      	movs	r2, #2
 80066d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80066e2:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80066e8:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 80066ea:	e006      	b.n	80066fa <CRYP_AES_Encrypt+0xa0>
  {
    /* Write plain Ddta and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 80066ec:	6839      	ldr	r1, [r7, #0]
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f000 f8e0 	bl	80068b4 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80066f8:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80066fe:	b29a      	uxth	r2, r3
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006704:	089b      	lsrs	r3, r3, #2
 8006706:	b29b      	uxth	r3, r3
 8006708:	429a      	cmp	r2, r3
 800670a:	d206      	bcs.n	800671a <CRYP_AES_Encrypt+0xc0>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006710:	089b      	lsrs	r3, r3, #2
 8006712:	b29b      	uxth	r3, r3
 8006714:	89fa      	ldrh	r2, [r7, #14]
 8006716:	429a      	cmp	r2, r3
 8006718:	d3e8      	bcc.n	80066ec <CRYP_AES_Encrypt+0x92>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006728:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2201      	movs	r2, #1
 800672e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8006732:	2300      	movs	r3, #0
}
 8006734:	4618      	mov	r0, r3
 8006736:	3710      	adds	r7, #16
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}

0800673c <CRYP_AES_Decrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
 8006744:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8006746:	2301      	movs	r3, #1
 8006748:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800674e:	2b01      	cmp	r3, #1
 8006750:	d109      	bne.n	8006766 <CRYP_AES_Decrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006756:	2b01      	cmp	r3, #1
 8006758:	d102      	bne.n	8006760 <CRYP_AES_Decrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 800675a:	2300      	movs	r3, #0
 800675c:	60bb      	str	r3, [r7, #8]
 800675e:	e002      	b.n	8006766 <CRYP_AES_Decrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2201      	movs	r2, #1
 8006764:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	2b01      	cmp	r3, #1
 800676a:	d16c      	bne.n	8006846 <CRYP_AES_Decrypt+0x10a>
  {
    /*  Key preparation for ECB/CBC */
    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	695b      	ldr	r3, [r3, #20]
 8006770:	2b30      	cmp	r3, #48	; 0x30
 8006772:	d046      	beq.n	8006802 <CRYP_AES_Decrypt+0xc6>
        /* Set decryption & Key preparation operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
      }
#else /* CRYP */
      /* change ALGOMODE to key preparation for decryption*/
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, CRYP_CR_ALGOMODE_AES_KEY);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800677e:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	6812      	ldr	r2, [r2, #0]
 8006786:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 800678a:	6013      	str	r3, [r2, #0]

      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	4619      	mov	r1, r3
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 f95c 	bl	8006a50 <CRYP_SetKey>

      /* Enable CRYP */
      __HAL_CRYP_ENABLE(hcryp);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80067a6:	601a      	str	r2, [r3, #0]

      /* Wait for BUSY flag to be raised */
      if (CRYP_WaitOnBUSYFlag(hcryp, Timeout) != HAL_OK)
 80067a8:	6839      	ldr	r1, [r7, #0]
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f000 f9db 	bl	8006b66 <CRYP_WaitOnBUSYFlag>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d017      	beq.n	80067e6 <CRYP_AES_Decrypt+0xaa>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80067c4:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067ca:	f043 0210 	orr.w	r2, r3, #16
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2201      	movs	r2, #1
 80067d6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	e062      	b.n	80068ac <CRYP_AES_Decrypt+0x170>
      }
      /* Turn back to ALGOMODE of the configuration */
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, hcryp->Init.Algorithm);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80067f0:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	6951      	ldr	r1, [r2, #20]
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	6812      	ldr	r2, [r2, #0]
 80067fc:	430b      	orrs	r3, r1
 80067fe:	6013      	str	r3, [r2, #0]
 8006800:	e005      	b.n	800680e <CRYP_AES_Decrypt+0xd2>
#endif /* End AES or CRYP  */
    }
    else  /*Algorithm CTR */
    {
      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	4619      	mov	r1, r3
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 f921 	bl	8006a50 <CRYP_SetKey>
    }

    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	695b      	ldr	r3, [r3, #20]
 8006812:	2b20      	cmp	r3, #32
 8006814:	d017      	beq.n	8006846 <CRYP_AES_Decrypt+0x10a>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	691a      	ldr	r2, [r3, #16]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	6812      	ldr	r2, [r2, #0]
 8006820:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	691a      	ldr	r2, [r3, #16]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	6852      	ldr	r2, [r2, #4]
 800682c:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	691a      	ldr	r2, [r3, #16]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	6892      	ldr	r2, [r2, #8]
 8006838:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	691a      	ldr	r2, [r3, #16]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68d2      	ldr	r2, [r2, #12]
 8006844:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2202      	movs	r2, #2
 800684a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800685a:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006860:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8006862:	e006      	b.n	8006872 <CRYP_AES_Decrypt+0x136>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8006864:	6839      	ldr	r1, [r7, #0]
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 f824 	bl	80068b4 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006870:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006876:	b29a      	uxth	r2, r3
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800687c:	089b      	lsrs	r3, r3, #2
 800687e:	b29b      	uxth	r3, r3
 8006880:	429a      	cmp	r2, r3
 8006882:	d206      	bcs.n	8006892 <CRYP_AES_Decrypt+0x156>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006888:	089b      	lsrs	r3, r3, #2
 800688a:	b29b      	uxth	r3, r3
 800688c:	89fa      	ldrh	r2, [r7, #14]
 800688e:	429a      	cmp	r2, r3
 8006890:	d3e8      	bcc.n	8006864 <CRYP_AES_Decrypt+0x128>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80068a0:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2201      	movs	r2, #1
 80068a6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 80068aa:	2300      	movs	r3, #0
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3710      	adds	r7, #16
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <CRYP_AES_ProcessData>:
  *         the configuration information for CRYP module
  * @param  Timeout: Specify Timeout value
  * @retval None
  */
static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b088      	sub	sp, #32
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
#endif

#if defined (CRYP)

  /*Temporary CrypOutCount Value*/
  incount = hcryp->CrypInCount;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80068c2:	837b      	strh	r3, [r7, #26]

  if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	f003 0302 	and.w	r3, r3, #2
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d04e      	beq.n	8006970 <CRYP_AES_ProcessData+0xbc>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068d6:	089b      	lsrs	r3, r3, #2
 80068d8:	b29b      	uxth	r3, r3
 80068da:	8b7a      	ldrh	r2, [r7, #26]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d247      	bcs.n	8006970 <CRYP_AES_ProcessData+0xbc>
  {
    /* Write the input block in the IN FIFO */
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	441a      	add	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	6812      	ldr	r2, [r2, #0]
 80068f4:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	3301      	adds	r3, #1
 80068fe:	b29a      	uxth	r2, r3
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800690c:	b29b      	uxth	r3, r3
 800690e:	009b      	lsls	r3, r3, #2
 8006910:	441a      	add	r2, r3
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	6812      	ldr	r2, [r2, #0]
 8006918:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800691e:	b29b      	uxth	r3, r3
 8006920:	3301      	adds	r3, #1
 8006922:	b29a      	uxth	r2, r3
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006930:	b29b      	uxth	r3, r3
 8006932:	009b      	lsls	r3, r3, #2
 8006934:	441a      	add	r2, r3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	6812      	ldr	r2, [r2, #0]
 800693c:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006942:	b29b      	uxth	r3, r3
 8006944:	3301      	adds	r3, #1
 8006946:	b29a      	uxth	r2, r3
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006954:	b29b      	uxth	r3, r3
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	441a      	add	r2, r3
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	6812      	ldr	r2, [r2, #0]
 8006960:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006966:	b29b      	uxth	r3, r3
 8006968:	3301      	adds	r3, #1
 800696a:	b29a      	uxth	r2, r3
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

  /* Wait for OFNE flag to be raised */
  if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 8006970:	6839      	ldr	r1, [r7, #0]
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 f91d 	bl	8006bb2 <CRYP_WaitOnOFNEFlag>
 8006978:	4603      	mov	r3, r0
 800697a:	2b00      	cmp	r3, #0
 800697c:	d018      	beq.n	80069b0 <CRYP_AES_ProcessData+0xfc>
  {
    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800698c:	601a      	str	r2, [r3, #0]

    /* Change state & error code*/
    hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006992:	f043 0210 	orr.w	r2, r3, #16
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	651a      	str	r2, [r3, #80]	; 0x50
    hcryp->State = HAL_CRYP_STATE_READY;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2201      	movs	r2, #1
 800699e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f7ff fd74 	bl	8006498 <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80069b4:	833b      	strh	r3, [r7, #24]

  if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	f003 0304 	and.w	r3, r3, #4
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d041      	beq.n	8006a48 <CRYP_AES_ProcessData+0x194>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069c8:	089b      	lsrs	r3, r3, #2
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	8b3a      	ldrh	r2, [r7, #24]
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d23a      	bcs.n	8006a48 <CRYP_AES_ProcessData+0x194>
  {
    /* Read the output block from the Output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer  */
    for (i = 0U; i < 4U; i++)
 80069d2:	2300      	movs	r3, #0
 80069d4:	61fb      	str	r3, [r7, #28]
 80069d6:	e00c      	b.n	80069f2 <CRYP_AES_ProcessData+0x13e>
    {
      temp[i] = hcryp->Instance->DOUT;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68da      	ldr	r2, [r3, #12]
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	009b      	lsls	r3, r3, #2
 80069e2:	f107 0120 	add.w	r1, r7, #32
 80069e6:	440b      	add	r3, r1
 80069e8:	f843 2c18 	str.w	r2, [r3, #-24]
    for (i = 0U; i < 4U; i++)
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	3301      	adds	r3, #1
 80069f0:	61fb      	str	r3, [r7, #28]
 80069f2:	69fb      	ldr	r3, [r7, #28]
 80069f4:	2b03      	cmp	r3, #3
 80069f6:	d9ef      	bls.n	80069d8 <CRYP_AES_ProcessData+0x124>
    }
    i = 0U;
 80069f8:	2300      	movs	r3, #0
 80069fa:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 80069fc:	e018      	b.n	8006a30 <CRYP_AES_ProcessData+0x17c>
    {
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	009b      	lsls	r3, r3, #2
 8006a0a:	441a      	add	r2, r3
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	f107 0120 	add.w	r1, r7, #32
 8006a14:	440b      	add	r3, r1
 8006a16:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8006a1a:	6013      	str	r3, [r2, #0]
      hcryp->CrypOutCount++;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	3301      	adds	r3, #1
 8006a24:	b29a      	uxth	r2, r3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	879a      	strh	r2, [r3, #60]	; 0x3c
      i++;
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	3301      	adds	r3, #1
 8006a2e:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006a34:	b29a      	uxth	r2, r3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a3a:	089b      	lsrs	r3, r3, #2
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d202      	bcs.n	8006a48 <CRYP_AES_ProcessData+0x194>
 8006a42:	69fb      	ldr	r3, [r7, #28]
 8006a44:	2b03      	cmp	r3, #3
 8006a46:	d9da      	bls.n	80069fe <CRYP_AES_ProcessData+0x14a>
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
    hcryp->CrypOutCount++;
    i++;
  }
#endif /* End AES or CRYP */
}
 8006a48:	bf00      	nop
 8006a4a:	3720      	adds	r7, #32
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}

08006a50 <CRYP_SetKey>:
  *         the configuration information for CRYP module
  * @param  KeySize: Size of Key
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	6039      	str	r1, [r7, #0]
#if defined (CRYP)

  switch (KeySize)
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a60:	d00b      	beq.n	8006a7a <CRYP_SetKey+0x2a>
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a68:	d876      	bhi.n	8006b58 <CRYP_SetKey+0x108>
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d05a      	beq.n	8006b26 <CRYP_SetKey+0xd6>
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a76:	d031      	beq.n	8006adc <CRYP_SetKey+0x8c>
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);

      break;
    default:
      break;
 8006a78:	e06e      	b.n	8006b58 <CRYP_SetKey+0x108>
      hcryp->Instance->K0LR = *(uint32_t *)(hcryp->Init.pKey);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	68da      	ldr	r2, [r3, #12]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	6812      	ldr	r2, [r2, #0]
 8006a84:	621a      	str	r2, [r3, #32]
      hcryp->Instance->K0RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	68da      	ldr	r2, [r3, #12]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	6852      	ldr	r2, [r2, #4]
 8006a90:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	68da      	ldr	r2, [r3, #12]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	6892      	ldr	r2, [r2, #8]
 8006a9c:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	68da      	ldr	r2, [r3, #12]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68d2      	ldr	r2, [r2, #12]
 8006aa8:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	68da      	ldr	r2, [r3, #12]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	6912      	ldr	r2, [r2, #16]
 8006ab4:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	68da      	ldr	r2, [r3, #12]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	6952      	ldr	r2, [r2, #20]
 8006ac0:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 6);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	68da      	ldr	r2, [r3, #12]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	6992      	ldr	r2, [r2, #24]
 8006acc:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 7);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	68da      	ldr	r2, [r3, #12]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	69d2      	ldr	r2, [r2, #28]
 8006ad8:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8006ada:	e03e      	b.n	8006b5a <CRYP_SetKey+0x10a>
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	68da      	ldr	r2, [r3, #12]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	6812      	ldr	r2, [r2, #0]
 8006ae6:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	68da      	ldr	r2, [r3, #12]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	6852      	ldr	r2, [r2, #4]
 8006af2:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	68da      	ldr	r2, [r3, #12]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	6892      	ldr	r2, [r2, #8]
 8006afe:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	68da      	ldr	r2, [r3, #12]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	68d2      	ldr	r2, [r2, #12]
 8006b0a:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	68da      	ldr	r2, [r3, #12]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	6912      	ldr	r2, [r2, #16]
 8006b16:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	68da      	ldr	r2, [r3, #12]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	6952      	ldr	r2, [r2, #20]
 8006b22:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8006b24:	e019      	b.n	8006b5a <CRYP_SetKey+0x10a>
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	68da      	ldr	r2, [r3, #12]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	6812      	ldr	r2, [r2, #0]
 8006b30:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	68da      	ldr	r2, [r3, #12]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	6852      	ldr	r2, [r2, #4]
 8006b3c:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	68da      	ldr	r2, [r3, #12]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	6892      	ldr	r2, [r2, #8]
 8006b48:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	68da      	ldr	r2, [r3, #12]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	68d2      	ldr	r2, [r2, #12]
 8006b54:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8006b56:	e000      	b.n	8006b5a <CRYP_SetKey+0x10a>
      break;
 8006b58:	bf00      	nop
      break;
    default:
      break;
  }
#endif /* End AES or CRYP  */
}
 8006b5a:	bf00      	nop
 8006b5c:	370c      	adds	r7, #12
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b64:	4770      	bx	lr

08006b66 <CRYP_WaitOnBUSYFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnBUSYFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8006b66:	b580      	push	{r7, lr}
 8006b68:	b084      	sub	sp, #16
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	6078      	str	r0, [r7, #4]
 8006b6e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006b70:	f7fe fb8a 	bl	8005288 <HAL_GetTick>
 8006b74:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8006b76:	e010      	b.n	8006b9a <CRYP_WaitOnBUSYFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b7e:	d00c      	beq.n	8006b9a <CRYP_WaitOnBUSYFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006b80:	f7fe fb82 	bl	8005288 <HAL_GetTick>
 8006b84:	4602      	mov	r2, r0
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	683a      	ldr	r2, [r7, #0]
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d302      	bcc.n	8006b96 <CRYP_WaitOnBUSYFlag+0x30>
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d101      	bne.n	8006b9a <CRYP_WaitOnBUSYFlag+0x34>
      {
        return HAL_ERROR;
 8006b96:	2301      	movs	r3, #1
 8006b98:	e007      	b.n	8006baa <CRYP_WaitOnBUSYFlag+0x44>
  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	f003 0310 	and.w	r3, r3, #16
 8006ba4:	2b10      	cmp	r3, #16
 8006ba6:	d0e7      	beq.n	8006b78 <CRYP_WaitOnBUSYFlag+0x12>
      }
    }
  }
  return HAL_OK;
 8006ba8:	2300      	movs	r3, #0
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3710      	adds	r7, #16
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}

08006bb2 <CRYP_WaitOnOFNEFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnOFNEFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8006bb2:	b580      	push	{r7, lr}
 8006bb4:	b084      	sub	sp, #16
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	6078      	str	r0, [r7, #4]
 8006bba:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006bbc:	f7fe fb64 	bl	8005288 <HAL_GetTick>
 8006bc0:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 8006bc2:	e010      	b.n	8006be6 <CRYP_WaitOnOFNEFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bca:	d00c      	beq.n	8006be6 <CRYP_WaitOnOFNEFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006bcc:	f7fe fb5c 	bl	8005288 <HAL_GetTick>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	1ad3      	subs	r3, r2, r3
 8006bd6:	683a      	ldr	r2, [r7, #0]
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d302      	bcc.n	8006be2 <CRYP_WaitOnOFNEFlag+0x30>
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d101      	bne.n	8006be6 <CRYP_WaitOnOFNEFlag+0x34>
      {
        return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e007      	b.n	8006bf6 <CRYP_WaitOnOFNEFlag+0x44>
  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	f003 0304 	and.w	r3, r3, #4
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d0e7      	beq.n	8006bc4 <CRYP_WaitOnOFNEFlag+0x12>
      }
    }
  }
  return HAL_OK;
 8006bf4:	2300      	movs	r3, #0
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3710      	adds	r7, #16
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}

08006bfe <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8006bfe:	b580      	push	{r7, lr}
 8006c00:	b082      	sub	sp, #8
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e014      	b.n	8006c3a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	791b      	ldrb	r3, [r3, #4]
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d105      	bne.n	8006c26 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f7fd fded 	bl	8004800 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2202      	movs	r2, #2
 8006c2a:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2201      	movs	r2, #1
 8006c36:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8006c38:	2300      	movs	r3, #0
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3708      	adds	r7, #8
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}

08006c42 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006c42:	b480      	push	{r7}
 8006c44:	b085      	sub	sp, #20
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	6078      	str	r0, [r7, #4]
 8006c4a:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	60fb      	str	r3, [r7, #12]
 8006c50:	2300      	movs	r3, #0
 8006c52:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	795b      	ldrb	r3, [r3, #5]
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	d101      	bne.n	8006c60 <HAL_DAC_Start+0x1e>
 8006c5c:	2302      	movs	r3, #2
 8006c5e:	e050      	b.n	8006d02 <HAL_DAC_Start+0xc0>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2202      	movs	r2, #2
 8006c6a:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	6819      	ldr	r1, [r3, #0]
 8006c72:	2201      	movs	r2, #1
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	409a      	lsls	r2, r3
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	430a      	orrs	r2, r1
 8006c7e:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d11a      	bne.n	8006cbc <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0304 	and.w	r3, r3, #4
 8006c90:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c9c:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	2b04      	cmp	r3, #4
 8006ca2:	d127      	bne.n	8006cf4 <HAL_DAC_Start+0xb2>
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	2b38      	cmp	r3, #56	; 0x38
 8006ca8:	d124      	bne.n	8006cf4 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	685a      	ldr	r2, [r3, #4]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f042 0201 	orr.w	r2, r2, #1
 8006cb8:	605a      	str	r2, [r3, #4]
 8006cba:	e01b      	b.n	8006cf4 <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006cc6:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8006cd2:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006cda:	d10b      	bne.n	8006cf4 <HAL_DAC_Start+0xb2>
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8006ce2:	d107      	bne.n	8006cf4 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	685a      	ldr	r2, [r3, #4]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f042 0202 	orr.w	r2, r2, #2
 8006cf2:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8006d00:	2300      	movs	r3, #0
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3714      	adds	r7, #20
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr

08006d0e <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006d0e:	b480      	push	{r7}
 8006d10:	b083      	sub	sp, #12
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
 8006d16:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	6819      	ldr	r1, [r3, #0]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	fa02 f303 	lsl.w	r3, r2, r3
 8006d26:	43da      	mvns	r2, r3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	400a      	ands	r2, r1
 8006d2e:	601a      	str	r2, [r3, #0]
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2201      	movs	r2, #1
 8006d34:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8006d36:	2300      	movs	r3, #0
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	370c      	adds	r7, #12
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr

08006d44 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b082      	sub	sp, #8
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d52:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006d56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d5a:	d118      	bne.n	8006d8e <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2204      	movs	r2, #4
 8006d60:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	691b      	ldr	r3, [r3, #16]
 8006d66:	f043 0201 	orr.w	r2, r3, #1
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006d76:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006d86:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006d88:	6878      	ldr	r0, [r7, #4]
 8006d8a:	f000 f825 	bl	8006dd8 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d94:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d9c:	d118      	bne.n	8006dd0 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2204      	movs	r2, #4
 8006da2:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	f043 0202 	orr.w	r2, r3, #2
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006db8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006dc8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f000 f880 	bl	8006ed0 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8006dd0:	bf00      	nop
 8006dd2:	3708      	adds	r7, #8
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}

08006dd8 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b083      	sub	sp, #12
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8006de0:	bf00      	nop
 8006de2:	370c      	adds	r7, #12
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b087      	sub	sp, #28
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	617b      	str	r3, [r7, #20]
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	795b      	ldrb	r3, [r3, #5]
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	d101      	bne.n	8006e0c <HAL_DAC_ConfigChannel+0x20>
 8006e08:	2302      	movs	r3, #2
 8006e0a:	e036      	b.n	8006e7a <HAL_DAC_ConfigChannel+0x8e>
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2202      	movs	r2, #2
 8006e16:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8006e20:	f640 72fe 	movw	r2, #4094	; 0xffe
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	fa02 f303 	lsl.w	r3, r2, r3
 8006e2a:	43db      	mvns	r3, r3
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	4013      	ands	r3, r2
 8006e30:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	681a      	ldr	r2, [r3, #0]
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8006e3e:	693a      	ldr	r2, [r7, #16]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	fa02 f303 	lsl.w	r3, r2, r3
 8006e46:	697a      	ldr	r2, [r7, #20]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	697a      	ldr	r2, [r7, #20]
 8006e52:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	6819      	ldr	r1, [r3, #0]
 8006e5a:	22c0      	movs	r2, #192	; 0xc0
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e62:	43da      	mvns	r2, r3
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	400a      	ands	r2, r1
 8006e6a:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2200      	movs	r2, #0
 8006e76:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8006e78:	2300      	movs	r3, #0
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	371c      	adds	r7, #28
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr

08006e86 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8006e86:	b480      	push	{r7}
 8006e88:	b087      	sub	sp, #28
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	60f8      	str	r0, [r7, #12]
 8006e8e:	60b9      	str	r1, [r7, #8]
 8006e90:	607a      	str	r2, [r7, #4]
 8006e92:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8006e94:	2300      	movs	r3, #0
 8006e96:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d105      	bne.n	8006eb0 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8006ea4:	697a      	ldr	r2, [r7, #20]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4413      	add	r3, r2
 8006eaa:	3308      	adds	r3, #8
 8006eac:	617b      	str	r3, [r7, #20]
 8006eae:	e004      	b.n	8006eba <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8006eb0:	697a      	ldr	r2, [r7, #20]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4413      	add	r3, r2
 8006eb6:	3314      	adds	r3, #20
 8006eb8:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	461a      	mov	r2, r3
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8006ec2:	2300      	movs	r3, #0
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	371c      	adds	r7, #28
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ece:	4770      	bx	lr

08006ed0 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b083      	sub	sp, #12
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8006ed8:	bf00      	nop
 8006eda:	370c      	adds	r7, #12
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr

08006ee4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b083      	sub	sp, #12
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ef2:	b2db      	uxtb	r3, r3
 8006ef4:	2b02      	cmp	r3, #2
 8006ef6:	d004      	beq.n	8006f02 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2280      	movs	r2, #128	; 0x80
 8006efc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006efe:	2301      	movs	r3, #1
 8006f00:	e00c      	b.n	8006f1c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2205      	movs	r2, #5
 8006f06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f022 0201 	bic.w	r2, r2, #1
 8006f18:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006f1a:	2300      	movs	r3, #0
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	370c      	adds	r7, #12
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr

08006f28 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b083      	sub	sp, #12
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006f36:	b2db      	uxtb	r3, r3
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	370c      	adds	r7, #12
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f42:	4770      	bx	lr

08006f44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b089      	sub	sp, #36	; 0x24
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006f52:	2300      	movs	r3, #0
 8006f54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006f56:	2300      	movs	r3, #0
 8006f58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	61fb      	str	r3, [r7, #28]
 8006f5e:	e16b      	b.n	8007238 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006f60:	2201      	movs	r2, #1
 8006f62:	69fb      	ldr	r3, [r7, #28]
 8006f64:	fa02 f303 	lsl.w	r3, r2, r3
 8006f68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	697a      	ldr	r2, [r7, #20]
 8006f70:	4013      	ands	r3, r2
 8006f72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006f74:	693a      	ldr	r2, [r7, #16]
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	f040 815a 	bne.w	8007232 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d00b      	beq.n	8006f9e <HAL_GPIO_Init+0x5a>
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d007      	beq.n	8006f9e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006f92:	2b11      	cmp	r3, #17
 8006f94:	d003      	beq.n	8006f9e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	2b12      	cmp	r3, #18
 8006f9c:	d130      	bne.n	8007000 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006fa4:	69fb      	ldr	r3, [r7, #28]
 8006fa6:	005b      	lsls	r3, r3, #1
 8006fa8:	2203      	movs	r2, #3
 8006faa:	fa02 f303 	lsl.w	r3, r2, r3
 8006fae:	43db      	mvns	r3, r3
 8006fb0:	69ba      	ldr	r2, [r7, #24]
 8006fb2:	4013      	ands	r3, r2
 8006fb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	68da      	ldr	r2, [r3, #12]
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	005b      	lsls	r3, r3, #1
 8006fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006fc2:	69ba      	ldr	r2, [r7, #24]
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	69ba      	ldr	r2, [r7, #24]
 8006fcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006fd4:	2201      	movs	r2, #1
 8006fd6:	69fb      	ldr	r3, [r7, #28]
 8006fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fdc:	43db      	mvns	r3, r3
 8006fde:	69ba      	ldr	r2, [r7, #24]
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	091b      	lsrs	r3, r3, #4
 8006fea:	f003 0201 	and.w	r2, r3, #1
 8006fee:	69fb      	ldr	r3, [r7, #28]
 8006ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff4:	69ba      	ldr	r2, [r7, #24]
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	69ba      	ldr	r2, [r7, #24]
 8006ffe:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	68db      	ldr	r3, [r3, #12]
 8007004:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007006:	69fb      	ldr	r3, [r7, #28]
 8007008:	005b      	lsls	r3, r3, #1
 800700a:	2203      	movs	r2, #3
 800700c:	fa02 f303 	lsl.w	r3, r2, r3
 8007010:	43db      	mvns	r3, r3
 8007012:	69ba      	ldr	r2, [r7, #24]
 8007014:	4013      	ands	r3, r2
 8007016:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	689a      	ldr	r2, [r3, #8]
 800701c:	69fb      	ldr	r3, [r7, #28]
 800701e:	005b      	lsls	r3, r3, #1
 8007020:	fa02 f303 	lsl.w	r3, r2, r3
 8007024:	69ba      	ldr	r2, [r7, #24]
 8007026:	4313      	orrs	r3, r2
 8007028:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	69ba      	ldr	r2, [r7, #24]
 800702e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	2b02      	cmp	r3, #2
 8007036:	d003      	beq.n	8007040 <HAL_GPIO_Init+0xfc>
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	2b12      	cmp	r3, #18
 800703e:	d123      	bne.n	8007088 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	08da      	lsrs	r2, r3, #3
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	3208      	adds	r2, #8
 8007048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800704c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800704e:	69fb      	ldr	r3, [r7, #28]
 8007050:	f003 0307 	and.w	r3, r3, #7
 8007054:	009b      	lsls	r3, r3, #2
 8007056:	220f      	movs	r2, #15
 8007058:	fa02 f303 	lsl.w	r3, r2, r3
 800705c:	43db      	mvns	r3, r3
 800705e:	69ba      	ldr	r2, [r7, #24]
 8007060:	4013      	ands	r3, r2
 8007062:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	691a      	ldr	r2, [r3, #16]
 8007068:	69fb      	ldr	r3, [r7, #28]
 800706a:	f003 0307 	and.w	r3, r3, #7
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	fa02 f303 	lsl.w	r3, r2, r3
 8007074:	69ba      	ldr	r2, [r7, #24]
 8007076:	4313      	orrs	r3, r2
 8007078:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800707a:	69fb      	ldr	r3, [r7, #28]
 800707c:	08da      	lsrs	r2, r3, #3
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	3208      	adds	r2, #8
 8007082:	69b9      	ldr	r1, [r7, #24]
 8007084:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800708e:	69fb      	ldr	r3, [r7, #28]
 8007090:	005b      	lsls	r3, r3, #1
 8007092:	2203      	movs	r2, #3
 8007094:	fa02 f303 	lsl.w	r3, r2, r3
 8007098:	43db      	mvns	r3, r3
 800709a:	69ba      	ldr	r2, [r7, #24]
 800709c:	4013      	ands	r3, r2
 800709e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	f003 0203 	and.w	r2, r3, #3
 80070a8:	69fb      	ldr	r3, [r7, #28]
 80070aa:	005b      	lsls	r3, r3, #1
 80070ac:	fa02 f303 	lsl.w	r3, r2, r3
 80070b0:	69ba      	ldr	r2, [r7, #24]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	69ba      	ldr	r2, [r7, #24]
 80070ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	f000 80b4 	beq.w	8007232 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80070ca:	2300      	movs	r3, #0
 80070cc:	60fb      	str	r3, [r7, #12]
 80070ce:	4b60      	ldr	r3, [pc, #384]	; (8007250 <HAL_GPIO_Init+0x30c>)
 80070d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070d2:	4a5f      	ldr	r2, [pc, #380]	; (8007250 <HAL_GPIO_Init+0x30c>)
 80070d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80070d8:	6453      	str	r3, [r2, #68]	; 0x44
 80070da:	4b5d      	ldr	r3, [pc, #372]	; (8007250 <HAL_GPIO_Init+0x30c>)
 80070dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070e2:	60fb      	str	r3, [r7, #12]
 80070e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80070e6:	4a5b      	ldr	r2, [pc, #364]	; (8007254 <HAL_GPIO_Init+0x310>)
 80070e8:	69fb      	ldr	r3, [r7, #28]
 80070ea:	089b      	lsrs	r3, r3, #2
 80070ec:	3302      	adds	r3, #2
 80070ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80070f4:	69fb      	ldr	r3, [r7, #28]
 80070f6:	f003 0303 	and.w	r3, r3, #3
 80070fa:	009b      	lsls	r3, r3, #2
 80070fc:	220f      	movs	r2, #15
 80070fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007102:	43db      	mvns	r3, r3
 8007104:	69ba      	ldr	r2, [r7, #24]
 8007106:	4013      	ands	r3, r2
 8007108:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	4a52      	ldr	r2, [pc, #328]	; (8007258 <HAL_GPIO_Init+0x314>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d02b      	beq.n	800716a <HAL_GPIO_Init+0x226>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	4a51      	ldr	r2, [pc, #324]	; (800725c <HAL_GPIO_Init+0x318>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d025      	beq.n	8007166 <HAL_GPIO_Init+0x222>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	4a50      	ldr	r2, [pc, #320]	; (8007260 <HAL_GPIO_Init+0x31c>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d01f      	beq.n	8007162 <HAL_GPIO_Init+0x21e>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	4a4f      	ldr	r2, [pc, #316]	; (8007264 <HAL_GPIO_Init+0x320>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d019      	beq.n	800715e <HAL_GPIO_Init+0x21a>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	4a4e      	ldr	r2, [pc, #312]	; (8007268 <HAL_GPIO_Init+0x324>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d013      	beq.n	800715a <HAL_GPIO_Init+0x216>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	4a4d      	ldr	r2, [pc, #308]	; (800726c <HAL_GPIO_Init+0x328>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d00d      	beq.n	8007156 <HAL_GPIO_Init+0x212>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	4a4c      	ldr	r2, [pc, #304]	; (8007270 <HAL_GPIO_Init+0x32c>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d007      	beq.n	8007152 <HAL_GPIO_Init+0x20e>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	4a4b      	ldr	r2, [pc, #300]	; (8007274 <HAL_GPIO_Init+0x330>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d101      	bne.n	800714e <HAL_GPIO_Init+0x20a>
 800714a:	2307      	movs	r3, #7
 800714c:	e00e      	b.n	800716c <HAL_GPIO_Init+0x228>
 800714e:	2308      	movs	r3, #8
 8007150:	e00c      	b.n	800716c <HAL_GPIO_Init+0x228>
 8007152:	2306      	movs	r3, #6
 8007154:	e00a      	b.n	800716c <HAL_GPIO_Init+0x228>
 8007156:	2305      	movs	r3, #5
 8007158:	e008      	b.n	800716c <HAL_GPIO_Init+0x228>
 800715a:	2304      	movs	r3, #4
 800715c:	e006      	b.n	800716c <HAL_GPIO_Init+0x228>
 800715e:	2303      	movs	r3, #3
 8007160:	e004      	b.n	800716c <HAL_GPIO_Init+0x228>
 8007162:	2302      	movs	r3, #2
 8007164:	e002      	b.n	800716c <HAL_GPIO_Init+0x228>
 8007166:	2301      	movs	r3, #1
 8007168:	e000      	b.n	800716c <HAL_GPIO_Init+0x228>
 800716a:	2300      	movs	r3, #0
 800716c:	69fa      	ldr	r2, [r7, #28]
 800716e:	f002 0203 	and.w	r2, r2, #3
 8007172:	0092      	lsls	r2, r2, #2
 8007174:	4093      	lsls	r3, r2
 8007176:	69ba      	ldr	r2, [r7, #24]
 8007178:	4313      	orrs	r3, r2
 800717a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800717c:	4935      	ldr	r1, [pc, #212]	; (8007254 <HAL_GPIO_Init+0x310>)
 800717e:	69fb      	ldr	r3, [r7, #28]
 8007180:	089b      	lsrs	r3, r3, #2
 8007182:	3302      	adds	r3, #2
 8007184:	69ba      	ldr	r2, [r7, #24]
 8007186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800718a:	4b3b      	ldr	r3, [pc, #236]	; (8007278 <HAL_GPIO_Init+0x334>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	43db      	mvns	r3, r3
 8007194:	69ba      	ldr	r2, [r7, #24]
 8007196:	4013      	ands	r3, r2
 8007198:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d003      	beq.n	80071ae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80071a6:	69ba      	ldr	r2, [r7, #24]
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80071ae:	4a32      	ldr	r2, [pc, #200]	; (8007278 <HAL_GPIO_Init+0x334>)
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80071b4:	4b30      	ldr	r3, [pc, #192]	; (8007278 <HAL_GPIO_Init+0x334>)
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	43db      	mvns	r3, r3
 80071be:	69ba      	ldr	r2, [r7, #24]
 80071c0:	4013      	ands	r3, r2
 80071c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d003      	beq.n	80071d8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80071d0:	69ba      	ldr	r2, [r7, #24]
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80071d8:	4a27      	ldr	r2, [pc, #156]	; (8007278 <HAL_GPIO_Init+0x334>)
 80071da:	69bb      	ldr	r3, [r7, #24]
 80071dc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80071de:	4b26      	ldr	r3, [pc, #152]	; (8007278 <HAL_GPIO_Init+0x334>)
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	43db      	mvns	r3, r3
 80071e8:	69ba      	ldr	r2, [r7, #24]
 80071ea:	4013      	ands	r3, r2
 80071ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d003      	beq.n	8007202 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80071fa:	69ba      	ldr	r2, [r7, #24]
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	4313      	orrs	r3, r2
 8007200:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007202:	4a1d      	ldr	r2, [pc, #116]	; (8007278 <HAL_GPIO_Init+0x334>)
 8007204:	69bb      	ldr	r3, [r7, #24]
 8007206:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007208:	4b1b      	ldr	r3, [pc, #108]	; (8007278 <HAL_GPIO_Init+0x334>)
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800720e:	693b      	ldr	r3, [r7, #16]
 8007210:	43db      	mvns	r3, r3
 8007212:	69ba      	ldr	r2, [r7, #24]
 8007214:	4013      	ands	r3, r2
 8007216:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007220:	2b00      	cmp	r3, #0
 8007222:	d003      	beq.n	800722c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007224:	69ba      	ldr	r2, [r7, #24]
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	4313      	orrs	r3, r2
 800722a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800722c:	4a12      	ldr	r2, [pc, #72]	; (8007278 <HAL_GPIO_Init+0x334>)
 800722e:	69bb      	ldr	r3, [r7, #24]
 8007230:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007232:	69fb      	ldr	r3, [r7, #28]
 8007234:	3301      	adds	r3, #1
 8007236:	61fb      	str	r3, [r7, #28]
 8007238:	69fb      	ldr	r3, [r7, #28]
 800723a:	2b0f      	cmp	r3, #15
 800723c:	f67f ae90 	bls.w	8006f60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007240:	bf00      	nop
 8007242:	bf00      	nop
 8007244:	3724      	adds	r7, #36	; 0x24
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr
 800724e:	bf00      	nop
 8007250:	40023800 	.word	0x40023800
 8007254:	40013800 	.word	0x40013800
 8007258:	40020000 	.word	0x40020000
 800725c:	40020400 	.word	0x40020400
 8007260:	40020800 	.word	0x40020800
 8007264:	40020c00 	.word	0x40020c00
 8007268:	40021000 	.word	0x40021000
 800726c:	40021400 	.word	0x40021400
 8007270:	40021800 	.word	0x40021800
 8007274:	40021c00 	.word	0x40021c00
 8007278:	40013c00 	.word	0x40013c00

0800727c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800727c:	b480      	push	{r7}
 800727e:	b085      	sub	sp, #20
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	460b      	mov	r3, r1
 8007286:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	691a      	ldr	r2, [r3, #16]
 800728c:	887b      	ldrh	r3, [r7, #2]
 800728e:	4013      	ands	r3, r2
 8007290:	2b00      	cmp	r3, #0
 8007292:	d002      	beq.n	800729a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007294:	2301      	movs	r3, #1
 8007296:	73fb      	strb	r3, [r7, #15]
 8007298:	e001      	b.n	800729e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800729a:	2300      	movs	r3, #0
 800729c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800729e:	7bfb      	ldrb	r3, [r7, #15]
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3714      	adds	r7, #20
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	460b      	mov	r3, r1
 80072b6:	807b      	strh	r3, [r7, #2]
 80072b8:	4613      	mov	r3, r2
 80072ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80072bc:	787b      	ldrb	r3, [r7, #1]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d003      	beq.n	80072ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80072c2:	887a      	ldrh	r2, [r7, #2]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80072c8:	e003      	b.n	80072d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80072ca:	887b      	ldrh	r3, [r7, #2]
 80072cc:	041a      	lsls	r2, r3, #16
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	619a      	str	r2, [r3, #24]
}
 80072d2:	bf00      	nop
 80072d4:	370c      	adds	r7, #12
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr
	...

080072e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b082      	sub	sp, #8
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	4603      	mov	r3, r0
 80072e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80072ea:	4b08      	ldr	r3, [pc, #32]	; (800730c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80072ec:	695a      	ldr	r2, [r3, #20]
 80072ee:	88fb      	ldrh	r3, [r7, #6]
 80072f0:	4013      	ands	r3, r2
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d006      	beq.n	8007304 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80072f6:	4a05      	ldr	r2, [pc, #20]	; (800730c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80072f8:	88fb      	ldrh	r3, [r7, #6]
 80072fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80072fc:	88fb      	ldrh	r3, [r7, #6]
 80072fe:	4618      	mov	r0, r3
 8007300:	f7fb fde0 	bl	8002ec4 <HAL_GPIO_EXTI_Callback>
  }
}
 8007304:	bf00      	nop
 8007306:	3708      	adds	r7, #8
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}
 800730c:	40013c00 	.word	0x40013c00

08007310 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d101      	bne.n	8007322 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	e12b      	b.n	800757a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007328:	b2db      	uxtb	r3, r3
 800732a:	2b00      	cmp	r3, #0
 800732c:	d106      	bne.n	800733c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2200      	movs	r2, #0
 8007332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f7fd faae 	bl	8004898 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2224      	movs	r2, #36	; 0x24
 8007340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	681a      	ldr	r2, [r3, #0]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f022 0201 	bic.w	r2, r2, #1
 8007352:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007362:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	681a      	ldr	r2, [r3, #0]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007372:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007374:	f003 fec2 	bl	800b0fc <HAL_RCC_GetPCLK1Freq>
 8007378:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	4a81      	ldr	r2, [pc, #516]	; (8007584 <HAL_I2C_Init+0x274>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d807      	bhi.n	8007394 <HAL_I2C_Init+0x84>
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	4a80      	ldr	r2, [pc, #512]	; (8007588 <HAL_I2C_Init+0x278>)
 8007388:	4293      	cmp	r3, r2
 800738a:	bf94      	ite	ls
 800738c:	2301      	movls	r3, #1
 800738e:	2300      	movhi	r3, #0
 8007390:	b2db      	uxtb	r3, r3
 8007392:	e006      	b.n	80073a2 <HAL_I2C_Init+0x92>
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	4a7d      	ldr	r2, [pc, #500]	; (800758c <HAL_I2C_Init+0x27c>)
 8007398:	4293      	cmp	r3, r2
 800739a:	bf94      	ite	ls
 800739c:	2301      	movls	r3, #1
 800739e:	2300      	movhi	r3, #0
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d001      	beq.n	80073aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e0e7      	b.n	800757a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	4a78      	ldr	r2, [pc, #480]	; (8007590 <HAL_I2C_Init+0x280>)
 80073ae:	fba2 2303 	umull	r2, r3, r2, r3
 80073b2:	0c9b      	lsrs	r3, r3, #18
 80073b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68ba      	ldr	r2, [r7, #8]
 80073c6:	430a      	orrs	r2, r1
 80073c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	6a1b      	ldr	r3, [r3, #32]
 80073d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	4a6a      	ldr	r2, [pc, #424]	; (8007584 <HAL_I2C_Init+0x274>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d802      	bhi.n	80073e4 <HAL_I2C_Init+0xd4>
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	3301      	adds	r3, #1
 80073e2:	e009      	b.n	80073f8 <HAL_I2C_Init+0xe8>
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80073ea:	fb02 f303 	mul.w	r3, r2, r3
 80073ee:	4a69      	ldr	r2, [pc, #420]	; (8007594 <HAL_I2C_Init+0x284>)
 80073f0:	fba2 2303 	umull	r2, r3, r2, r3
 80073f4:	099b      	lsrs	r3, r3, #6
 80073f6:	3301      	adds	r3, #1
 80073f8:	687a      	ldr	r2, [r7, #4]
 80073fa:	6812      	ldr	r2, [r2, #0]
 80073fc:	430b      	orrs	r3, r1
 80073fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	69db      	ldr	r3, [r3, #28]
 8007406:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800740a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	495c      	ldr	r1, [pc, #368]	; (8007584 <HAL_I2C_Init+0x274>)
 8007414:	428b      	cmp	r3, r1
 8007416:	d819      	bhi.n	800744c <HAL_I2C_Init+0x13c>
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	1e59      	subs	r1, r3, #1
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	005b      	lsls	r3, r3, #1
 8007422:	fbb1 f3f3 	udiv	r3, r1, r3
 8007426:	1c59      	adds	r1, r3, #1
 8007428:	f640 73fc 	movw	r3, #4092	; 0xffc
 800742c:	400b      	ands	r3, r1
 800742e:	2b00      	cmp	r3, #0
 8007430:	d00a      	beq.n	8007448 <HAL_I2C_Init+0x138>
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	1e59      	subs	r1, r3, #1
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	005b      	lsls	r3, r3, #1
 800743c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007440:	3301      	adds	r3, #1
 8007442:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007446:	e051      	b.n	80074ec <HAL_I2C_Init+0x1dc>
 8007448:	2304      	movs	r3, #4
 800744a:	e04f      	b.n	80074ec <HAL_I2C_Init+0x1dc>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	689b      	ldr	r3, [r3, #8]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d111      	bne.n	8007478 <HAL_I2C_Init+0x168>
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	1e58      	subs	r0, r3, #1
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6859      	ldr	r1, [r3, #4]
 800745c:	460b      	mov	r3, r1
 800745e:	005b      	lsls	r3, r3, #1
 8007460:	440b      	add	r3, r1
 8007462:	fbb0 f3f3 	udiv	r3, r0, r3
 8007466:	3301      	adds	r3, #1
 8007468:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800746c:	2b00      	cmp	r3, #0
 800746e:	bf0c      	ite	eq
 8007470:	2301      	moveq	r3, #1
 8007472:	2300      	movne	r3, #0
 8007474:	b2db      	uxtb	r3, r3
 8007476:	e012      	b.n	800749e <HAL_I2C_Init+0x18e>
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	1e58      	subs	r0, r3, #1
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6859      	ldr	r1, [r3, #4]
 8007480:	460b      	mov	r3, r1
 8007482:	009b      	lsls	r3, r3, #2
 8007484:	440b      	add	r3, r1
 8007486:	0099      	lsls	r1, r3, #2
 8007488:	440b      	add	r3, r1
 800748a:	fbb0 f3f3 	udiv	r3, r0, r3
 800748e:	3301      	adds	r3, #1
 8007490:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007494:	2b00      	cmp	r3, #0
 8007496:	bf0c      	ite	eq
 8007498:	2301      	moveq	r3, #1
 800749a:	2300      	movne	r3, #0
 800749c:	b2db      	uxtb	r3, r3
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d001      	beq.n	80074a6 <HAL_I2C_Init+0x196>
 80074a2:	2301      	movs	r3, #1
 80074a4:	e022      	b.n	80074ec <HAL_I2C_Init+0x1dc>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d10e      	bne.n	80074cc <HAL_I2C_Init+0x1bc>
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	1e58      	subs	r0, r3, #1
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6859      	ldr	r1, [r3, #4]
 80074b6:	460b      	mov	r3, r1
 80074b8:	005b      	lsls	r3, r3, #1
 80074ba:	440b      	add	r3, r1
 80074bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80074c0:	3301      	adds	r3, #1
 80074c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074ca:	e00f      	b.n	80074ec <HAL_I2C_Init+0x1dc>
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	1e58      	subs	r0, r3, #1
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6859      	ldr	r1, [r3, #4]
 80074d4:	460b      	mov	r3, r1
 80074d6:	009b      	lsls	r3, r3, #2
 80074d8:	440b      	add	r3, r1
 80074da:	0099      	lsls	r1, r3, #2
 80074dc:	440b      	add	r3, r1
 80074de:	fbb0 f3f3 	udiv	r3, r0, r3
 80074e2:	3301      	adds	r3, #1
 80074e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80074ec:	6879      	ldr	r1, [r7, #4]
 80074ee:	6809      	ldr	r1, [r1, #0]
 80074f0:	4313      	orrs	r3, r2
 80074f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	69da      	ldr	r2, [r3, #28]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6a1b      	ldr	r3, [r3, #32]
 8007506:	431a      	orrs	r2, r3
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	430a      	orrs	r2, r1
 800750e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800751a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	6911      	ldr	r1, [r2, #16]
 8007522:	687a      	ldr	r2, [r7, #4]
 8007524:	68d2      	ldr	r2, [r2, #12]
 8007526:	4311      	orrs	r1, r2
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	6812      	ldr	r2, [r2, #0]
 800752c:	430b      	orrs	r3, r1
 800752e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	68db      	ldr	r3, [r3, #12]
 8007536:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	695a      	ldr	r2, [r3, #20]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	699b      	ldr	r3, [r3, #24]
 8007542:	431a      	orrs	r2, r3
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	430a      	orrs	r2, r1
 800754a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f042 0201 	orr.w	r2, r2, #1
 800755a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2200      	movs	r2, #0
 8007560:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2220      	movs	r2, #32
 8007566:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2200      	movs	r2, #0
 800756e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2200      	movs	r2, #0
 8007574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007578:	2300      	movs	r3, #0
}
 800757a:	4618      	mov	r0, r3
 800757c:	3710      	adds	r7, #16
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}
 8007582:	bf00      	nop
 8007584:	000186a0 	.word	0x000186a0
 8007588:	001e847f 	.word	0x001e847f
 800758c:	003d08ff 	.word	0x003d08ff
 8007590:	431bde83 	.word	0x431bde83
 8007594:	10624dd3 	.word	0x10624dd3

08007598 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b088      	sub	sp, #32
 800759c:	af02      	add	r7, sp, #8
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	4608      	mov	r0, r1
 80075a2:	4611      	mov	r1, r2
 80075a4:	461a      	mov	r2, r3
 80075a6:	4603      	mov	r3, r0
 80075a8:	817b      	strh	r3, [r7, #10]
 80075aa:	460b      	mov	r3, r1
 80075ac:	813b      	strh	r3, [r7, #8]
 80075ae:	4613      	mov	r3, r2
 80075b0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80075b2:	f7fd fe69 	bl	8005288 <HAL_GetTick>
 80075b6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	2b20      	cmp	r3, #32
 80075c2:	f040 80d9 	bne.w	8007778 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	9300      	str	r3, [sp, #0]
 80075ca:	2319      	movs	r3, #25
 80075cc:	2201      	movs	r2, #1
 80075ce:	496d      	ldr	r1, [pc, #436]	; (8007784 <HAL_I2C_Mem_Write+0x1ec>)
 80075d0:	68f8      	ldr	r0, [r7, #12]
 80075d2:	f001 fdd9 	bl	8009188 <I2C_WaitOnFlagUntilTimeout>
 80075d6:	4603      	mov	r3, r0
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d001      	beq.n	80075e0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80075dc:	2302      	movs	r3, #2
 80075de:	e0cc      	b.n	800777a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d101      	bne.n	80075ee <HAL_I2C_Mem_Write+0x56>
 80075ea:	2302      	movs	r3, #2
 80075ec:	e0c5      	b.n	800777a <HAL_I2C_Mem_Write+0x1e2>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2201      	movs	r2, #1
 80075f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f003 0301 	and.w	r3, r3, #1
 8007600:	2b01      	cmp	r3, #1
 8007602:	d007      	beq.n	8007614 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f042 0201 	orr.w	r2, r2, #1
 8007612:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	681a      	ldr	r2, [r3, #0]
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007622:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2221      	movs	r2, #33	; 0x21
 8007628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	2240      	movs	r2, #64	; 0x40
 8007630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2200      	movs	r2, #0
 8007638:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	6a3a      	ldr	r2, [r7, #32]
 800763e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007644:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800764a:	b29a      	uxth	r2, r3
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	4a4d      	ldr	r2, [pc, #308]	; (8007788 <HAL_I2C_Mem_Write+0x1f0>)
 8007654:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007656:	88f8      	ldrh	r0, [r7, #6]
 8007658:	893a      	ldrh	r2, [r7, #8]
 800765a:	8979      	ldrh	r1, [r7, #10]
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	9301      	str	r3, [sp, #4]
 8007660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007662:	9300      	str	r3, [sp, #0]
 8007664:	4603      	mov	r3, r0
 8007666:	68f8      	ldr	r0, [r7, #12]
 8007668:	f001 fc50 	bl	8008f0c <I2C_RequestMemoryWrite>
 800766c:	4603      	mov	r3, r0
 800766e:	2b00      	cmp	r3, #0
 8007670:	d052      	beq.n	8007718 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007672:	2301      	movs	r3, #1
 8007674:	e081      	b.n	800777a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007676:	697a      	ldr	r2, [r7, #20]
 8007678:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800767a:	68f8      	ldr	r0, [r7, #12]
 800767c:	f001 fe5a 	bl	8009334 <I2C_WaitOnTXEFlagUntilTimeout>
 8007680:	4603      	mov	r3, r0
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00d      	beq.n	80076a2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800768a:	2b04      	cmp	r3, #4
 800768c:	d107      	bne.n	800769e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800769c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800769e:	2301      	movs	r3, #1
 80076a0:	e06b      	b.n	800777a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076a6:	781a      	ldrb	r2, [r3, #0]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076b2:	1c5a      	adds	r2, r3, #1
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076bc:	3b01      	subs	r3, #1
 80076be:	b29a      	uxth	r2, r3
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076c8:	b29b      	uxth	r3, r3
 80076ca:	3b01      	subs	r3, #1
 80076cc:	b29a      	uxth	r2, r3
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	695b      	ldr	r3, [r3, #20]
 80076d8:	f003 0304 	and.w	r3, r3, #4
 80076dc:	2b04      	cmp	r3, #4
 80076de:	d11b      	bne.n	8007718 <HAL_I2C_Mem_Write+0x180>
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d017      	beq.n	8007718 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ec:	781a      	ldrb	r2, [r3, #0]
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076f8:	1c5a      	adds	r2, r3, #1
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007702:	3b01      	subs	r3, #1
 8007704:	b29a      	uxth	r2, r3
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800770e:	b29b      	uxth	r3, r3
 8007710:	3b01      	subs	r3, #1
 8007712:	b29a      	uxth	r2, r3
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800771c:	2b00      	cmp	r3, #0
 800771e:	d1aa      	bne.n	8007676 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007720:	697a      	ldr	r2, [r7, #20]
 8007722:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007724:	68f8      	ldr	r0, [r7, #12]
 8007726:	f001 fe46 	bl	80093b6 <I2C_WaitOnBTFFlagUntilTimeout>
 800772a:	4603      	mov	r3, r0
 800772c:	2b00      	cmp	r3, #0
 800772e:	d00d      	beq.n	800774c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007734:	2b04      	cmp	r3, #4
 8007736:	d107      	bne.n	8007748 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007746:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	e016      	b.n	800777a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	681a      	ldr	r2, [r3, #0]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800775a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2220      	movs	r2, #32
 8007760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2200      	movs	r2, #0
 8007768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	2200      	movs	r2, #0
 8007770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007774:	2300      	movs	r3, #0
 8007776:	e000      	b.n	800777a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007778:	2302      	movs	r3, #2
  }
}
 800777a:	4618      	mov	r0, r3
 800777c:	3718      	adds	r7, #24
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}
 8007782:	bf00      	nop
 8007784:	00100002 	.word	0x00100002
 8007788:	ffff0000 	.word	0xffff0000

0800778c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b088      	sub	sp, #32
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8007794:	2300      	movs	r3, #0
 8007796:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077a4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077ac:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077b4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80077b6:	7bfb      	ldrb	r3, [r7, #15]
 80077b8:	2b10      	cmp	r3, #16
 80077ba:	d003      	beq.n	80077c4 <HAL_I2C_EV_IRQHandler+0x38>
 80077bc:	7bfb      	ldrb	r3, [r7, #15]
 80077be:	2b40      	cmp	r3, #64	; 0x40
 80077c0:	f040 80bd 	bne.w	800793e <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	695b      	ldr	r3, [r3, #20]
 80077d2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80077d4:	69fb      	ldr	r3, [r7, #28]
 80077d6:	f003 0301 	and.w	r3, r3, #1
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d10d      	bne.n	80077fa <HAL_I2C_EV_IRQHandler+0x6e>
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80077e4:	d003      	beq.n	80077ee <HAL_I2C_EV_IRQHandler+0x62>
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80077ec:	d101      	bne.n	80077f2 <HAL_I2C_EV_IRQHandler+0x66>
 80077ee:	2301      	movs	r3, #1
 80077f0:	e000      	b.n	80077f4 <HAL_I2C_EV_IRQHandler+0x68>
 80077f2:	2300      	movs	r3, #0
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	f000 812e 	beq.w	8007a56 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80077fa:	69fb      	ldr	r3, [r7, #28]
 80077fc:	f003 0301 	and.w	r3, r3, #1
 8007800:	2b00      	cmp	r3, #0
 8007802:	d00c      	beq.n	800781e <HAL_I2C_EV_IRQHandler+0x92>
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	0a5b      	lsrs	r3, r3, #9
 8007808:	f003 0301 	and.w	r3, r3, #1
 800780c:	2b00      	cmp	r3, #0
 800780e:	d006      	beq.n	800781e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f001 fe72 	bl	80094fa <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f000 fd62 	bl	80082e0 <I2C_Master_SB>
 800781c:	e08e      	b.n	800793c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800781e:	69fb      	ldr	r3, [r7, #28]
 8007820:	08db      	lsrs	r3, r3, #3
 8007822:	f003 0301 	and.w	r3, r3, #1
 8007826:	2b00      	cmp	r3, #0
 8007828:	d009      	beq.n	800783e <HAL_I2C_EV_IRQHandler+0xb2>
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	0a5b      	lsrs	r3, r3, #9
 800782e:	f003 0301 	and.w	r3, r3, #1
 8007832:	2b00      	cmp	r3, #0
 8007834:	d003      	beq.n	800783e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 fdd8 	bl	80083ec <I2C_Master_ADD10>
 800783c:	e07e      	b.n	800793c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800783e:	69fb      	ldr	r3, [r7, #28]
 8007840:	085b      	lsrs	r3, r3, #1
 8007842:	f003 0301 	and.w	r3, r3, #1
 8007846:	2b00      	cmp	r3, #0
 8007848:	d009      	beq.n	800785e <HAL_I2C_EV_IRQHandler+0xd2>
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	0a5b      	lsrs	r3, r3, #9
 800784e:	f003 0301 	and.w	r3, r3, #1
 8007852:	2b00      	cmp	r3, #0
 8007854:	d003      	beq.n	800785e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f000 fdf2 	bl	8008440 <I2C_Master_ADDR>
 800785c:	e06e      	b.n	800793c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800785e:	69bb      	ldr	r3, [r7, #24]
 8007860:	089b      	lsrs	r3, r3, #2
 8007862:	f003 0301 	and.w	r3, r3, #1
 8007866:	2b00      	cmp	r3, #0
 8007868:	d037      	beq.n	80078da <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007874:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007878:	f000 80ef 	beq.w	8007a5a <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800787c:	69fb      	ldr	r3, [r7, #28]
 800787e:	09db      	lsrs	r3, r3, #7
 8007880:	f003 0301 	and.w	r3, r3, #1
 8007884:	2b00      	cmp	r3, #0
 8007886:	d00f      	beq.n	80078a8 <HAL_I2C_EV_IRQHandler+0x11c>
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	0a9b      	lsrs	r3, r3, #10
 800788c:	f003 0301 	and.w	r3, r3, #1
 8007890:	2b00      	cmp	r3, #0
 8007892:	d009      	beq.n	80078a8 <HAL_I2C_EV_IRQHandler+0x11c>
 8007894:	69fb      	ldr	r3, [r7, #28]
 8007896:	089b      	lsrs	r3, r3, #2
 8007898:	f003 0301 	and.w	r3, r3, #1
 800789c:	2b00      	cmp	r3, #0
 800789e:	d103      	bne.n	80078a8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f000 f9ef 	bl	8007c84 <I2C_MasterTransmit_TXE>
 80078a6:	e049      	b.n	800793c <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	089b      	lsrs	r3, r3, #2
 80078ac:	f003 0301 	and.w	r3, r3, #1
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	f000 80d2 	beq.w	8007a5a <HAL_I2C_EV_IRQHandler+0x2ce>
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	0a5b      	lsrs	r3, r3, #9
 80078ba:	f003 0301 	and.w	r3, r3, #1
 80078be:	2b00      	cmp	r3, #0
 80078c0:	f000 80cb 	beq.w	8007a5a <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 80078c4:	7bfb      	ldrb	r3, [r7, #15]
 80078c6:	2b10      	cmp	r3, #16
 80078c8:	d103      	bne.n	80078d2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 fa76 	bl	8007dbc <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80078d0:	e0c3      	b.n	8007a5a <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f000 fada 	bl	8007e8c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80078d8:	e0bf      	b.n	8007a5a <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	685b      	ldr	r3, [r3, #4]
 80078e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80078e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078e8:	f000 80b7 	beq.w	8007a5a <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80078ec:	69fb      	ldr	r3, [r7, #28]
 80078ee:	099b      	lsrs	r3, r3, #6
 80078f0:	f003 0301 	and.w	r3, r3, #1
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d00f      	beq.n	8007918 <HAL_I2C_EV_IRQHandler+0x18c>
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	0a9b      	lsrs	r3, r3, #10
 80078fc:	f003 0301 	and.w	r3, r3, #1
 8007900:	2b00      	cmp	r3, #0
 8007902:	d009      	beq.n	8007918 <HAL_I2C_EV_IRQHandler+0x18c>
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	089b      	lsrs	r3, r3, #2
 8007908:	f003 0301 	and.w	r3, r3, #1
 800790c:	2b00      	cmp	r3, #0
 800790e:	d103      	bne.n	8007918 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f000 fb4a 	bl	8007faa <I2C_MasterReceive_RXNE>
 8007916:	e011      	b.n	800793c <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	089b      	lsrs	r3, r3, #2
 800791c:	f003 0301 	and.w	r3, r3, #1
 8007920:	2b00      	cmp	r3, #0
 8007922:	f000 809a 	beq.w	8007a5a <HAL_I2C_EV_IRQHandler+0x2ce>
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	0a5b      	lsrs	r3, r3, #9
 800792a:	f003 0301 	and.w	r3, r3, #1
 800792e:	2b00      	cmp	r3, #0
 8007930:	f000 8093 	beq.w	8007a5a <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 fbe9 	bl	800810c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800793a:	e08e      	b.n	8007a5a <HAL_I2C_EV_IRQHandler+0x2ce>
 800793c:	e08d      	b.n	8007a5a <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007942:	2b00      	cmp	r3, #0
 8007944:	d004      	beq.n	8007950 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	695b      	ldr	r3, [r3, #20]
 800794c:	61fb      	str	r3, [r7, #28]
 800794e:	e007      	b.n	8007960 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	699b      	ldr	r3, [r3, #24]
 8007956:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	695b      	ldr	r3, [r3, #20]
 800795e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007960:	69fb      	ldr	r3, [r7, #28]
 8007962:	085b      	lsrs	r3, r3, #1
 8007964:	f003 0301 	and.w	r3, r3, #1
 8007968:	2b00      	cmp	r3, #0
 800796a:	d012      	beq.n	8007992 <HAL_I2C_EV_IRQHandler+0x206>
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	0a5b      	lsrs	r3, r3, #9
 8007970:	f003 0301 	and.w	r3, r3, #1
 8007974:	2b00      	cmp	r3, #0
 8007976:	d00c      	beq.n	8007992 <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800797c:	2b00      	cmp	r3, #0
 800797e:	d003      	beq.n	8007988 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	699b      	ldr	r3, [r3, #24]
 8007986:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8007988:	69b9      	ldr	r1, [r7, #24]
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f000 ffa7 	bl	80088de <I2C_Slave_ADDR>
 8007990:	e066      	b.n	8007a60 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007992:	69fb      	ldr	r3, [r7, #28]
 8007994:	091b      	lsrs	r3, r3, #4
 8007996:	f003 0301 	and.w	r3, r3, #1
 800799a:	2b00      	cmp	r3, #0
 800799c:	d009      	beq.n	80079b2 <HAL_I2C_EV_IRQHandler+0x226>
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	0a5b      	lsrs	r3, r3, #9
 80079a2:	f003 0301 	and.w	r3, r3, #1
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d003      	beq.n	80079b2 <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 ffdc 	bl	8008968 <I2C_Slave_STOPF>
 80079b0:	e056      	b.n	8007a60 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80079b2:	7bbb      	ldrb	r3, [r7, #14]
 80079b4:	2b21      	cmp	r3, #33	; 0x21
 80079b6:	d002      	beq.n	80079be <HAL_I2C_EV_IRQHandler+0x232>
 80079b8:	7bbb      	ldrb	r3, [r7, #14]
 80079ba:	2b29      	cmp	r3, #41	; 0x29
 80079bc:	d125      	bne.n	8007a0a <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	09db      	lsrs	r3, r3, #7
 80079c2:	f003 0301 	and.w	r3, r3, #1
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d00f      	beq.n	80079ea <HAL_I2C_EV_IRQHandler+0x25e>
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	0a9b      	lsrs	r3, r3, #10
 80079ce:	f003 0301 	and.w	r3, r3, #1
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d009      	beq.n	80079ea <HAL_I2C_EV_IRQHandler+0x25e>
 80079d6:	69fb      	ldr	r3, [r7, #28]
 80079d8:	089b      	lsrs	r3, r3, #2
 80079da:	f003 0301 	and.w	r3, r3, #1
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d103      	bne.n	80079ea <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 febd 	bl	8008762 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80079e8:	e039      	b.n	8007a5e <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	089b      	lsrs	r3, r3, #2
 80079ee:	f003 0301 	and.w	r3, r3, #1
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d033      	beq.n	8007a5e <HAL_I2C_EV_IRQHandler+0x2d2>
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	0a5b      	lsrs	r3, r3, #9
 80079fa:	f003 0301 	and.w	r3, r3, #1
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d02d      	beq.n	8007a5e <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f000 feea 	bl	80087dc <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007a08:	e029      	b.n	8007a5e <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007a0a:	69fb      	ldr	r3, [r7, #28]
 8007a0c:	099b      	lsrs	r3, r3, #6
 8007a0e:	f003 0301 	and.w	r3, r3, #1
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00f      	beq.n	8007a36 <HAL_I2C_EV_IRQHandler+0x2aa>
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	0a9b      	lsrs	r3, r3, #10
 8007a1a:	f003 0301 	and.w	r3, r3, #1
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d009      	beq.n	8007a36 <HAL_I2C_EV_IRQHandler+0x2aa>
 8007a22:	69fb      	ldr	r3, [r7, #28]
 8007a24:	089b      	lsrs	r3, r3, #2
 8007a26:	f003 0301 	and.w	r3, r3, #1
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d103      	bne.n	8007a36 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f000 fef5 	bl	800881e <I2C_SlaveReceive_RXNE>
 8007a34:	e014      	b.n	8007a60 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	089b      	lsrs	r3, r3, #2
 8007a3a:	f003 0301 	and.w	r3, r3, #1
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d00e      	beq.n	8007a60 <HAL_I2C_EV_IRQHandler+0x2d4>
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	0a5b      	lsrs	r3, r3, #9
 8007a46:	f003 0301 	and.w	r3, r3, #1
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d008      	beq.n	8007a60 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 ff23 	bl	800889a <I2C_SlaveReceive_BTF>
 8007a54:	e004      	b.n	8007a60 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8007a56:	bf00      	nop
 8007a58:	e002      	b.n	8007a60 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007a5a:	bf00      	nop
 8007a5c:	e000      	b.n	8007a60 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007a5e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8007a60:	3720      	adds	r7, #32
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}

08007a66 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007a66:	b580      	push	{r7, lr}
 8007a68:	b08a      	sub	sp, #40	; 0x28
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	695b      	ldr	r3, [r3, #20]
 8007a74:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8007a7e:	2300      	movs	r3, #0
 8007a80:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a88:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007a8a:	6a3b      	ldr	r3, [r7, #32]
 8007a8c:	0a1b      	lsrs	r3, r3, #8
 8007a8e:	f003 0301 	and.w	r3, r3, #1
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d00e      	beq.n	8007ab4 <HAL_I2C_ER_IRQHandler+0x4e>
 8007a96:	69fb      	ldr	r3, [r7, #28]
 8007a98:	0a1b      	lsrs	r3, r3, #8
 8007a9a:	f003 0301 	and.w	r3, r3, #1
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d008      	beq.n	8007ab4 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8007aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aa4:	f043 0301 	orr.w	r3, r3, #1
 8007aa8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007ab2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007ab4:	6a3b      	ldr	r3, [r7, #32]
 8007ab6:	0a5b      	lsrs	r3, r3, #9
 8007ab8:	f003 0301 	and.w	r3, r3, #1
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d00e      	beq.n	8007ade <HAL_I2C_ER_IRQHandler+0x78>
 8007ac0:	69fb      	ldr	r3, [r7, #28]
 8007ac2:	0a1b      	lsrs	r3, r3, #8
 8007ac4:	f003 0301 	and.w	r3, r3, #1
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d008      	beq.n	8007ade <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8007acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ace:	f043 0302 	orr.w	r3, r3, #2
 8007ad2:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8007adc:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007ade:	6a3b      	ldr	r3, [r7, #32]
 8007ae0:	0a9b      	lsrs	r3, r3, #10
 8007ae2:	f003 0301 	and.w	r3, r3, #1
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d03f      	beq.n	8007b6a <HAL_I2C_ER_IRQHandler+0x104>
 8007aea:	69fb      	ldr	r3, [r7, #28]
 8007aec:	0a1b      	lsrs	r3, r3, #8
 8007aee:	f003 0301 	and.w	r3, r3, #1
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d039      	beq.n	8007b6a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8007af6:	7efb      	ldrb	r3, [r7, #27]
 8007af8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b08:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b0e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8007b10:	7ebb      	ldrb	r3, [r7, #26]
 8007b12:	2b20      	cmp	r3, #32
 8007b14:	d112      	bne.n	8007b3c <HAL_I2C_ER_IRQHandler+0xd6>
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d10f      	bne.n	8007b3c <HAL_I2C_ER_IRQHandler+0xd6>
 8007b1c:	7cfb      	ldrb	r3, [r7, #19]
 8007b1e:	2b21      	cmp	r3, #33	; 0x21
 8007b20:	d008      	beq.n	8007b34 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8007b22:	7cfb      	ldrb	r3, [r7, #19]
 8007b24:	2b29      	cmp	r3, #41	; 0x29
 8007b26:	d005      	beq.n	8007b34 <HAL_I2C_ER_IRQHandler+0xce>
 8007b28:	7cfb      	ldrb	r3, [r7, #19]
 8007b2a:	2b28      	cmp	r3, #40	; 0x28
 8007b2c:	d106      	bne.n	8007b3c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2b21      	cmp	r3, #33	; 0x21
 8007b32:	d103      	bne.n	8007b3c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f001 f847 	bl	8008bc8 <I2C_Slave_AF>
 8007b3a:	e016      	b.n	8007b6a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007b44:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8007b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b48:	f043 0304 	orr.w	r3, r3, #4
 8007b4c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8007b4e:	7efb      	ldrb	r3, [r7, #27]
 8007b50:	2b10      	cmp	r3, #16
 8007b52:	d002      	beq.n	8007b5a <HAL_I2C_ER_IRQHandler+0xf4>
 8007b54:	7efb      	ldrb	r3, [r7, #27]
 8007b56:	2b40      	cmp	r3, #64	; 0x40
 8007b58:	d107      	bne.n	8007b6a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	681a      	ldr	r2, [r3, #0]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b68:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007b6a:	6a3b      	ldr	r3, [r7, #32]
 8007b6c:	0adb      	lsrs	r3, r3, #11
 8007b6e:	f003 0301 	and.w	r3, r3, #1
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d00e      	beq.n	8007b94 <HAL_I2C_ER_IRQHandler+0x12e>
 8007b76:	69fb      	ldr	r3, [r7, #28]
 8007b78:	0a1b      	lsrs	r3, r3, #8
 8007b7a:	f003 0301 	and.w	r3, r3, #1
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d008      	beq.n	8007b94 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8007b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b84:	f043 0308 	orr.w	r3, r3, #8
 8007b88:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8007b92:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8007b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d008      	beq.n	8007bac <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ba0:	431a      	orrs	r2, r3
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	f001 f87e 	bl	8008ca8 <I2C_ITError>
  }
}
 8007bac:	bf00      	nop
 8007bae:	3728      	adds	r7, #40	; 0x28
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}

08007bb4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8007bbc:	bf00      	nop
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8007bd0:	bf00      	nop
 8007bd2:	370c      	adds	r7, #12
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr

08007bdc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007be4:	bf00      	nop
 8007be6:	370c      	adds	r7, #12
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b083      	sub	sp, #12
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007bf8:	bf00      	nop
 8007bfa:	370c      	adds	r7, #12
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c02:	4770      	bx	lr

08007c04 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b083      	sub	sp, #12
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	460b      	mov	r3, r1
 8007c0e:	70fb      	strb	r3, [r7, #3]
 8007c10:	4613      	mov	r3, r2
 8007c12:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007c14:	bf00      	nop
 8007c16:	370c      	adds	r7, #12
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr

08007c20 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b083      	sub	sp, #12
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8007c28:	bf00      	nop
 8007c2a:	370c      	adds	r7, #12
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr

08007c34 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8007c3c:	bf00      	nop
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b083      	sub	sp, #12
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8007c50:	bf00      	nop
 8007c52:	370c      	adds	r7, #12
 8007c54:	46bd      	mov	sp, r7
 8007c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5a:	4770      	bx	lr

08007c5c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007c64:	bf00      	nop
 8007c66:	370c      	adds	r7, #12
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr

08007c70 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b083      	sub	sp, #12
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007c78:	bf00      	nop
 8007c7a:	370c      	adds	r7, #12
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b084      	sub	sp, #16
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c92:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c9a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ca0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d150      	bne.n	8007d4c <I2C_MasterTransmit_TXE+0xc8>
 8007caa:	7bfb      	ldrb	r3, [r7, #15]
 8007cac:	2b21      	cmp	r3, #33	; 0x21
 8007cae:	d14d      	bne.n	8007d4c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	2b08      	cmp	r3, #8
 8007cb4:	d01d      	beq.n	8007cf2 <I2C_MasterTransmit_TXE+0x6e>
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	2b20      	cmp	r3, #32
 8007cba:	d01a      	beq.n	8007cf2 <I2C_MasterTransmit_TXE+0x6e>
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007cc2:	d016      	beq.n	8007cf2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	685a      	ldr	r2, [r3, #4]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007cd2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2211      	movs	r2, #17
 8007cd8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2220      	movs	r2, #32
 8007ce6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f7ff ff62 	bl	8007bb4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007cf0:	e060      	b.n	8007db4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	685a      	ldr	r2, [r3, #4]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007d00:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d10:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2220      	movs	r2, #32
 8007d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	2b40      	cmp	r3, #64	; 0x40
 8007d2a:	d107      	bne.n	8007d3c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f7ff ff7d 	bl	8007c34 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007d3a:	e03b      	b.n	8007db4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f7ff ff35 	bl	8007bb4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007d4a:	e033      	b.n	8007db4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8007d4c:	7bfb      	ldrb	r3, [r7, #15]
 8007d4e:	2b21      	cmp	r3, #33	; 0x21
 8007d50:	d005      	beq.n	8007d5e <I2C_MasterTransmit_TXE+0xda>
 8007d52:	7bbb      	ldrb	r3, [r7, #14]
 8007d54:	2b40      	cmp	r3, #64	; 0x40
 8007d56:	d12d      	bne.n	8007db4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8007d58:	7bfb      	ldrb	r3, [r7, #15]
 8007d5a:	2b22      	cmp	r3, #34	; 0x22
 8007d5c:	d12a      	bne.n	8007db4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d108      	bne.n	8007d7a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	685a      	ldr	r2, [r3, #4]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d76:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007d78:	e01c      	b.n	8007db4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	2b40      	cmp	r3, #64	; 0x40
 8007d84:	d103      	bne.n	8007d8e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 f880 	bl	8007e8c <I2C_MemoryTransmit_TXE_BTF>
}
 8007d8c:	e012      	b.n	8007db4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d92:	781a      	ldrb	r2, [r3, #0]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9e:	1c5a      	adds	r2, r3, #1
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007da8:	b29b      	uxth	r3, r3
 8007daa:	3b01      	subs	r3, #1
 8007dac:	b29a      	uxth	r2, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007db2:	e7ff      	b.n	8007db4 <I2C_MasterTransmit_TXE+0x130>
 8007db4:	bf00      	nop
 8007db6:	3710      	adds	r7, #16
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}

08007dbc <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b084      	sub	sp, #16
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dc8:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dd0:	b2db      	uxtb	r3, r3
 8007dd2:	2b21      	cmp	r3, #33	; 0x21
 8007dd4:	d156      	bne.n	8007e84 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d012      	beq.n	8007e06 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de4:	781a      	ldrb	r2, [r3, #0]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df0:	1c5a      	adds	r2, r3, #1
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	3b01      	subs	r3, #1
 8007dfe:	b29a      	uxth	r2, r3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8007e04:	e03e      	b.n	8007e84 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2b08      	cmp	r3, #8
 8007e0a:	d01d      	beq.n	8007e48 <I2C_MasterTransmit_BTF+0x8c>
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2b20      	cmp	r3, #32
 8007e10:	d01a      	beq.n	8007e48 <I2C_MasterTransmit_BTF+0x8c>
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007e18:	d016      	beq.n	8007e48 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	685a      	ldr	r2, [r3, #4]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007e28:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2211      	movs	r2, #17
 8007e2e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2200      	movs	r2, #0
 8007e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2220      	movs	r2, #32
 8007e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f7ff feb7 	bl	8007bb4 <HAL_I2C_MasterTxCpltCallback>
}
 8007e46:	e01d      	b.n	8007e84 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	685a      	ldr	r2, [r3, #4]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007e56:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e66:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2220      	movs	r2, #32
 8007e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f7ff fe98 	bl	8007bb4 <HAL_I2C_MasterTxCpltCallback>
}
 8007e84:	bf00      	nop
 8007e86:	3710      	adds	r7, #16
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}

08007e8c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b084      	sub	sp, #16
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e9a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d11d      	bne.n	8007ee0 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d10b      	bne.n	8007ec4 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007eb0:	b2da      	uxtb	r2, r3
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ebc:	1c9a      	adds	r2, r3, #2
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8007ec2:	e06e      	b.n	8007fa2 <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	121b      	asrs	r3, r3, #8
 8007ecc:	b2da      	uxtb	r2, r3
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ed8:	1c5a      	adds	r2, r3, #1
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007ede:	e060      	b.n	8007fa2 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	d10b      	bne.n	8007f00 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007eec:	b2da      	uxtb	r2, r3
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ef8:	1c5a      	adds	r2, r3, #1
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007efe:	e050      	b.n	8007fa2 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f04:	2b02      	cmp	r3, #2
 8007f06:	d14c      	bne.n	8007fa2 <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8007f08:	7bfb      	ldrb	r3, [r7, #15]
 8007f0a:	2b22      	cmp	r3, #34	; 0x22
 8007f0c:	d108      	bne.n	8007f20 <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	681a      	ldr	r2, [r3, #0]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f1c:	601a      	str	r2, [r3, #0]
}
 8007f1e:	e040      	b.n	8007fa2 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d015      	beq.n	8007f56 <I2C_MemoryTransmit_TXE_BTF+0xca>
 8007f2a:	7bfb      	ldrb	r3, [r7, #15]
 8007f2c:	2b21      	cmp	r3, #33	; 0x21
 8007f2e:	d112      	bne.n	8007f56 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f34:	781a      	ldrb	r2, [r3, #0]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f40:	1c5a      	adds	r2, r3, #1
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	3b01      	subs	r3, #1
 8007f4e:	b29a      	uxth	r2, r3
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007f54:	e025      	b.n	8007fa2 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f5a:	b29b      	uxth	r3, r3
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d120      	bne.n	8007fa2 <I2C_MemoryTransmit_TXE_BTF+0x116>
 8007f60:	7bfb      	ldrb	r3, [r7, #15]
 8007f62:	2b21      	cmp	r3, #33	; 0x21
 8007f64:	d11d      	bne.n	8007fa2 <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	685a      	ldr	r2, [r3, #4]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007f74:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	681a      	ldr	r2, [r3, #0]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f84:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2220      	movs	r2, #32
 8007f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f7ff fe49 	bl	8007c34 <HAL_I2C_MemTxCpltCallback>
}
 8007fa2:	bf00      	nop
 8007fa4:	3710      	adds	r7, #16
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}

08007faa <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007faa:	b580      	push	{r7, lr}
 8007fac:	b084      	sub	sp, #16
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fb8:	b2db      	uxtb	r3, r3
 8007fba:	2b22      	cmp	r3, #34	; 0x22
 8007fbc:	f040 80a2 	bne.w	8008104 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2b03      	cmp	r3, #3
 8007fcc:	d921      	bls.n	8008012 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	691a      	ldr	r2, [r3, #16]
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fd8:	b2d2      	uxtb	r2, r2
 8007fda:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe0:	1c5a      	adds	r2, r3, #1
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	3b01      	subs	r3, #1
 8007fee:	b29a      	uxth	r2, r3
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	2b03      	cmp	r3, #3
 8007ffc:	f040 8082 	bne.w	8008104 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	685a      	ldr	r2, [r3, #4]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800800e:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8008010:	e078      	b.n	8008104 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008016:	2b02      	cmp	r3, #2
 8008018:	d074      	beq.n	8008104 <I2C_MasterReceive_RXNE+0x15a>
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	2b01      	cmp	r3, #1
 800801e:	d002      	beq.n	8008026 <I2C_MasterReceive_RXNE+0x7c>
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d16e      	bne.n	8008104 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f001 fa06 	bl	8009438 <I2C_WaitOnSTOPRequestThroughIT>
 800802c:	4603      	mov	r3, r0
 800802e:	2b00      	cmp	r3, #0
 8008030:	d142      	bne.n	80080b8 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	681a      	ldr	r2, [r3, #0]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008040:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	685a      	ldr	r2, [r3, #4]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008050:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	691a      	ldr	r2, [r3, #16]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800805c:	b2d2      	uxtb	r2, r2
 800805e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008064:	1c5a      	adds	r2, r3, #1
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800806e:	b29b      	uxth	r3, r3
 8008070:	3b01      	subs	r3, #1
 8008072:	b29a      	uxth	r2, r3
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2220      	movs	r2, #32
 800807c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008086:	b2db      	uxtb	r3, r3
 8008088:	2b40      	cmp	r3, #64	; 0x40
 800808a:	d10a      	bne.n	80080a2 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2200      	movs	r2, #0
 8008090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2200      	movs	r2, #0
 8008098:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f7ff fdd4 	bl	8007c48 <HAL_I2C_MemRxCpltCallback>
}
 80080a0:	e030      	b.n	8008104 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2200      	movs	r2, #0
 80080a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2212      	movs	r2, #18
 80080ae:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f7ff fd89 	bl	8007bc8 <HAL_I2C_MasterRxCpltCallback>
}
 80080b6:	e025      	b.n	8008104 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	685a      	ldr	r2, [r3, #4]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80080c6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	691a      	ldr	r2, [r3, #16]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d2:	b2d2      	uxtb	r2, r2
 80080d4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080da:	1c5a      	adds	r2, r3, #1
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080e4:	b29b      	uxth	r3, r3
 80080e6:	3b01      	subs	r3, #1
 80080e8:	b29a      	uxth	r2, r3
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2220      	movs	r2, #32
 80080f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f7ff fdac 	bl	8007c5c <HAL_I2C_ErrorCallback>
}
 8008104:	bf00      	nop
 8008106:	3710      	adds	r7, #16
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008118:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800811e:	b29b      	uxth	r3, r3
 8008120:	2b04      	cmp	r3, #4
 8008122:	d11b      	bne.n	800815c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	685a      	ldr	r2, [r3, #4]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008132:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	691a      	ldr	r2, [r3, #16]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800813e:	b2d2      	uxtb	r2, r2
 8008140:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008146:	1c5a      	adds	r2, r3, #1
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008150:	b29b      	uxth	r3, r3
 8008152:	3b01      	subs	r3, #1
 8008154:	b29a      	uxth	r2, r3
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800815a:	e0bd      	b.n	80082d8 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008160:	b29b      	uxth	r3, r3
 8008162:	2b03      	cmp	r3, #3
 8008164:	d129      	bne.n	80081ba <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	685a      	ldr	r2, [r3, #4]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008174:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2b04      	cmp	r3, #4
 800817a:	d00a      	beq.n	8008192 <I2C_MasterReceive_BTF+0x86>
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2b02      	cmp	r3, #2
 8008180:	d007      	beq.n	8008192 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	681a      	ldr	r2, [r3, #0]
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008190:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	691a      	ldr	r2, [r3, #16]
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800819c:	b2d2      	uxtb	r2, r2
 800819e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081a4:	1c5a      	adds	r2, r3, #1
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	3b01      	subs	r3, #1
 80081b2:	b29a      	uxth	r2, r3
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80081b8:	e08e      	b.n	80082d8 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081be:	b29b      	uxth	r3, r3
 80081c0:	2b02      	cmp	r3, #2
 80081c2:	d176      	bne.n	80082b2 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	d002      	beq.n	80081d0 <I2C_MasterReceive_BTF+0xc4>
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2b10      	cmp	r3, #16
 80081ce:	d108      	bne.n	80081e2 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	681a      	ldr	r2, [r3, #0]
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80081de:	601a      	str	r2, [r3, #0]
 80081e0:	e019      	b.n	8008216 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2b04      	cmp	r3, #4
 80081e6:	d002      	beq.n	80081ee <I2C_MasterReceive_BTF+0xe2>
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2b02      	cmp	r3, #2
 80081ec:	d108      	bne.n	8008200 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	681a      	ldr	r2, [r3, #0]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80081fc:	601a      	str	r2, [r3, #0]
 80081fe:	e00a      	b.n	8008216 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2b10      	cmp	r3, #16
 8008204:	d007      	beq.n	8008216 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	681a      	ldr	r2, [r3, #0]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008214:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	691a      	ldr	r2, [r3, #16]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008220:	b2d2      	uxtb	r2, r2
 8008222:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008228:	1c5a      	adds	r2, r3, #1
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008232:	b29b      	uxth	r3, r3
 8008234:	3b01      	subs	r3, #1
 8008236:	b29a      	uxth	r2, r3
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	691a      	ldr	r2, [r3, #16]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008246:	b2d2      	uxtb	r2, r2
 8008248:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800824e:	1c5a      	adds	r2, r3, #1
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008258:	b29b      	uxth	r3, r3
 800825a:	3b01      	subs	r3, #1
 800825c:	b29a      	uxth	r2, r3
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	685a      	ldr	r2, [r3, #4]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8008270:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2220      	movs	r2, #32
 8008276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008280:	b2db      	uxtb	r3, r3
 8008282:	2b40      	cmp	r3, #64	; 0x40
 8008284:	d10a      	bne.n	800829c <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2200      	movs	r2, #0
 800828a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2200      	movs	r2, #0
 8008292:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f7ff fcd7 	bl	8007c48 <HAL_I2C_MemRxCpltCallback>
}
 800829a:	e01d      	b.n	80082d8 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2200      	movs	r2, #0
 80082a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2212      	movs	r2, #18
 80082a8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f7ff fc8c 	bl	8007bc8 <HAL_I2C_MasterRxCpltCallback>
}
 80082b0:	e012      	b.n	80082d8 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	691a      	ldr	r2, [r3, #16]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082bc:	b2d2      	uxtb	r2, r2
 80082be:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082c4:	1c5a      	adds	r2, r3, #1
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082ce:	b29b      	uxth	r3, r3
 80082d0:	3b01      	subs	r3, #1
 80082d2:	b29a      	uxth	r2, r3
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80082d8:	bf00      	nop
 80082da:	3710      	adds	r7, #16
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	2b40      	cmp	r3, #64	; 0x40
 80082f2:	d117      	bne.n	8008324 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d109      	bne.n	8008310 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008300:	b2db      	uxtb	r3, r3
 8008302:	461a      	mov	r2, r3
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800830c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800830e:	e067      	b.n	80083e0 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008314:	b2db      	uxtb	r3, r3
 8008316:	f043 0301 	orr.w	r3, r3, #1
 800831a:	b2da      	uxtb	r2, r3
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	611a      	str	r2, [r3, #16]
}
 8008322:	e05d      	b.n	80083e0 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	691b      	ldr	r3, [r3, #16]
 8008328:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800832c:	d133      	bne.n	8008396 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008334:	b2db      	uxtb	r3, r3
 8008336:	2b21      	cmp	r3, #33	; 0x21
 8008338:	d109      	bne.n	800834e <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800833e:	b2db      	uxtb	r3, r3
 8008340:	461a      	mov	r2, r3
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800834a:	611a      	str	r2, [r3, #16]
 800834c:	e008      	b.n	8008360 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008352:	b2db      	uxtb	r3, r3
 8008354:	f043 0301 	orr.w	r3, r3, #1
 8008358:	b2da      	uxtb	r2, r3
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008364:	2b00      	cmp	r3, #0
 8008366:	d004      	beq.n	8008372 <I2C_Master_SB+0x92>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800836c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800836e:	2b00      	cmp	r3, #0
 8008370:	d108      	bne.n	8008384 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008376:	2b00      	cmp	r3, #0
 8008378:	d032      	beq.n	80083e0 <I2C_Master_SB+0x100>
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800837e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008380:	2b00      	cmp	r3, #0
 8008382:	d02d      	beq.n	80083e0 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	685a      	ldr	r2, [r3, #4]
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008392:	605a      	str	r2, [r3, #4]
}
 8008394:	e024      	b.n	80083e0 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800839a:	2b00      	cmp	r3, #0
 800839c:	d10e      	bne.n	80083bc <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	11db      	asrs	r3, r3, #7
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	f003 0306 	and.w	r3, r3, #6
 80083ac:	b2db      	uxtb	r3, r3
 80083ae:	f063 030f 	orn	r3, r3, #15
 80083b2:	b2da      	uxtb	r2, r3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	611a      	str	r2, [r3, #16]
}
 80083ba:	e011      	b.n	80083e0 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	d10d      	bne.n	80083e0 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083c8:	b29b      	uxth	r3, r3
 80083ca:	11db      	asrs	r3, r3, #7
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	f003 0306 	and.w	r3, r3, #6
 80083d2:	b2db      	uxtb	r3, r3
 80083d4:	f063 030e 	orn	r3, r3, #14
 80083d8:	b2da      	uxtb	r2, r3
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	611a      	str	r2, [r3, #16]
}
 80083e0:	bf00      	nop
 80083e2:	370c      	adds	r7, #12
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr

080083ec <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083f8:	b2da      	uxtb	r2, r3
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008404:	2b00      	cmp	r3, #0
 8008406:	d103      	bne.n	8008410 <I2C_Master_ADD10+0x24>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800840c:	2b00      	cmp	r3, #0
 800840e:	d011      	beq.n	8008434 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008416:	2b00      	cmp	r3, #0
 8008418:	d104      	bne.n	8008424 <I2C_Master_ADD10+0x38>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800841e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008420:	2b00      	cmp	r3, #0
 8008422:	d007      	beq.n	8008434 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	685a      	ldr	r2, [r3, #4]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008432:	605a      	str	r2, [r3, #4]
    }
  }
}
 8008434:	bf00      	nop
 8008436:	370c      	adds	r7, #12
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr

08008440 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8008440:	b480      	push	{r7}
 8008442:	b091      	sub	sp, #68	; 0x44
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800844e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008456:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800845c:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008464:	b2db      	uxtb	r3, r3
 8008466:	2b22      	cmp	r3, #34	; 0x22
 8008468:	f040 8169 	bne.w	800873e <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008470:	2b00      	cmp	r3, #0
 8008472:	d10f      	bne.n	8008494 <I2C_Master_ADDR+0x54>
 8008474:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008478:	2b40      	cmp	r3, #64	; 0x40
 800847a:	d10b      	bne.n	8008494 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800847c:	2300      	movs	r3, #0
 800847e:	633b      	str	r3, [r7, #48]	; 0x30
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	695b      	ldr	r3, [r3, #20]
 8008486:	633b      	str	r3, [r7, #48]	; 0x30
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	699b      	ldr	r3, [r3, #24]
 800848e:	633b      	str	r3, [r7, #48]	; 0x30
 8008490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008492:	e160      	b.n	8008756 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008498:	2b00      	cmp	r3, #0
 800849a:	d11d      	bne.n	80084d8 <I2C_Master_ADDR+0x98>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	691b      	ldr	r3, [r3, #16]
 80084a0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80084a4:	d118      	bne.n	80084d8 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80084a6:	2300      	movs	r3, #0
 80084a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	695b      	ldr	r3, [r3, #20]
 80084b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	699b      	ldr	r3, [r3, #24]
 80084b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	681a      	ldr	r2, [r3, #0]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80084ca:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084d0:	1c5a      	adds	r2, r3, #1
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	651a      	str	r2, [r3, #80]	; 0x50
 80084d6:	e13e      	b.n	8008756 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084dc:	b29b      	uxth	r3, r3
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d113      	bne.n	800850a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80084e2:	2300      	movs	r3, #0
 80084e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	695b      	ldr	r3, [r3, #20]
 80084ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	699b      	ldr	r3, [r3, #24]
 80084f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80084f6:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	681a      	ldr	r2, [r3, #0]
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008506:	601a      	str	r2, [r3, #0]
 8008508:	e115      	b.n	8008736 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800850e:	b29b      	uxth	r3, r3
 8008510:	2b01      	cmp	r3, #1
 8008512:	f040 808a 	bne.w	800862a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8008516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008518:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800851c:	d137      	bne.n	800858e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	681a      	ldr	r2, [r3, #0]
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800852c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008538:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800853c:	d113      	bne.n	8008566 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800854c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800854e:	2300      	movs	r3, #0
 8008550:	627b      	str	r3, [r7, #36]	; 0x24
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	695b      	ldr	r3, [r3, #20]
 8008558:	627b      	str	r3, [r7, #36]	; 0x24
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	699b      	ldr	r3, [r3, #24]
 8008560:	627b      	str	r3, [r7, #36]	; 0x24
 8008562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008564:	e0e7      	b.n	8008736 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008566:	2300      	movs	r3, #0
 8008568:	623b      	str	r3, [r7, #32]
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	695b      	ldr	r3, [r3, #20]
 8008570:	623b      	str	r3, [r7, #32]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	699b      	ldr	r3, [r3, #24]
 8008578:	623b      	str	r3, [r7, #32]
 800857a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800858a:	601a      	str	r2, [r3, #0]
 800858c:	e0d3      	b.n	8008736 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800858e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008590:	2b08      	cmp	r3, #8
 8008592:	d02e      	beq.n	80085f2 <I2C_Master_ADDR+0x1b2>
 8008594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008596:	2b20      	cmp	r3, #32
 8008598:	d02b      	beq.n	80085f2 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800859a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800859c:	2b12      	cmp	r3, #18
 800859e:	d102      	bne.n	80085a6 <I2C_Master_ADDR+0x166>
 80085a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085a2:	2b01      	cmp	r3, #1
 80085a4:	d125      	bne.n	80085f2 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80085a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085a8:	2b04      	cmp	r3, #4
 80085aa:	d00e      	beq.n	80085ca <I2C_Master_ADDR+0x18a>
 80085ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085ae:	2b02      	cmp	r3, #2
 80085b0:	d00b      	beq.n	80085ca <I2C_Master_ADDR+0x18a>
 80085b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085b4:	2b10      	cmp	r3, #16
 80085b6:	d008      	beq.n	80085ca <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085c6:	601a      	str	r2, [r3, #0]
 80085c8:	e007      	b.n	80085da <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80085d8:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80085da:	2300      	movs	r3, #0
 80085dc:	61fb      	str	r3, [r7, #28]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	695b      	ldr	r3, [r3, #20]
 80085e4:	61fb      	str	r3, [r7, #28]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	699b      	ldr	r3, [r3, #24]
 80085ec:	61fb      	str	r3, [r7, #28]
 80085ee:	69fb      	ldr	r3, [r7, #28]
 80085f0:	e0a1      	b.n	8008736 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008600:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008602:	2300      	movs	r3, #0
 8008604:	61bb      	str	r3, [r7, #24]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	695b      	ldr	r3, [r3, #20]
 800860c:	61bb      	str	r3, [r7, #24]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	699b      	ldr	r3, [r3, #24]
 8008614:	61bb      	str	r3, [r7, #24]
 8008616:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	681a      	ldr	r2, [r3, #0]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008626:	601a      	str	r2, [r3, #0]
 8008628:	e085      	b.n	8008736 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800862e:	b29b      	uxth	r3, r3
 8008630:	2b02      	cmp	r3, #2
 8008632:	d14d      	bne.n	80086d0 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008636:	2b04      	cmp	r3, #4
 8008638:	d016      	beq.n	8008668 <I2C_Master_ADDR+0x228>
 800863a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800863c:	2b02      	cmp	r3, #2
 800863e:	d013      	beq.n	8008668 <I2C_Master_ADDR+0x228>
 8008640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008642:	2b10      	cmp	r3, #16
 8008644:	d010      	beq.n	8008668 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008654:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008664:	601a      	str	r2, [r3, #0]
 8008666:	e007      	b.n	8008678 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	681a      	ldr	r2, [r3, #0]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008676:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008682:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008686:	d117      	bne.n	80086b8 <I2C_Master_ADDR+0x278>
 8008688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800868a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800868e:	d00b      	beq.n	80086a8 <I2C_Master_ADDR+0x268>
 8008690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008692:	2b01      	cmp	r3, #1
 8008694:	d008      	beq.n	80086a8 <I2C_Master_ADDR+0x268>
 8008696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008698:	2b08      	cmp	r3, #8
 800869a:	d005      	beq.n	80086a8 <I2C_Master_ADDR+0x268>
 800869c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800869e:	2b10      	cmp	r3, #16
 80086a0:	d002      	beq.n	80086a8 <I2C_Master_ADDR+0x268>
 80086a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086a4:	2b20      	cmp	r3, #32
 80086a6:	d107      	bne.n	80086b8 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	685a      	ldr	r2, [r3, #4]
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80086b6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80086b8:	2300      	movs	r3, #0
 80086ba:	617b      	str	r3, [r7, #20]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	695b      	ldr	r3, [r3, #20]
 80086c2:	617b      	str	r3, [r7, #20]
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	699b      	ldr	r3, [r3, #24]
 80086ca:	617b      	str	r3, [r7, #20]
 80086cc:	697b      	ldr	r3, [r7, #20]
 80086ce:	e032      	b.n	8008736 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	681a      	ldr	r2, [r3, #0]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80086de:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80086ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086ee:	d117      	bne.n	8008720 <I2C_Master_ADDR+0x2e0>
 80086f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086f2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80086f6:	d00b      	beq.n	8008710 <I2C_Master_ADDR+0x2d0>
 80086f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	d008      	beq.n	8008710 <I2C_Master_ADDR+0x2d0>
 80086fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008700:	2b08      	cmp	r3, #8
 8008702:	d005      	beq.n	8008710 <I2C_Master_ADDR+0x2d0>
 8008704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008706:	2b10      	cmp	r3, #16
 8008708:	d002      	beq.n	8008710 <I2C_Master_ADDR+0x2d0>
 800870a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800870c:	2b20      	cmp	r3, #32
 800870e:	d107      	bne.n	8008720 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	685a      	ldr	r2, [r3, #4]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800871e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008720:	2300      	movs	r3, #0
 8008722:	613b      	str	r3, [r7, #16]
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	695b      	ldr	r3, [r3, #20]
 800872a:	613b      	str	r3, [r7, #16]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	699b      	ldr	r3, [r3, #24]
 8008732:	613b      	str	r3, [r7, #16]
 8008734:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2200      	movs	r2, #0
 800873a:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800873c:	e00b      	b.n	8008756 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800873e:	2300      	movs	r3, #0
 8008740:	60fb      	str	r3, [r7, #12]
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	695b      	ldr	r3, [r3, #20]
 8008748:	60fb      	str	r3, [r7, #12]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	699b      	ldr	r3, [r3, #24]
 8008750:	60fb      	str	r3, [r7, #12]
 8008752:	68fb      	ldr	r3, [r7, #12]
}
 8008754:	e7ff      	b.n	8008756 <I2C_Master_ADDR+0x316>
 8008756:	bf00      	nop
 8008758:	3744      	adds	r7, #68	; 0x44
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr

08008762 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8008762:	b580      	push	{r7, lr}
 8008764:	b084      	sub	sp, #16
 8008766:	af00      	add	r7, sp, #0
 8008768:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008770:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008776:	b29b      	uxth	r3, r3
 8008778:	2b00      	cmp	r3, #0
 800877a:	d02b      	beq.n	80087d4 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008780:	781a      	ldrb	r2, [r3, #0]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800878c:	1c5a      	adds	r2, r3, #1
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008796:	b29b      	uxth	r3, r3
 8008798:	3b01      	subs	r3, #1
 800879a:	b29a      	uxth	r2, r3
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087a4:	b29b      	uxth	r3, r3
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d114      	bne.n	80087d4 <I2C_SlaveTransmit_TXE+0x72>
 80087aa:	7bfb      	ldrb	r3, [r7, #15]
 80087ac:	2b29      	cmp	r3, #41	; 0x29
 80087ae:	d111      	bne.n	80087d4 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	685a      	ldr	r2, [r3, #4]
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80087be:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2221      	movs	r2, #33	; 0x21
 80087c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2228      	movs	r2, #40	; 0x28
 80087ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f7ff fa04 	bl	8007bdc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80087d4:	bf00      	nop
 80087d6:	3710      	adds	r7, #16
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}

080087dc <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80087dc:	b480      	push	{r7}
 80087de:	b083      	sub	sp, #12
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087e8:	b29b      	uxth	r3, r3
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d011      	beq.n	8008812 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087f2:	781a      	ldrb	r2, [r3, #0]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087fe:	1c5a      	adds	r2, r3, #1
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008808:	b29b      	uxth	r3, r3
 800880a:	3b01      	subs	r3, #1
 800880c:	b29a      	uxth	r2, r3
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8008812:	bf00      	nop
 8008814:	370c      	adds	r7, #12
 8008816:	46bd      	mov	sp, r7
 8008818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881c:	4770      	bx	lr

0800881e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800881e:	b580      	push	{r7, lr}
 8008820:	b084      	sub	sp, #16
 8008822:	af00      	add	r7, sp, #0
 8008824:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800882c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008832:	b29b      	uxth	r3, r3
 8008834:	2b00      	cmp	r3, #0
 8008836:	d02c      	beq.n	8008892 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	691a      	ldr	r2, [r3, #16]
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008842:	b2d2      	uxtb	r2, r2
 8008844:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800884a:	1c5a      	adds	r2, r3, #1
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008854:	b29b      	uxth	r3, r3
 8008856:	3b01      	subs	r3, #1
 8008858:	b29a      	uxth	r2, r3
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008862:	b29b      	uxth	r3, r3
 8008864:	2b00      	cmp	r3, #0
 8008866:	d114      	bne.n	8008892 <I2C_SlaveReceive_RXNE+0x74>
 8008868:	7bfb      	ldrb	r3, [r7, #15]
 800886a:	2b2a      	cmp	r3, #42	; 0x2a
 800886c:	d111      	bne.n	8008892 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	685a      	ldr	r2, [r3, #4]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800887c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2222      	movs	r2, #34	; 0x22
 8008882:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2228      	movs	r2, #40	; 0x28
 8008888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	f7ff f9af 	bl	8007bf0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8008892:	bf00      	nop
 8008894:	3710      	adds	r7, #16
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}

0800889a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800889a:	b480      	push	{r7}
 800889c:	b083      	sub	sp, #12
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088a6:	b29b      	uxth	r3, r3
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d012      	beq.n	80088d2 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	691a      	ldr	r2, [r3, #16]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088b6:	b2d2      	uxtb	r2, r2
 80088b8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088be:	1c5a      	adds	r2, r3, #1
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	3b01      	subs	r3, #1
 80088cc:	b29a      	uxth	r2, r3
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80088d2:	bf00      	nop
 80088d4:	370c      	adds	r7, #12
 80088d6:	46bd      	mov	sp, r7
 80088d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088dc:	4770      	bx	lr

080088de <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80088de:	b580      	push	{r7, lr}
 80088e0:	b084      	sub	sp, #16
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
 80088e6:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80088e8:	2300      	movs	r3, #0
 80088ea:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088f2:	b2db      	uxtb	r3, r3
 80088f4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80088f8:	2b28      	cmp	r3, #40	; 0x28
 80088fa:	d127      	bne.n	800894c <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	685a      	ldr	r2, [r3, #4]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800890a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	089b      	lsrs	r3, r3, #2
 8008910:	f003 0301 	and.w	r3, r3, #1
 8008914:	2b00      	cmp	r3, #0
 8008916:	d101      	bne.n	800891c <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8008918:	2301      	movs	r3, #1
 800891a:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	09db      	lsrs	r3, r3, #7
 8008920:	f003 0301 	and.w	r3, r3, #1
 8008924:	2b00      	cmp	r3, #0
 8008926:	d103      	bne.n	8008930 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	68db      	ldr	r3, [r3, #12]
 800892c:	81bb      	strh	r3, [r7, #12]
 800892e:	e002      	b.n	8008936 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	699b      	ldr	r3, [r3, #24]
 8008934:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2200      	movs	r2, #0
 800893a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800893e:	89ba      	ldrh	r2, [r7, #12]
 8008940:	7bfb      	ldrb	r3, [r7, #15]
 8008942:	4619      	mov	r1, r3
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f7ff f95d 	bl	8007c04 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800894a:	e008      	b.n	800895e <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f06f 0202 	mvn.w	r2, #2
 8008954:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2200      	movs	r2, #0
 800895a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800895e:	bf00      	nop
 8008960:	3710      	adds	r7, #16
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
	...

08008968 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b084      	sub	sp, #16
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008976:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	685a      	ldr	r2, [r3, #4]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008986:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8008988:	2300      	movs	r3, #0
 800898a:	60bb      	str	r3, [r7, #8]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	695b      	ldr	r3, [r3, #20]
 8008992:	60bb      	str	r3, [r7, #8]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	681a      	ldr	r2, [r3, #0]
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f042 0201 	orr.w	r2, r2, #1
 80089a2:	601a      	str	r2, [r3, #0]
 80089a4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	681a      	ldr	r2, [r3, #0]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089b4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80089c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80089c4:	d172      	bne.n	8008aac <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80089c6:	7bfb      	ldrb	r3, [r7, #15]
 80089c8:	2b22      	cmp	r3, #34	; 0x22
 80089ca:	d002      	beq.n	80089d2 <I2C_Slave_STOPF+0x6a>
 80089cc:	7bfb      	ldrb	r3, [r7, #15]
 80089ce:	2b2a      	cmp	r3, #42	; 0x2a
 80089d0:	d135      	bne.n	8008a3e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	685b      	ldr	r3, [r3, #4]
 80089da:	b29a      	uxth	r2, r3
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d005      	beq.n	80089f6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089ee:	f043 0204 	orr.w	r2, r3, #4
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	685a      	ldr	r2, [r3, #4]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008a04:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	f7fe fa8c 	bl	8006f28 <HAL_DMA_GetState>
 8008a10:	4603      	mov	r3, r0
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	d049      	beq.n	8008aaa <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a1a:	4a69      	ldr	r2, [pc, #420]	; (8008bc0 <I2C_Slave_STOPF+0x258>)
 8008a1c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a22:	4618      	mov	r0, r3
 8008a24:	f7fe fa5e 	bl	8006ee4 <HAL_DMA_Abort_IT>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d03d      	beq.n	8008aaa <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a34:	687a      	ldr	r2, [r7, #4]
 8008a36:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008a38:	4610      	mov	r0, r2
 8008a3a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008a3c:	e035      	b.n	8008aaa <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	b29a      	uxth	r2, r3
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d005      	beq.n	8008a62 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a5a:	f043 0204 	orr.w	r2, r3, #4
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	685a      	ldr	r2, [r3, #4]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008a70:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a76:	4618      	mov	r0, r3
 8008a78:	f7fe fa56 	bl	8006f28 <HAL_DMA_GetState>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	2b01      	cmp	r3, #1
 8008a80:	d014      	beq.n	8008aac <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a86:	4a4e      	ldr	r2, [pc, #312]	; (8008bc0 <I2C_Slave_STOPF+0x258>)
 8008a88:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f7fe fa28 	bl	8006ee4 <HAL_DMA_Abort_IT>
 8008a94:	4603      	mov	r3, r0
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d008      	beq.n	8008aac <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008aa4:	4610      	mov	r0, r2
 8008aa6:	4798      	blx	r3
 8008aa8:	e000      	b.n	8008aac <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008aaa:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d03e      	beq.n	8008b34 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	695b      	ldr	r3, [r3, #20]
 8008abc:	f003 0304 	and.w	r3, r3, #4
 8008ac0:	2b04      	cmp	r3, #4
 8008ac2:	d112      	bne.n	8008aea <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	691a      	ldr	r2, [r3, #16]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ace:	b2d2      	uxtb	r2, r2
 8008ad0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ad6:	1c5a      	adds	r2, r3, #1
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ae0:	b29b      	uxth	r3, r3
 8008ae2:	3b01      	subs	r3, #1
 8008ae4:	b29a      	uxth	r2, r3
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	695b      	ldr	r3, [r3, #20]
 8008af0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008af4:	2b40      	cmp	r3, #64	; 0x40
 8008af6:	d112      	bne.n	8008b1e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	691a      	ldr	r2, [r3, #16]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b02:	b2d2      	uxtb	r2, r2
 8008b04:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b0a:	1c5a      	adds	r2, r3, #1
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b14:	b29b      	uxth	r3, r3
 8008b16:	3b01      	subs	r3, #1
 8008b18:	b29a      	uxth	r2, r3
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b22:	b29b      	uxth	r3, r3
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d005      	beq.n	8008b34 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b2c:	f043 0204 	orr.w	r2, r3, #4
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d003      	beq.n	8008b44 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f000 f8b3 	bl	8008ca8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8008b42:	e039      	b.n	8008bb8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008b44:	7bfb      	ldrb	r3, [r7, #15]
 8008b46:	2b2a      	cmp	r3, #42	; 0x2a
 8008b48:	d109      	bne.n	8008b5e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2228      	movs	r2, #40	; 0x28
 8008b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f7ff f849 	bl	8007bf0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b64:	b2db      	uxtb	r3, r3
 8008b66:	2b28      	cmp	r3, #40	; 0x28
 8008b68:	d111      	bne.n	8008b8e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	4a15      	ldr	r2, [pc, #84]	; (8008bc4 <I2C_Slave_STOPF+0x25c>)
 8008b6e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2200      	movs	r2, #0
 8008b74:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2220      	movs	r2, #32
 8008b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2200      	movs	r2, #0
 8008b82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f7ff f84a 	bl	8007c20 <HAL_I2C_ListenCpltCallback>
}
 8008b8c:	e014      	b.n	8008bb8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b92:	2b22      	cmp	r3, #34	; 0x22
 8008b94:	d002      	beq.n	8008b9c <I2C_Slave_STOPF+0x234>
 8008b96:	7bfb      	ldrb	r3, [r7, #15]
 8008b98:	2b22      	cmp	r3, #34	; 0x22
 8008b9a:	d10d      	bne.n	8008bb8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2220      	movs	r2, #32
 8008ba6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2200      	movs	r2, #0
 8008bae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f7ff f81c 	bl	8007bf0 <HAL_I2C_SlaveRxCpltCallback>
}
 8008bb8:	bf00      	nop
 8008bba:	3710      	adds	r7, #16
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}
 8008bc0:	08009039 	.word	0x08009039
 8008bc4:	ffff0000 	.word	0xffff0000

08008bc8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b084      	sub	sp, #16
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bd6:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bdc:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	2b08      	cmp	r3, #8
 8008be2:	d002      	beq.n	8008bea <I2C_Slave_AF+0x22>
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	2b20      	cmp	r3, #32
 8008be8:	d129      	bne.n	8008c3e <I2C_Slave_AF+0x76>
 8008bea:	7bfb      	ldrb	r3, [r7, #15]
 8008bec:	2b28      	cmp	r3, #40	; 0x28
 8008bee:	d126      	bne.n	8008c3e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	4a2c      	ldr	r2, [pc, #176]	; (8008ca4 <I2C_Slave_AF+0xdc>)
 8008bf4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	685a      	ldr	r2, [r3, #4]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008c04:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008c0e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	681a      	ldr	r2, [r3, #0]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c1e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2200      	movs	r2, #0
 8008c24:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2220      	movs	r2, #32
 8008c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2200      	movs	r2, #0
 8008c32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f7fe fff2 	bl	8007c20 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8008c3c:	e02e      	b.n	8008c9c <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8008c3e:	7bfb      	ldrb	r3, [r7, #15]
 8008c40:	2b21      	cmp	r3, #33	; 0x21
 8008c42:	d126      	bne.n	8008c92 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	4a17      	ldr	r2, [pc, #92]	; (8008ca4 <I2C_Slave_AF+0xdc>)
 8008c48:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2221      	movs	r2, #33	; 0x21
 8008c4e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2220      	movs	r2, #32
 8008c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	685a      	ldr	r2, [r3, #4]
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008c6e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008c78:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c88:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f7fe ffa6 	bl	8007bdc <HAL_I2C_SlaveTxCpltCallback>
}
 8008c90:	e004      	b.n	8008c9c <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008c9a:	615a      	str	r2, [r3, #20]
}
 8008c9c:	bf00      	nop
 8008c9e:	3710      	adds	r7, #16
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}
 8008ca4:	ffff0000 	.word	0xffff0000

08008ca8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b084      	sub	sp, #16
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cb6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008cbe:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008cc0:	7bbb      	ldrb	r3, [r7, #14]
 8008cc2:	2b10      	cmp	r3, #16
 8008cc4:	d002      	beq.n	8008ccc <I2C_ITError+0x24>
 8008cc6:	7bbb      	ldrb	r3, [r7, #14]
 8008cc8:	2b40      	cmp	r3, #64	; 0x40
 8008cca:	d10a      	bne.n	8008ce2 <I2C_ITError+0x3a>
 8008ccc:	7bfb      	ldrb	r3, [r7, #15]
 8008cce:	2b22      	cmp	r3, #34	; 0x22
 8008cd0:	d107      	bne.n	8008ce2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	681a      	ldr	r2, [r3, #0]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008ce0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008ce2:	7bfb      	ldrb	r3, [r7, #15]
 8008ce4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008ce8:	2b28      	cmp	r3, #40	; 0x28
 8008cea:	d107      	bne.n	8008cfc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2228      	movs	r2, #40	; 0x28
 8008cf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008cfa:	e015      	b.n	8008d28 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008d06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d0a:	d00a      	beq.n	8008d22 <I2C_ITError+0x7a>
 8008d0c:	7bfb      	ldrb	r3, [r7, #15]
 8008d0e:	2b60      	cmp	r3, #96	; 0x60
 8008d10:	d007      	beq.n	8008d22 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2220      	movs	r2, #32
 8008d16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2200      	movs	r2, #0
 8008d26:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	685b      	ldr	r3, [r3, #4]
 8008d2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008d32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d36:	d162      	bne.n	8008dfe <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	685a      	ldr	r2, [r3, #4]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008d46:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008d50:	b2db      	uxtb	r3, r3
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d020      	beq.n	8008d98 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d5a:	4a6a      	ldr	r2, [pc, #424]	; (8008f04 <I2C_ITError+0x25c>)
 8008d5c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d62:	4618      	mov	r0, r3
 8008d64:	f7fe f8be 	bl	8006ee4 <HAL_DMA_Abort_IT>
 8008d68:	4603      	mov	r3, r0
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	f000 8089 	beq.w	8008e82 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	681a      	ldr	r2, [r3, #0]
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f022 0201 	bic.w	r2, r2, #1
 8008d7e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2220      	movs	r2, #32
 8008d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d8e:	687a      	ldr	r2, [r7, #4]
 8008d90:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008d92:	4610      	mov	r0, r2
 8008d94:	4798      	blx	r3
 8008d96:	e074      	b.n	8008e82 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d9c:	4a59      	ldr	r2, [pc, #356]	; (8008f04 <I2C_ITError+0x25c>)
 8008d9e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008da4:	4618      	mov	r0, r3
 8008da6:	f7fe f89d 	bl	8006ee4 <HAL_DMA_Abort_IT>
 8008daa:	4603      	mov	r3, r0
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d068      	beq.n	8008e82 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	695b      	ldr	r3, [r3, #20]
 8008db6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dba:	2b40      	cmp	r3, #64	; 0x40
 8008dbc:	d10b      	bne.n	8008dd6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	691a      	ldr	r2, [r3, #16]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dc8:	b2d2      	uxtb	r2, r2
 8008dca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dd0:	1c5a      	adds	r2, r3, #1
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	681a      	ldr	r2, [r3, #0]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f022 0201 	bic.w	r2, r2, #1
 8008de4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2220      	movs	r2, #32
 8008dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008df2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008df4:	687a      	ldr	r2, [r7, #4]
 8008df6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008df8:	4610      	mov	r0, r2
 8008dfa:	4798      	blx	r3
 8008dfc:	e041      	b.n	8008e82 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e04:	b2db      	uxtb	r3, r3
 8008e06:	2b60      	cmp	r3, #96	; 0x60
 8008e08:	d125      	bne.n	8008e56 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2220      	movs	r2, #32
 8008e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	695b      	ldr	r3, [r3, #20]
 8008e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e22:	2b40      	cmp	r3, #64	; 0x40
 8008e24:	d10b      	bne.n	8008e3e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	691a      	ldr	r2, [r3, #16]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e30:	b2d2      	uxtb	r2, r2
 8008e32:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e38:	1c5a      	adds	r2, r3, #1
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	681a      	ldr	r2, [r3, #0]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f022 0201 	bic.w	r2, r2, #1
 8008e4c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f7fe ff0e 	bl	8007c70 <HAL_I2C_AbortCpltCallback>
 8008e54:	e015      	b.n	8008e82 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	695b      	ldr	r3, [r3, #20]
 8008e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e60:	2b40      	cmp	r3, #64	; 0x40
 8008e62:	d10b      	bne.n	8008e7c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	691a      	ldr	r2, [r3, #16]
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e6e:	b2d2      	uxtb	r2, r2
 8008e70:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e76:	1c5a      	adds	r2, r3, #1
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f7fe feed 	bl	8007c5c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e86:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	f003 0301 	and.w	r3, r3, #1
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d10e      	bne.n	8008eb0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d109      	bne.n	8008eb0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d104      	bne.n	8008eb0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d007      	beq.n	8008ec0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	685a      	ldr	r2, [r3, #4]
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008ebe:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ec6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ecc:	f003 0304 	and.w	r3, r3, #4
 8008ed0:	2b04      	cmp	r3, #4
 8008ed2:	d113      	bne.n	8008efc <I2C_ITError+0x254>
 8008ed4:	7bfb      	ldrb	r3, [r7, #15]
 8008ed6:	2b28      	cmp	r3, #40	; 0x28
 8008ed8:	d110      	bne.n	8008efc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	4a0a      	ldr	r2, [pc, #40]	; (8008f08 <I2C_ITError+0x260>)
 8008ede:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2220      	movs	r2, #32
 8008eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f7fe fe92 	bl	8007c20 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008efc:	bf00      	nop
 8008efe:	3710      	adds	r7, #16
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}
 8008f04:	08009039 	.word	0x08009039
 8008f08:	ffff0000 	.word	0xffff0000

08008f0c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b088      	sub	sp, #32
 8008f10:	af02      	add	r7, sp, #8
 8008f12:	60f8      	str	r0, [r7, #12]
 8008f14:	4608      	mov	r0, r1
 8008f16:	4611      	mov	r1, r2
 8008f18:	461a      	mov	r2, r3
 8008f1a:	4603      	mov	r3, r0
 8008f1c:	817b      	strh	r3, [r7, #10]
 8008f1e:	460b      	mov	r3, r1
 8008f20:	813b      	strh	r3, [r7, #8]
 8008f22:	4613      	mov	r3, r2
 8008f24:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	681a      	ldr	r2, [r3, #0]
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008f34:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f38:	9300      	str	r3, [sp, #0]
 8008f3a:	6a3b      	ldr	r3, [r7, #32]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008f42:	68f8      	ldr	r0, [r7, #12]
 8008f44:	f000 f920 	bl	8009188 <I2C_WaitOnFlagUntilTimeout>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d00d      	beq.n	8008f6a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f5c:	d103      	bne.n	8008f66 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f64:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008f66:	2303      	movs	r3, #3
 8008f68:	e05f      	b.n	800902a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008f6a:	897b      	ldrh	r3, [r7, #10]
 8008f6c:	b2db      	uxtb	r3, r3
 8008f6e:	461a      	mov	r2, r3
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008f78:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f7c:	6a3a      	ldr	r2, [r7, #32]
 8008f7e:	492d      	ldr	r1, [pc, #180]	; (8009034 <I2C_RequestMemoryWrite+0x128>)
 8008f80:	68f8      	ldr	r0, [r7, #12]
 8008f82:	f000 f958 	bl	8009236 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008f86:	4603      	mov	r3, r0
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d001      	beq.n	8008f90 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e04c      	b.n	800902a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f90:	2300      	movs	r3, #0
 8008f92:	617b      	str	r3, [r7, #20]
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	695b      	ldr	r3, [r3, #20]
 8008f9a:	617b      	str	r3, [r7, #20]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	699b      	ldr	r3, [r3, #24]
 8008fa2:	617b      	str	r3, [r7, #20]
 8008fa4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008fa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fa8:	6a39      	ldr	r1, [r7, #32]
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	f000 f9c2 	bl	8009334 <I2C_WaitOnTXEFlagUntilTimeout>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d00d      	beq.n	8008fd2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fba:	2b04      	cmp	r3, #4
 8008fbc:	d107      	bne.n	8008fce <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	681a      	ldr	r2, [r3, #0]
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008fcc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008fce:	2301      	movs	r3, #1
 8008fd0:	e02b      	b.n	800902a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008fd2:	88fb      	ldrh	r3, [r7, #6]
 8008fd4:	2b01      	cmp	r3, #1
 8008fd6:	d105      	bne.n	8008fe4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008fd8:	893b      	ldrh	r3, [r7, #8]
 8008fda:	b2da      	uxtb	r2, r3
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	611a      	str	r2, [r3, #16]
 8008fe2:	e021      	b.n	8009028 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008fe4:	893b      	ldrh	r3, [r7, #8]
 8008fe6:	0a1b      	lsrs	r3, r3, #8
 8008fe8:	b29b      	uxth	r3, r3
 8008fea:	b2da      	uxtb	r2, r3
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008ff2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ff4:	6a39      	ldr	r1, [r7, #32]
 8008ff6:	68f8      	ldr	r0, [r7, #12]
 8008ff8:	f000 f99c 	bl	8009334 <I2C_WaitOnTXEFlagUntilTimeout>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d00d      	beq.n	800901e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009006:	2b04      	cmp	r3, #4
 8009008:	d107      	bne.n	800901a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	681a      	ldr	r2, [r3, #0]
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009018:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800901a:	2301      	movs	r3, #1
 800901c:	e005      	b.n	800902a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800901e:	893b      	ldrh	r3, [r7, #8]
 8009020:	b2da      	uxtb	r2, r3
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009028:	2300      	movs	r3, #0
}
 800902a:	4618      	mov	r0, r3
 800902c:	3718      	adds	r7, #24
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}
 8009032:	bf00      	nop
 8009034:	00010002 	.word	0x00010002

08009038 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b086      	sub	sp, #24
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009040:	2300      	movs	r3, #0
 8009042:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009048:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009050:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8009052:	4b4b      	ldr	r3, [pc, #300]	; (8009180 <I2C_DMAAbort+0x148>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	08db      	lsrs	r3, r3, #3
 8009058:	4a4a      	ldr	r2, [pc, #296]	; (8009184 <I2C_DMAAbort+0x14c>)
 800905a:	fba2 2303 	umull	r2, r3, r2, r3
 800905e:	0a1a      	lsrs	r2, r3, #8
 8009060:	4613      	mov	r3, r2
 8009062:	009b      	lsls	r3, r3, #2
 8009064:	4413      	add	r3, r2
 8009066:	00da      	lsls	r2, r3, #3
 8009068:	1ad3      	subs	r3, r2, r3
 800906a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d106      	bne.n	8009080 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009072:	697b      	ldr	r3, [r7, #20]
 8009074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009076:	f043 0220 	orr.w	r2, r3, #32
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800907e:	e00a      	b.n	8009096 <I2C_DMAAbort+0x5e>
    }
    count--;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	3b01      	subs	r3, #1
 8009084:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009090:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009094:	d0ea      	beq.n	800906c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800909a:	2b00      	cmp	r3, #0
 800909c:	d003      	beq.n	80090a6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090a2:	2200      	movs	r2, #0
 80090a4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80090a6:	697b      	ldr	r3, [r7, #20]
 80090a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d003      	beq.n	80090b6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090b2:	2200      	movs	r2, #0
 80090b4:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	681a      	ldr	r2, [r3, #0]
 80090bc:	697b      	ldr	r3, [r7, #20]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80090c4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80090c6:	697b      	ldr	r3, [r7, #20]
 80090c8:	2200      	movs	r2, #0
 80090ca:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d003      	beq.n	80090dc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80090d4:	697b      	ldr	r3, [r7, #20]
 80090d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090d8:	2200      	movs	r2, #0
 80090da:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d003      	beq.n	80090ec <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090e8:	2200      	movs	r2, #0
 80090ea:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f022 0201 	bic.w	r2, r2, #1
 80090fa:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009102:	b2db      	uxtb	r3, r3
 8009104:	2b60      	cmp	r3, #96	; 0x60
 8009106:	d10e      	bne.n	8009126 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	2220      	movs	r2, #32
 800910c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	2200      	movs	r2, #0
 8009114:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8009118:	697b      	ldr	r3, [r7, #20]
 800911a:	2200      	movs	r2, #0
 800911c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800911e:	6978      	ldr	r0, [r7, #20]
 8009120:	f7fe fda6 	bl	8007c70 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009124:	e027      	b.n	8009176 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009126:	7cfb      	ldrb	r3, [r7, #19]
 8009128:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800912c:	2b28      	cmp	r3, #40	; 0x28
 800912e:	d117      	bne.n	8009160 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	681a      	ldr	r2, [r3, #0]
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f042 0201 	orr.w	r2, r2, #1
 800913e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	681a      	ldr	r2, [r3, #0]
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800914e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	2200      	movs	r2, #0
 8009154:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	2228      	movs	r2, #40	; 0x28
 800915a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800915e:	e007      	b.n	8009170 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8009160:	697b      	ldr	r3, [r7, #20]
 8009162:	2220      	movs	r2, #32
 8009164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	2200      	movs	r2, #0
 800916c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8009170:	6978      	ldr	r0, [r7, #20]
 8009172:	f7fe fd73 	bl	8007c5c <HAL_I2C_ErrorCallback>
}
 8009176:	bf00      	nop
 8009178:	3718      	adds	r7, #24
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}
 800917e:	bf00      	nop
 8009180:	200000d8 	.word	0x200000d8
 8009184:	14f8b589 	.word	0x14f8b589

08009188 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b084      	sub	sp, #16
 800918c:	af00      	add	r7, sp, #0
 800918e:	60f8      	str	r0, [r7, #12]
 8009190:	60b9      	str	r1, [r7, #8]
 8009192:	603b      	str	r3, [r7, #0]
 8009194:	4613      	mov	r3, r2
 8009196:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009198:	e025      	b.n	80091e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091a0:	d021      	beq.n	80091e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091a2:	f7fc f871 	bl	8005288 <HAL_GetTick>
 80091a6:	4602      	mov	r2, r0
 80091a8:	69bb      	ldr	r3, [r7, #24]
 80091aa:	1ad3      	subs	r3, r2, r3
 80091ac:	683a      	ldr	r2, [r7, #0]
 80091ae:	429a      	cmp	r2, r3
 80091b0:	d302      	bcc.n	80091b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d116      	bne.n	80091e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	2200      	movs	r2, #0
 80091bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	2220      	movs	r2, #32
 80091c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	2200      	movs	r2, #0
 80091ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091d2:	f043 0220 	orr.w	r2, r3, #32
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	2200      	movs	r2, #0
 80091de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80091e2:	2301      	movs	r3, #1
 80091e4:	e023      	b.n	800922e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	0c1b      	lsrs	r3, r3, #16
 80091ea:	b2db      	uxtb	r3, r3
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d10d      	bne.n	800920c <I2C_WaitOnFlagUntilTimeout+0x84>
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	695b      	ldr	r3, [r3, #20]
 80091f6:	43da      	mvns	r2, r3
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	4013      	ands	r3, r2
 80091fc:	b29b      	uxth	r3, r3
 80091fe:	2b00      	cmp	r3, #0
 8009200:	bf0c      	ite	eq
 8009202:	2301      	moveq	r3, #1
 8009204:	2300      	movne	r3, #0
 8009206:	b2db      	uxtb	r3, r3
 8009208:	461a      	mov	r2, r3
 800920a:	e00c      	b.n	8009226 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	699b      	ldr	r3, [r3, #24]
 8009212:	43da      	mvns	r2, r3
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	4013      	ands	r3, r2
 8009218:	b29b      	uxth	r3, r3
 800921a:	2b00      	cmp	r3, #0
 800921c:	bf0c      	ite	eq
 800921e:	2301      	moveq	r3, #1
 8009220:	2300      	movne	r3, #0
 8009222:	b2db      	uxtb	r3, r3
 8009224:	461a      	mov	r2, r3
 8009226:	79fb      	ldrb	r3, [r7, #7]
 8009228:	429a      	cmp	r2, r3
 800922a:	d0b6      	beq.n	800919a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800922c:	2300      	movs	r3, #0
}
 800922e:	4618      	mov	r0, r3
 8009230:	3710      	adds	r7, #16
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}

08009236 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009236:	b580      	push	{r7, lr}
 8009238:	b084      	sub	sp, #16
 800923a:	af00      	add	r7, sp, #0
 800923c:	60f8      	str	r0, [r7, #12]
 800923e:	60b9      	str	r1, [r7, #8]
 8009240:	607a      	str	r2, [r7, #4]
 8009242:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009244:	e051      	b.n	80092ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	695b      	ldr	r3, [r3, #20]
 800924c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009250:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009254:	d123      	bne.n	800929e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	681a      	ldr	r2, [r3, #0]
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009264:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800926e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	2200      	movs	r2, #0
 8009274:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	2220      	movs	r2, #32
 800927a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	2200      	movs	r2, #0
 8009282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800928a:	f043 0204 	orr.w	r2, r3, #4
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	2200      	movs	r2, #0
 8009296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800929a:	2301      	movs	r3, #1
 800929c:	e046      	b.n	800932c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092a4:	d021      	beq.n	80092ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092a6:	f7fb ffef 	bl	8005288 <HAL_GetTick>
 80092aa:	4602      	mov	r2, r0
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	1ad3      	subs	r3, r2, r3
 80092b0:	687a      	ldr	r2, [r7, #4]
 80092b2:	429a      	cmp	r2, r3
 80092b4:	d302      	bcc.n	80092bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d116      	bne.n	80092ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	2200      	movs	r2, #0
 80092c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	2220      	movs	r2, #32
 80092c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	2200      	movs	r2, #0
 80092ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092d6:	f043 0220 	orr.w	r2, r3, #32
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	2200      	movs	r2, #0
 80092e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80092e6:	2301      	movs	r3, #1
 80092e8:	e020      	b.n	800932c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	0c1b      	lsrs	r3, r3, #16
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	d10c      	bne.n	800930e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	695b      	ldr	r3, [r3, #20]
 80092fa:	43da      	mvns	r2, r3
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	4013      	ands	r3, r2
 8009300:	b29b      	uxth	r3, r3
 8009302:	2b00      	cmp	r3, #0
 8009304:	bf14      	ite	ne
 8009306:	2301      	movne	r3, #1
 8009308:	2300      	moveq	r3, #0
 800930a:	b2db      	uxtb	r3, r3
 800930c:	e00b      	b.n	8009326 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	699b      	ldr	r3, [r3, #24]
 8009314:	43da      	mvns	r2, r3
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	4013      	ands	r3, r2
 800931a:	b29b      	uxth	r3, r3
 800931c:	2b00      	cmp	r3, #0
 800931e:	bf14      	ite	ne
 8009320:	2301      	movne	r3, #1
 8009322:	2300      	moveq	r3, #0
 8009324:	b2db      	uxtb	r3, r3
 8009326:	2b00      	cmp	r3, #0
 8009328:	d18d      	bne.n	8009246 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800932a:	2300      	movs	r3, #0
}
 800932c:	4618      	mov	r0, r3
 800932e:	3710      	adds	r7, #16
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}

08009334 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b084      	sub	sp, #16
 8009338:	af00      	add	r7, sp, #0
 800933a:	60f8      	str	r0, [r7, #12]
 800933c:	60b9      	str	r1, [r7, #8]
 800933e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009340:	e02d      	b.n	800939e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009342:	68f8      	ldr	r0, [r7, #12]
 8009344:	f000 f8aa 	bl	800949c <I2C_IsAcknowledgeFailed>
 8009348:	4603      	mov	r3, r0
 800934a:	2b00      	cmp	r3, #0
 800934c:	d001      	beq.n	8009352 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800934e:	2301      	movs	r3, #1
 8009350:	e02d      	b.n	80093ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009358:	d021      	beq.n	800939e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800935a:	f7fb ff95 	bl	8005288 <HAL_GetTick>
 800935e:	4602      	mov	r2, r0
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	1ad3      	subs	r3, r2, r3
 8009364:	68ba      	ldr	r2, [r7, #8]
 8009366:	429a      	cmp	r2, r3
 8009368:	d302      	bcc.n	8009370 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d116      	bne.n	800939e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2200      	movs	r2, #0
 8009374:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	2220      	movs	r2, #32
 800937a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	2200      	movs	r2, #0
 8009382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800938a:	f043 0220 	orr.w	r2, r3, #32
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	2200      	movs	r2, #0
 8009396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800939a:	2301      	movs	r3, #1
 800939c:	e007      	b.n	80093ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	695b      	ldr	r3, [r3, #20]
 80093a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093a8:	2b80      	cmp	r3, #128	; 0x80
 80093aa:	d1ca      	bne.n	8009342 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80093ac:	2300      	movs	r3, #0
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	3710      	adds	r7, #16
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}

080093b6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80093b6:	b580      	push	{r7, lr}
 80093b8:	b084      	sub	sp, #16
 80093ba:	af00      	add	r7, sp, #0
 80093bc:	60f8      	str	r0, [r7, #12]
 80093be:	60b9      	str	r1, [r7, #8]
 80093c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80093c2:	e02d      	b.n	8009420 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80093c4:	68f8      	ldr	r0, [r7, #12]
 80093c6:	f000 f869 	bl	800949c <I2C_IsAcknowledgeFailed>
 80093ca:	4603      	mov	r3, r0
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d001      	beq.n	80093d4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80093d0:	2301      	movs	r3, #1
 80093d2:	e02d      	b.n	8009430 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093da:	d021      	beq.n	8009420 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093dc:	f7fb ff54 	bl	8005288 <HAL_GetTick>
 80093e0:	4602      	mov	r2, r0
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	1ad3      	subs	r3, r2, r3
 80093e6:	68ba      	ldr	r2, [r7, #8]
 80093e8:	429a      	cmp	r2, r3
 80093ea:	d302      	bcc.n	80093f2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d116      	bne.n	8009420 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	2200      	movs	r2, #0
 80093f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2220      	movs	r2, #32
 80093fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	2200      	movs	r2, #0
 8009404:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800940c:	f043 0220 	orr.w	r2, r3, #32
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2200      	movs	r2, #0
 8009418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800941c:	2301      	movs	r3, #1
 800941e:	e007      	b.n	8009430 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	695b      	ldr	r3, [r3, #20]
 8009426:	f003 0304 	and.w	r3, r3, #4
 800942a:	2b04      	cmp	r3, #4
 800942c:	d1ca      	bne.n	80093c4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800942e:	2300      	movs	r3, #0
}
 8009430:	4618      	mov	r0, r3
 8009432:	3710      	adds	r7, #16
 8009434:	46bd      	mov	sp, r7
 8009436:	bd80      	pop	{r7, pc}

08009438 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8009438:	b480      	push	{r7}
 800943a:	b085      	sub	sp, #20
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009440:	2300      	movs	r3, #0
 8009442:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8009444:	4b13      	ldr	r3, [pc, #76]	; (8009494 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	08db      	lsrs	r3, r3, #3
 800944a:	4a13      	ldr	r2, [pc, #76]	; (8009498 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800944c:	fba2 2303 	umull	r2, r3, r2, r3
 8009450:	0a1a      	lsrs	r2, r3, #8
 8009452:	4613      	mov	r3, r2
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	4413      	add	r3, r2
 8009458:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	3b01      	subs	r3, #1
 800945e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d107      	bne.n	8009476 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800946a:	f043 0220 	orr.w	r2, r3, #32
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8009472:	2301      	movs	r3, #1
 8009474:	e008      	b.n	8009488 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009480:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009484:	d0e9      	beq.n	800945a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8009486:	2300      	movs	r3, #0
}
 8009488:	4618      	mov	r0, r3
 800948a:	3714      	adds	r7, #20
 800948c:	46bd      	mov	sp, r7
 800948e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009492:	4770      	bx	lr
 8009494:	200000d8 	.word	0x200000d8
 8009498:	14f8b589 	.word	0x14f8b589

0800949c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800949c:	b480      	push	{r7}
 800949e:	b083      	sub	sp, #12
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	695b      	ldr	r3, [r3, #20]
 80094aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80094ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094b2:	d11b      	bne.n	80094ec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80094bc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2200      	movs	r2, #0
 80094c2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2220      	movs	r2, #32
 80094c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2200      	movs	r2, #0
 80094d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094d8:	f043 0204 	orr.w	r2, r3, #4
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2200      	movs	r2, #0
 80094e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80094e8:	2301      	movs	r3, #1
 80094ea:	e000      	b.n	80094ee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80094ec:	2300      	movs	r3, #0
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	370c      	adds	r7, #12
 80094f2:	46bd      	mov	sp, r7
 80094f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f8:	4770      	bx	lr

080094fa <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80094fa:	b480      	push	{r7}
 80094fc:	b083      	sub	sp, #12
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009506:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800950a:	d103      	bne.n	8009514 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2201      	movs	r2, #1
 8009510:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8009512:	e007      	b.n	8009524 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009518:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800951c:	d102      	bne.n	8009524 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2208      	movs	r2, #8
 8009522:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8009524:	bf00      	nop
 8009526:	370c      	adds	r7, #12
 8009528:	46bd      	mov	sp, r7
 800952a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952e:	4770      	bx	lr

08009530 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009530:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009532:	b08f      	sub	sp, #60	; 0x3c
 8009534:	af0a      	add	r7, sp, #40	; 0x28
 8009536:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d101      	bne.n	8009542 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800953e:	2301      	movs	r3, #1
 8009540:	e10f      	b.n	8009762 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800954e:	b2db      	uxtb	r3, r3
 8009550:	2b00      	cmp	r3, #0
 8009552:	d106      	bne.n	8009562 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2200      	movs	r2, #0
 8009558:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f008 faa3 	bl	8011aa8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2203      	movs	r2, #3
 8009566:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800956e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009572:	2b00      	cmp	r3, #0
 8009574:	d102      	bne.n	800957c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2200      	movs	r2, #0
 800957a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4618      	mov	r0, r3
 8009582:	f005 f9ce 	bl	800e922 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	603b      	str	r3, [r7, #0]
 800958c:	687e      	ldr	r6, [r7, #4]
 800958e:	466d      	mov	r5, sp
 8009590:	f106 0410 	add.w	r4, r6, #16
 8009594:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009596:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009598:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800959a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800959c:	e894 0003 	ldmia.w	r4, {r0, r1}
 80095a0:	e885 0003 	stmia.w	r5, {r0, r1}
 80095a4:	1d33      	adds	r3, r6, #4
 80095a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80095a8:	6838      	ldr	r0, [r7, #0]
 80095aa:	f005 f8a5 	bl	800e6f8 <USB_CoreInit>
 80095ae:	4603      	mov	r3, r0
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d005      	beq.n	80095c0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2202      	movs	r2, #2
 80095b8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80095bc:	2301      	movs	r3, #1
 80095be:	e0d0      	b.n	8009762 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	2100      	movs	r1, #0
 80095c6:	4618      	mov	r0, r3
 80095c8:	f005 f9bc 	bl	800e944 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80095cc:	2300      	movs	r3, #0
 80095ce:	73fb      	strb	r3, [r7, #15]
 80095d0:	e04a      	b.n	8009668 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80095d2:	7bfa      	ldrb	r2, [r7, #15]
 80095d4:	6879      	ldr	r1, [r7, #4]
 80095d6:	4613      	mov	r3, r2
 80095d8:	00db      	lsls	r3, r3, #3
 80095da:	1a9b      	subs	r3, r3, r2
 80095dc:	009b      	lsls	r3, r3, #2
 80095de:	440b      	add	r3, r1
 80095e0:	333d      	adds	r3, #61	; 0x3d
 80095e2:	2201      	movs	r2, #1
 80095e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80095e6:	7bfa      	ldrb	r2, [r7, #15]
 80095e8:	6879      	ldr	r1, [r7, #4]
 80095ea:	4613      	mov	r3, r2
 80095ec:	00db      	lsls	r3, r3, #3
 80095ee:	1a9b      	subs	r3, r3, r2
 80095f0:	009b      	lsls	r3, r3, #2
 80095f2:	440b      	add	r3, r1
 80095f4:	333c      	adds	r3, #60	; 0x3c
 80095f6:	7bfa      	ldrb	r2, [r7, #15]
 80095f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80095fa:	7bfa      	ldrb	r2, [r7, #15]
 80095fc:	7bfb      	ldrb	r3, [r7, #15]
 80095fe:	b298      	uxth	r0, r3
 8009600:	6879      	ldr	r1, [r7, #4]
 8009602:	4613      	mov	r3, r2
 8009604:	00db      	lsls	r3, r3, #3
 8009606:	1a9b      	subs	r3, r3, r2
 8009608:	009b      	lsls	r3, r3, #2
 800960a:	440b      	add	r3, r1
 800960c:	3342      	adds	r3, #66	; 0x42
 800960e:	4602      	mov	r2, r0
 8009610:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009612:	7bfa      	ldrb	r2, [r7, #15]
 8009614:	6879      	ldr	r1, [r7, #4]
 8009616:	4613      	mov	r3, r2
 8009618:	00db      	lsls	r3, r3, #3
 800961a:	1a9b      	subs	r3, r3, r2
 800961c:	009b      	lsls	r3, r3, #2
 800961e:	440b      	add	r3, r1
 8009620:	333f      	adds	r3, #63	; 0x3f
 8009622:	2200      	movs	r2, #0
 8009624:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009626:	7bfa      	ldrb	r2, [r7, #15]
 8009628:	6879      	ldr	r1, [r7, #4]
 800962a:	4613      	mov	r3, r2
 800962c:	00db      	lsls	r3, r3, #3
 800962e:	1a9b      	subs	r3, r3, r2
 8009630:	009b      	lsls	r3, r3, #2
 8009632:	440b      	add	r3, r1
 8009634:	3344      	adds	r3, #68	; 0x44
 8009636:	2200      	movs	r2, #0
 8009638:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800963a:	7bfa      	ldrb	r2, [r7, #15]
 800963c:	6879      	ldr	r1, [r7, #4]
 800963e:	4613      	mov	r3, r2
 8009640:	00db      	lsls	r3, r3, #3
 8009642:	1a9b      	subs	r3, r3, r2
 8009644:	009b      	lsls	r3, r3, #2
 8009646:	440b      	add	r3, r1
 8009648:	3348      	adds	r3, #72	; 0x48
 800964a:	2200      	movs	r2, #0
 800964c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800964e:	7bfa      	ldrb	r2, [r7, #15]
 8009650:	6879      	ldr	r1, [r7, #4]
 8009652:	4613      	mov	r3, r2
 8009654:	00db      	lsls	r3, r3, #3
 8009656:	1a9b      	subs	r3, r3, r2
 8009658:	009b      	lsls	r3, r3, #2
 800965a:	440b      	add	r3, r1
 800965c:	3350      	adds	r3, #80	; 0x50
 800965e:	2200      	movs	r2, #0
 8009660:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009662:	7bfb      	ldrb	r3, [r7, #15]
 8009664:	3301      	adds	r3, #1
 8009666:	73fb      	strb	r3, [r7, #15]
 8009668:	7bfa      	ldrb	r2, [r7, #15]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	685b      	ldr	r3, [r3, #4]
 800966e:	429a      	cmp	r2, r3
 8009670:	d3af      	bcc.n	80095d2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009672:	2300      	movs	r3, #0
 8009674:	73fb      	strb	r3, [r7, #15]
 8009676:	e044      	b.n	8009702 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009678:	7bfa      	ldrb	r2, [r7, #15]
 800967a:	6879      	ldr	r1, [r7, #4]
 800967c:	4613      	mov	r3, r2
 800967e:	00db      	lsls	r3, r3, #3
 8009680:	1a9b      	subs	r3, r3, r2
 8009682:	009b      	lsls	r3, r3, #2
 8009684:	440b      	add	r3, r1
 8009686:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800968a:	2200      	movs	r2, #0
 800968c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800968e:	7bfa      	ldrb	r2, [r7, #15]
 8009690:	6879      	ldr	r1, [r7, #4]
 8009692:	4613      	mov	r3, r2
 8009694:	00db      	lsls	r3, r3, #3
 8009696:	1a9b      	subs	r3, r3, r2
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	440b      	add	r3, r1
 800969c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80096a0:	7bfa      	ldrb	r2, [r7, #15]
 80096a2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80096a4:	7bfa      	ldrb	r2, [r7, #15]
 80096a6:	6879      	ldr	r1, [r7, #4]
 80096a8:	4613      	mov	r3, r2
 80096aa:	00db      	lsls	r3, r3, #3
 80096ac:	1a9b      	subs	r3, r3, r2
 80096ae:	009b      	lsls	r3, r3, #2
 80096b0:	440b      	add	r3, r1
 80096b2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80096b6:	2200      	movs	r2, #0
 80096b8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80096ba:	7bfa      	ldrb	r2, [r7, #15]
 80096bc:	6879      	ldr	r1, [r7, #4]
 80096be:	4613      	mov	r3, r2
 80096c0:	00db      	lsls	r3, r3, #3
 80096c2:	1a9b      	subs	r3, r3, r2
 80096c4:	009b      	lsls	r3, r3, #2
 80096c6:	440b      	add	r3, r1
 80096c8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80096cc:	2200      	movs	r2, #0
 80096ce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80096d0:	7bfa      	ldrb	r2, [r7, #15]
 80096d2:	6879      	ldr	r1, [r7, #4]
 80096d4:	4613      	mov	r3, r2
 80096d6:	00db      	lsls	r3, r3, #3
 80096d8:	1a9b      	subs	r3, r3, r2
 80096da:	009b      	lsls	r3, r3, #2
 80096dc:	440b      	add	r3, r1
 80096de:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80096e2:	2200      	movs	r2, #0
 80096e4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80096e6:	7bfa      	ldrb	r2, [r7, #15]
 80096e8:	6879      	ldr	r1, [r7, #4]
 80096ea:	4613      	mov	r3, r2
 80096ec:	00db      	lsls	r3, r3, #3
 80096ee:	1a9b      	subs	r3, r3, r2
 80096f0:	009b      	lsls	r3, r3, #2
 80096f2:	440b      	add	r3, r1
 80096f4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80096f8:	2200      	movs	r2, #0
 80096fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80096fc:	7bfb      	ldrb	r3, [r7, #15]
 80096fe:	3301      	adds	r3, #1
 8009700:	73fb      	strb	r3, [r7, #15]
 8009702:	7bfa      	ldrb	r2, [r7, #15]
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	685b      	ldr	r3, [r3, #4]
 8009708:	429a      	cmp	r2, r3
 800970a:	d3b5      	bcc.n	8009678 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	603b      	str	r3, [r7, #0]
 8009712:	687e      	ldr	r6, [r7, #4]
 8009714:	466d      	mov	r5, sp
 8009716:	f106 0410 	add.w	r4, r6, #16
 800971a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800971c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800971e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009720:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009722:	e894 0003 	ldmia.w	r4, {r0, r1}
 8009726:	e885 0003 	stmia.w	r5, {r0, r1}
 800972a:	1d33      	adds	r3, r6, #4
 800972c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800972e:	6838      	ldr	r0, [r7, #0]
 8009730:	f005 f932 	bl	800e998 <USB_DevInit>
 8009734:	4603      	mov	r3, r0
 8009736:	2b00      	cmp	r3, #0
 8009738:	d005      	beq.n	8009746 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2202      	movs	r2, #2
 800973e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	e00d      	b.n	8009762 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2200      	movs	r2, #0
 800974a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2201      	movs	r2, #1
 8009752:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4618      	mov	r0, r3
 800975c:	f006 f97a 	bl	800fa54 <USB_DevDisconnect>

  return HAL_OK;
 8009760:	2300      	movs	r3, #0
}
 8009762:	4618      	mov	r0, r3
 8009764:	3714      	adds	r7, #20
 8009766:	46bd      	mov	sp, r7
 8009768:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800976a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800976a:	b580      	push	{r7, lr}
 800976c:	b084      	sub	sp, #16
 800976e:	af00      	add	r7, sp, #0
 8009770:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800977e:	2b01      	cmp	r3, #1
 8009780:	d101      	bne.n	8009786 <HAL_PCD_Start+0x1c>
 8009782:	2302      	movs	r3, #2
 8009784:	e020      	b.n	80097c8 <HAL_PCD_Start+0x5e>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2201      	movs	r2, #1
 800978a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009792:	2b01      	cmp	r3, #1
 8009794:	d109      	bne.n	80097aa <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800979a:	2b01      	cmp	r3, #1
 800979c:	d005      	beq.n	80097aa <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097a2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4618      	mov	r0, r3
 80097b0:	f005 f8a6 	bl	800e900 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	4618      	mov	r0, r3
 80097ba:	f006 f92a 	bl	800fa12 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2200      	movs	r2, #0
 80097c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80097c6:	2300      	movs	r3, #0
}
 80097c8:	4618      	mov	r0, r3
 80097ca:	3710      	adds	r7, #16
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}

080097d0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80097d0:	b590      	push	{r4, r7, lr}
 80097d2:	b08d      	sub	sp, #52	; 0x34
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097de:	6a3b      	ldr	r3, [r7, #32]
 80097e0:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4618      	mov	r0, r3
 80097e8:	f006 f9e8 	bl	800fbbc <USB_GetMode>
 80097ec:	4603      	mov	r3, r0
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	f040 839d 	bne.w	8009f2e <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	4618      	mov	r0, r3
 80097fa:	f006 f94c 	bl	800fa96 <USB_ReadInterrupts>
 80097fe:	4603      	mov	r3, r0
 8009800:	2b00      	cmp	r3, #0
 8009802:	f000 8393 	beq.w	8009f2c <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4618      	mov	r0, r3
 800980c:	f006 f943 	bl	800fa96 <USB_ReadInterrupts>
 8009810:	4603      	mov	r3, r0
 8009812:	f003 0302 	and.w	r3, r3, #2
 8009816:	2b02      	cmp	r3, #2
 8009818:	d107      	bne.n	800982a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	695a      	ldr	r2, [r3, #20]
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f002 0202 	and.w	r2, r2, #2
 8009828:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4618      	mov	r0, r3
 8009830:	f006 f931 	bl	800fa96 <USB_ReadInterrupts>
 8009834:	4603      	mov	r3, r0
 8009836:	f003 0310 	and.w	r3, r3, #16
 800983a:	2b10      	cmp	r3, #16
 800983c:	d161      	bne.n	8009902 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	699a      	ldr	r2, [r3, #24]
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f022 0210 	bic.w	r2, r2, #16
 800984c:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800984e:	6a3b      	ldr	r3, [r7, #32]
 8009850:	6a1b      	ldr	r3, [r3, #32]
 8009852:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8009854:	69bb      	ldr	r3, [r7, #24]
 8009856:	f003 020f 	and.w	r2, r3, #15
 800985a:	4613      	mov	r3, r2
 800985c:	00db      	lsls	r3, r3, #3
 800985e:	1a9b      	subs	r3, r3, r2
 8009860:	009b      	lsls	r3, r3, #2
 8009862:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009866:	687a      	ldr	r2, [r7, #4]
 8009868:	4413      	add	r3, r2
 800986a:	3304      	adds	r3, #4
 800986c:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800986e:	69bb      	ldr	r3, [r7, #24]
 8009870:	0c5b      	lsrs	r3, r3, #17
 8009872:	f003 030f 	and.w	r3, r3, #15
 8009876:	2b02      	cmp	r3, #2
 8009878:	d124      	bne.n	80098c4 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800987a:	69ba      	ldr	r2, [r7, #24]
 800987c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8009880:	4013      	ands	r3, r2
 8009882:	2b00      	cmp	r3, #0
 8009884:	d035      	beq.n	80098f2 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800988a:	69bb      	ldr	r3, [r7, #24]
 800988c:	091b      	lsrs	r3, r3, #4
 800988e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009890:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009894:	b29b      	uxth	r3, r3
 8009896:	461a      	mov	r2, r3
 8009898:	6a38      	ldr	r0, [r7, #32]
 800989a:	f005 ff97 	bl	800f7cc <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800989e:	697b      	ldr	r3, [r7, #20]
 80098a0:	68da      	ldr	r2, [r3, #12]
 80098a2:	69bb      	ldr	r3, [r7, #24]
 80098a4:	091b      	lsrs	r3, r3, #4
 80098a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80098aa:	441a      	add	r2, r3
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80098b0:	697b      	ldr	r3, [r7, #20]
 80098b2:	699a      	ldr	r2, [r3, #24]
 80098b4:	69bb      	ldr	r3, [r7, #24]
 80098b6:	091b      	lsrs	r3, r3, #4
 80098b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80098bc:	441a      	add	r2, r3
 80098be:	697b      	ldr	r3, [r7, #20]
 80098c0:	619a      	str	r2, [r3, #24]
 80098c2:	e016      	b.n	80098f2 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80098c4:	69bb      	ldr	r3, [r7, #24]
 80098c6:	0c5b      	lsrs	r3, r3, #17
 80098c8:	f003 030f 	and.w	r3, r3, #15
 80098cc:	2b06      	cmp	r3, #6
 80098ce:	d110      	bne.n	80098f2 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80098d6:	2208      	movs	r2, #8
 80098d8:	4619      	mov	r1, r3
 80098da:	6a38      	ldr	r0, [r7, #32]
 80098dc:	f005 ff76 	bl	800f7cc <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80098e0:	697b      	ldr	r3, [r7, #20]
 80098e2:	699a      	ldr	r2, [r3, #24]
 80098e4:	69bb      	ldr	r3, [r7, #24]
 80098e6:	091b      	lsrs	r3, r3, #4
 80098e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80098ec:	441a      	add	r2, r3
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	699a      	ldr	r2, [r3, #24]
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f042 0210 	orr.w	r2, r2, #16
 8009900:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4618      	mov	r0, r3
 8009908:	f006 f8c5 	bl	800fa96 <USB_ReadInterrupts>
 800990c:	4603      	mov	r3, r0
 800990e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009912:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009916:	d16e      	bne.n	80099f6 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8009918:	2300      	movs	r3, #0
 800991a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	4618      	mov	r0, r3
 8009922:	f006 f8cb 	bl	800fabc <USB_ReadDevAllOutEpInterrupt>
 8009926:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8009928:	e062      	b.n	80099f0 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800992a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800992c:	f003 0301 	and.w	r3, r3, #1
 8009930:	2b00      	cmp	r3, #0
 8009932:	d057      	beq.n	80099e4 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800993a:	b2d2      	uxtb	r2, r2
 800993c:	4611      	mov	r1, r2
 800993e:	4618      	mov	r0, r3
 8009940:	f006 f8f0 	bl	800fb24 <USB_ReadDevOutEPInterrupt>
 8009944:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009946:	693b      	ldr	r3, [r7, #16]
 8009948:	f003 0301 	and.w	r3, r3, #1
 800994c:	2b00      	cmp	r3, #0
 800994e:	d00c      	beq.n	800996a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8009950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009952:	015a      	lsls	r2, r3, #5
 8009954:	69fb      	ldr	r3, [r7, #28]
 8009956:	4413      	add	r3, r2
 8009958:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800995c:	461a      	mov	r2, r3
 800995e:	2301      	movs	r3, #1
 8009960:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8009962:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f000 fdb1 	bl	800a4cc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	f003 0308 	and.w	r3, r3, #8
 8009970:	2b00      	cmp	r3, #0
 8009972:	d00c      	beq.n	800998e <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009976:	015a      	lsls	r2, r3, #5
 8009978:	69fb      	ldr	r3, [r7, #28]
 800997a:	4413      	add	r3, r2
 800997c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009980:	461a      	mov	r2, r3
 8009982:	2308      	movs	r3, #8
 8009984:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8009986:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	f000 feab 	bl	800a6e4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	f003 0310 	and.w	r3, r3, #16
 8009994:	2b00      	cmp	r3, #0
 8009996:	d008      	beq.n	80099aa <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8009998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800999a:	015a      	lsls	r2, r3, #5
 800999c:	69fb      	ldr	r3, [r7, #28]
 800999e:	4413      	add	r3, r2
 80099a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099a4:	461a      	mov	r2, r3
 80099a6:	2310      	movs	r3, #16
 80099a8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	f003 0320 	and.w	r3, r3, #32
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d008      	beq.n	80099c6 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80099b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b6:	015a      	lsls	r2, r3, #5
 80099b8:	69fb      	ldr	r3, [r7, #28]
 80099ba:	4413      	add	r3, r2
 80099bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099c0:	461a      	mov	r2, r3
 80099c2:	2320      	movs	r3, #32
 80099c4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80099c6:	693b      	ldr	r3, [r7, #16]
 80099c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d009      	beq.n	80099e4 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80099d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099d2:	015a      	lsls	r2, r3, #5
 80099d4:	69fb      	ldr	r3, [r7, #28]
 80099d6:	4413      	add	r3, r2
 80099d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099dc:	461a      	mov	r2, r3
 80099de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80099e2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80099e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e6:	3301      	adds	r3, #1
 80099e8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80099ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099ec:	085b      	lsrs	r3, r3, #1
 80099ee:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80099f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d199      	bne.n	800992a <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	4618      	mov	r0, r3
 80099fc:	f006 f84b 	bl	800fa96 <USB_ReadInterrupts>
 8009a00:	4603      	mov	r3, r0
 8009a02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009a06:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009a0a:	f040 80c0 	bne.w	8009b8e <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4618      	mov	r0, r3
 8009a14:	f006 f86c 	bl	800faf0 <USB_ReadDevAllInEpInterrupt>
 8009a18:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8009a1e:	e0b2      	b.n	8009b86 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a22:	f003 0301 	and.w	r3, r3, #1
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	f000 80a7 	beq.w	8009b7a <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a32:	b2d2      	uxtb	r2, r2
 8009a34:	4611      	mov	r1, r2
 8009a36:	4618      	mov	r0, r3
 8009a38:	f006 f892 	bl	800fb60 <USB_ReadDevInEPInterrupt>
 8009a3c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009a3e:	693b      	ldr	r3, [r7, #16]
 8009a40:	f003 0301 	and.w	r3, r3, #1
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d057      	beq.n	8009af8 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4a:	f003 030f 	and.w	r3, r3, #15
 8009a4e:	2201      	movs	r2, #1
 8009a50:	fa02 f303 	lsl.w	r3, r2, r3
 8009a54:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009a56:	69fb      	ldr	r3, [r7, #28]
 8009a58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	43db      	mvns	r3, r3
 8009a62:	69f9      	ldr	r1, [r7, #28]
 8009a64:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009a68:	4013      	ands	r3, r2
 8009a6a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a6e:	015a      	lsls	r2, r3, #5
 8009a70:	69fb      	ldr	r3, [r7, #28]
 8009a72:	4413      	add	r3, r2
 8009a74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a78:	461a      	mov	r2, r3
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	691b      	ldr	r3, [r3, #16]
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d132      	bne.n	8009aec <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8009a86:	6879      	ldr	r1, [r7, #4]
 8009a88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a8a:	4613      	mov	r3, r2
 8009a8c:	00db      	lsls	r3, r3, #3
 8009a8e:	1a9b      	subs	r3, r3, r2
 8009a90:	009b      	lsls	r3, r3, #2
 8009a92:	440b      	add	r3, r1
 8009a94:	3348      	adds	r3, #72	; 0x48
 8009a96:	6819      	ldr	r1, [r3, #0]
 8009a98:	6878      	ldr	r0, [r7, #4]
 8009a9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	00db      	lsls	r3, r3, #3
 8009aa0:	1a9b      	subs	r3, r3, r2
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	4403      	add	r3, r0
 8009aa6:	3344      	adds	r3, #68	; 0x44
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4419      	add	r1, r3
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ab0:	4613      	mov	r3, r2
 8009ab2:	00db      	lsls	r3, r3, #3
 8009ab4:	1a9b      	subs	r3, r3, r2
 8009ab6:	009b      	lsls	r3, r3, #2
 8009ab8:	4403      	add	r3, r0
 8009aba:	3348      	adds	r3, #72	; 0x48
 8009abc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8009abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d113      	bne.n	8009aec <HAL_PCD_IRQHandler+0x31c>
 8009ac4:	6879      	ldr	r1, [r7, #4]
 8009ac6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ac8:	4613      	mov	r3, r2
 8009aca:	00db      	lsls	r3, r3, #3
 8009acc:	1a9b      	subs	r3, r3, r2
 8009ace:	009b      	lsls	r3, r3, #2
 8009ad0:	440b      	add	r3, r1
 8009ad2:	3350      	adds	r3, #80	; 0x50
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d108      	bne.n	8009aec <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6818      	ldr	r0, [r3, #0]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	2101      	movs	r1, #1
 8009ae8:	f006 f89a 	bl	800fc20 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aee:	b2db      	uxtb	r3, r3
 8009af0:	4619      	mov	r1, r3
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f008 f867 	bl	8011bc6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	f003 0308 	and.w	r3, r3, #8
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d008      	beq.n	8009b14 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b04:	015a      	lsls	r2, r3, #5
 8009b06:	69fb      	ldr	r3, [r7, #28]
 8009b08:	4413      	add	r3, r2
 8009b0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b0e:	461a      	mov	r2, r3
 8009b10:	2308      	movs	r3, #8
 8009b12:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	f003 0310 	and.w	r3, r3, #16
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d008      	beq.n	8009b30 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b20:	015a      	lsls	r2, r3, #5
 8009b22:	69fb      	ldr	r3, [r7, #28]
 8009b24:	4413      	add	r3, r2
 8009b26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	2310      	movs	r3, #16
 8009b2e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8009b30:	693b      	ldr	r3, [r7, #16]
 8009b32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d008      	beq.n	8009b4c <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b3c:	015a      	lsls	r2, r3, #5
 8009b3e:	69fb      	ldr	r3, [r7, #28]
 8009b40:	4413      	add	r3, r2
 8009b42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b46:	461a      	mov	r2, r3
 8009b48:	2340      	movs	r3, #64	; 0x40
 8009b4a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009b4c:	693b      	ldr	r3, [r7, #16]
 8009b4e:	f003 0302 	and.w	r3, r3, #2
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d008      	beq.n	8009b68 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b58:	015a      	lsls	r2, r3, #5
 8009b5a:	69fb      	ldr	r3, [r7, #28]
 8009b5c:	4413      	add	r3, r2
 8009b5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b62:	461a      	mov	r2, r3
 8009b64:	2302      	movs	r3, #2
 8009b66:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d003      	beq.n	8009b7a <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009b72:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f000 fc1b 	bl	800a3b0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b7c:	3301      	adds	r3, #1
 8009b7e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b82:	085b      	lsrs	r3, r3, #1
 8009b84:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	f47f af49 	bne.w	8009a20 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4618      	mov	r0, r3
 8009b94:	f005 ff7f 	bl	800fa96 <USB_ReadInterrupts>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009b9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009ba2:	d122      	bne.n	8009bea <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009ba4:	69fb      	ldr	r3, [r7, #28]
 8009ba6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009baa:	685b      	ldr	r3, [r3, #4]
 8009bac:	69fa      	ldr	r2, [r7, #28]
 8009bae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009bb2:	f023 0301 	bic.w	r3, r3, #1
 8009bb6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8009bbe:	2b01      	cmp	r3, #1
 8009bc0:	d108      	bne.n	8009bd4 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009bca:	2100      	movs	r1, #0
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f000 fe27 	bl	800a820 <HAL_PCDEx_LPM_Callback>
 8009bd2:	e002      	b.n	8009bda <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009bd4:	6878      	ldr	r0, [r7, #4]
 8009bd6:	f008 f86d 	bl	8011cb4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	695a      	ldr	r2, [r3, #20]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8009be8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f005 ff51 	bl	800fa96 <USB_ReadInterrupts>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009bfa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009bfe:	d112      	bne.n	8009c26 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009c00:	69fb      	ldr	r3, [r7, #28]
 8009c02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c06:	689b      	ldr	r3, [r3, #8]
 8009c08:	f003 0301 	and.w	r3, r3, #1
 8009c0c:	2b01      	cmp	r3, #1
 8009c0e:	d102      	bne.n	8009c16 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f008 f829 	bl	8011c68 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	695a      	ldr	r2, [r3, #20]
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009c24:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f005 ff33 	bl	800fa96 <USB_ReadInterrupts>
 8009c30:	4603      	mov	r3, r0
 8009c32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009c36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c3a:	f040 80c7 	bne.w	8009dcc <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009c3e:	69fb      	ldr	r3, [r7, #28]
 8009c40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	69fa      	ldr	r2, [r7, #28]
 8009c48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c4c:	f023 0301 	bic.w	r3, r3, #1
 8009c50:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	2110      	movs	r1, #16
 8009c58:	4618      	mov	r0, r3
 8009c5a:	f005 f801 	bl	800ec60 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009c5e:	2300      	movs	r3, #0
 8009c60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009c62:	e056      	b.n	8009d12 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009c64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c66:	015a      	lsls	r2, r3, #5
 8009c68:	69fb      	ldr	r3, [r7, #28]
 8009c6a:	4413      	add	r3, r2
 8009c6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c70:	461a      	mov	r2, r3
 8009c72:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009c76:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c7a:	015a      	lsls	r2, r3, #5
 8009c7c:	69fb      	ldr	r3, [r7, #28]
 8009c7e:	4413      	add	r3, r2
 8009c80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009c88:	0151      	lsls	r1, r2, #5
 8009c8a:	69fa      	ldr	r2, [r7, #28]
 8009c8c:	440a      	add	r2, r1
 8009c8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c92:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009c96:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c9a:	015a      	lsls	r2, r3, #5
 8009c9c:	69fb      	ldr	r3, [r7, #28]
 8009c9e:	4413      	add	r3, r2
 8009ca0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ca8:	0151      	lsls	r1, r2, #5
 8009caa:	69fa      	ldr	r2, [r7, #28]
 8009cac:	440a      	add	r2, r1
 8009cae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009cb2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009cb6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cba:	015a      	lsls	r2, r3, #5
 8009cbc:	69fb      	ldr	r3, [r7, #28]
 8009cbe:	4413      	add	r3, r2
 8009cc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cc4:	461a      	mov	r2, r3
 8009cc6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009cca:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cce:	015a      	lsls	r2, r3, #5
 8009cd0:	69fb      	ldr	r3, [r7, #28]
 8009cd2:	4413      	add	r3, r2
 8009cd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009cdc:	0151      	lsls	r1, r2, #5
 8009cde:	69fa      	ldr	r2, [r7, #28]
 8009ce0:	440a      	add	r2, r1
 8009ce2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ce6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009cea:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cee:	015a      	lsls	r2, r3, #5
 8009cf0:	69fb      	ldr	r3, [r7, #28]
 8009cf2:	4413      	add	r3, r2
 8009cf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009cfc:	0151      	lsls	r1, r2, #5
 8009cfe:	69fa      	ldr	r2, [r7, #28]
 8009d00:	440a      	add	r2, r1
 8009d02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d06:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009d0a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d0e:	3301      	adds	r3, #1
 8009d10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	d3a3      	bcc.n	8009c64 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009d1c:	69fb      	ldr	r3, [r7, #28]
 8009d1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d22:	69db      	ldr	r3, [r3, #28]
 8009d24:	69fa      	ldr	r2, [r7, #28]
 8009d26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d2a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009d2e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d016      	beq.n	8009d66 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009d38:	69fb      	ldr	r3, [r7, #28]
 8009d3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d42:	69fa      	ldr	r2, [r7, #28]
 8009d44:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d48:	f043 030b 	orr.w	r3, r3, #11
 8009d4c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009d50:	69fb      	ldr	r3, [r7, #28]
 8009d52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d58:	69fa      	ldr	r2, [r7, #28]
 8009d5a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d5e:	f043 030b 	orr.w	r3, r3, #11
 8009d62:	6453      	str	r3, [r2, #68]	; 0x44
 8009d64:	e015      	b.n	8009d92 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009d66:	69fb      	ldr	r3, [r7, #28]
 8009d68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d6c:	695b      	ldr	r3, [r3, #20]
 8009d6e:	69fa      	ldr	r2, [r7, #28]
 8009d70:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d74:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009d78:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8009d7c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009d7e:	69fb      	ldr	r3, [r7, #28]
 8009d80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d84:	691b      	ldr	r3, [r3, #16]
 8009d86:	69fa      	ldr	r2, [r7, #28]
 8009d88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d8c:	f043 030b 	orr.w	r3, r3, #11
 8009d90:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009d92:	69fb      	ldr	r3, [r7, #28]
 8009d94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	69fa      	ldr	r2, [r7, #28]
 8009d9c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009da0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009da4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6818      	ldr	r0, [r3, #0]
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	691b      	ldr	r3, [r3, #16]
 8009dae:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009db6:	461a      	mov	r2, r3
 8009db8:	f005 ff32 	bl	800fc20 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	695a      	ldr	r2, [r3, #20]
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8009dca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	f005 fe60 	bl	800fa96 <USB_ReadInterrupts>
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009ddc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009de0:	d124      	bne.n	8009e2c <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	4618      	mov	r0, r3
 8009de8:	f005 fef6 	bl	800fbd8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	4618      	mov	r0, r3
 8009df2:	f004 ff96 	bl	800ed22 <USB_GetDevSpeed>
 8009df6:	4603      	mov	r3, r0
 8009df8:	461a      	mov	r2, r3
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681c      	ldr	r4, [r3, #0]
 8009e02:	f001 f96f 	bl	800b0e4 <HAL_RCC_GetHCLKFreq>
 8009e06:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009e0c:	b2db      	uxtb	r3, r3
 8009e0e:	461a      	mov	r2, r3
 8009e10:	4620      	mov	r0, r4
 8009e12:	f004 fcd3 	bl	800e7bc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f007 fefd 	bl	8011c16 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	695a      	ldr	r2, [r3, #20]
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009e2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	4618      	mov	r0, r3
 8009e32:	f005 fe30 	bl	800fa96 <USB_ReadInterrupts>
 8009e36:	4603      	mov	r3, r0
 8009e38:	f003 0308 	and.w	r3, r3, #8
 8009e3c:	2b08      	cmp	r3, #8
 8009e3e:	d10a      	bne.n	8009e56 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	f007 feda 	bl	8011bfa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	695a      	ldr	r2, [r3, #20]
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f002 0208 	and.w	r2, r2, #8
 8009e54:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	f005 fe1b 	bl	800fa96 <USB_ReadInterrupts>
 8009e60:	4603      	mov	r3, r0
 8009e62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009e66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e6a:	d10f      	bne.n	8009e8c <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e72:	b2db      	uxtb	r3, r3
 8009e74:	4619      	mov	r1, r3
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f007 ff3c 	bl	8011cf4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	695a      	ldr	r2, [r3, #20]
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8009e8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4618      	mov	r0, r3
 8009e92:	f005 fe00 	bl	800fa96 <USB_ReadInterrupts>
 8009e96:	4603      	mov	r3, r0
 8009e98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009e9c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009ea0:	d10f      	bne.n	8009ec2 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ea8:	b2db      	uxtb	r3, r3
 8009eaa:	4619      	mov	r1, r3
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f007 ff0f 	bl	8011cd0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	695a      	ldr	r2, [r3, #20]
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8009ec0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f005 fde5 	bl	800fa96 <USB_ReadInterrupts>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ed6:	d10a      	bne.n	8009eee <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f007 ff1d 	bl	8011d18 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	695a      	ldr	r2, [r3, #20]
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8009eec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f005 fdcf 	bl	800fa96 <USB_ReadInterrupts>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	f003 0304 	and.w	r3, r3, #4
 8009efe:	2b04      	cmp	r3, #4
 8009f00:	d115      	bne.n	8009f2e <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009f0a:	69bb      	ldr	r3, [r7, #24]
 8009f0c:	f003 0304 	and.w	r3, r3, #4
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d002      	beq.n	8009f1a <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	f007 ff0d 	bl	8011d34 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	6859      	ldr	r1, [r3, #4]
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	69ba      	ldr	r2, [r7, #24]
 8009f26:	430a      	orrs	r2, r1
 8009f28:	605a      	str	r2, [r3, #4]
 8009f2a:	e000      	b.n	8009f2e <HAL_PCD_IRQHandler+0x75e>
      return;
 8009f2c:	bf00      	nop
    }
  }
}
 8009f2e:	3734      	adds	r7, #52	; 0x34
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bd90      	pop	{r4, r7, pc}

08009f34 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b082      	sub	sp, #8
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
 8009f3c:	460b      	mov	r3, r1
 8009f3e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009f46:	2b01      	cmp	r3, #1
 8009f48:	d101      	bne.n	8009f4e <HAL_PCD_SetAddress+0x1a>
 8009f4a:	2302      	movs	r3, #2
 8009f4c:	e013      	b.n	8009f76 <HAL_PCD_SetAddress+0x42>
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2201      	movs	r2, #1
 8009f52:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	78fa      	ldrb	r2, [r7, #3]
 8009f5a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	78fa      	ldrb	r2, [r7, #3]
 8009f64:	4611      	mov	r1, r2
 8009f66:	4618      	mov	r0, r3
 8009f68:	f005 fd2d 	bl	800f9c6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2200      	movs	r2, #0
 8009f70:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009f74:	2300      	movs	r3, #0
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	3708      	adds	r7, #8
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	bd80      	pop	{r7, pc}

08009f7e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009f7e:	b580      	push	{r7, lr}
 8009f80:	b084      	sub	sp, #16
 8009f82:	af00      	add	r7, sp, #0
 8009f84:	6078      	str	r0, [r7, #4]
 8009f86:	4608      	mov	r0, r1
 8009f88:	4611      	mov	r1, r2
 8009f8a:	461a      	mov	r2, r3
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	70fb      	strb	r3, [r7, #3]
 8009f90:	460b      	mov	r3, r1
 8009f92:	803b      	strh	r3, [r7, #0]
 8009f94:	4613      	mov	r3, r2
 8009f96:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8009f98:	2300      	movs	r3, #0
 8009f9a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009f9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	da0f      	bge.n	8009fc4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009fa4:	78fb      	ldrb	r3, [r7, #3]
 8009fa6:	f003 020f 	and.w	r2, r3, #15
 8009faa:	4613      	mov	r3, r2
 8009fac:	00db      	lsls	r3, r3, #3
 8009fae:	1a9b      	subs	r3, r3, r2
 8009fb0:	009b      	lsls	r3, r3, #2
 8009fb2:	3338      	adds	r3, #56	; 0x38
 8009fb4:	687a      	ldr	r2, [r7, #4]
 8009fb6:	4413      	add	r3, r2
 8009fb8:	3304      	adds	r3, #4
 8009fba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	2201      	movs	r2, #1
 8009fc0:	705a      	strb	r2, [r3, #1]
 8009fc2:	e00f      	b.n	8009fe4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009fc4:	78fb      	ldrb	r3, [r7, #3]
 8009fc6:	f003 020f 	and.w	r2, r3, #15
 8009fca:	4613      	mov	r3, r2
 8009fcc:	00db      	lsls	r3, r3, #3
 8009fce:	1a9b      	subs	r3, r3, r2
 8009fd0:	009b      	lsls	r3, r3, #2
 8009fd2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009fd6:	687a      	ldr	r2, [r7, #4]
 8009fd8:	4413      	add	r3, r2
 8009fda:	3304      	adds	r3, #4
 8009fdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009fe4:	78fb      	ldrb	r3, [r7, #3]
 8009fe6:	f003 030f 	and.w	r3, r3, #15
 8009fea:	b2da      	uxtb	r2, r3
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8009ff0:	883a      	ldrh	r2, [r7, #0]
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	78ba      	ldrb	r2, [r7, #2]
 8009ffa:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	785b      	ldrb	r3, [r3, #1]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d004      	beq.n	800a00e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	b29a      	uxth	r2, r3
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800a00e:	78bb      	ldrb	r3, [r7, #2]
 800a010:	2b02      	cmp	r3, #2
 800a012:	d102      	bne.n	800a01a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	2200      	movs	r2, #0
 800a018:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a020:	2b01      	cmp	r3, #1
 800a022:	d101      	bne.n	800a028 <HAL_PCD_EP_Open+0xaa>
 800a024:	2302      	movs	r3, #2
 800a026:	e00e      	b.n	800a046 <HAL_PCD_EP_Open+0xc8>
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2201      	movs	r2, #1
 800a02c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	68f9      	ldr	r1, [r7, #12]
 800a036:	4618      	mov	r0, r3
 800a038:	f004 fe98 	bl	800ed6c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2200      	movs	r2, #0
 800a040:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800a044:	7afb      	ldrb	r3, [r7, #11]
}
 800a046:	4618      	mov	r0, r3
 800a048:	3710      	adds	r7, #16
 800a04a:	46bd      	mov	sp, r7
 800a04c:	bd80      	pop	{r7, pc}

0800a04e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a04e:	b580      	push	{r7, lr}
 800a050:	b084      	sub	sp, #16
 800a052:	af00      	add	r7, sp, #0
 800a054:	6078      	str	r0, [r7, #4]
 800a056:	460b      	mov	r3, r1
 800a058:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a05a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	da0f      	bge.n	800a082 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a062:	78fb      	ldrb	r3, [r7, #3]
 800a064:	f003 020f 	and.w	r2, r3, #15
 800a068:	4613      	mov	r3, r2
 800a06a:	00db      	lsls	r3, r3, #3
 800a06c:	1a9b      	subs	r3, r3, r2
 800a06e:	009b      	lsls	r3, r3, #2
 800a070:	3338      	adds	r3, #56	; 0x38
 800a072:	687a      	ldr	r2, [r7, #4]
 800a074:	4413      	add	r3, r2
 800a076:	3304      	adds	r3, #4
 800a078:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	2201      	movs	r2, #1
 800a07e:	705a      	strb	r2, [r3, #1]
 800a080:	e00f      	b.n	800a0a2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a082:	78fb      	ldrb	r3, [r7, #3]
 800a084:	f003 020f 	and.w	r2, r3, #15
 800a088:	4613      	mov	r3, r2
 800a08a:	00db      	lsls	r3, r3, #3
 800a08c:	1a9b      	subs	r3, r3, r2
 800a08e:	009b      	lsls	r3, r3, #2
 800a090:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a094:	687a      	ldr	r2, [r7, #4]
 800a096:	4413      	add	r3, r2
 800a098:	3304      	adds	r3, #4
 800a09a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800a0a2:	78fb      	ldrb	r3, [r7, #3]
 800a0a4:	f003 030f 	and.w	r3, r3, #15
 800a0a8:	b2da      	uxtb	r2, r3
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a0b4:	2b01      	cmp	r3, #1
 800a0b6:	d101      	bne.n	800a0bc <HAL_PCD_EP_Close+0x6e>
 800a0b8:	2302      	movs	r3, #2
 800a0ba:	e00e      	b.n	800a0da <HAL_PCD_EP_Close+0x8c>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2201      	movs	r2, #1
 800a0c0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	68f9      	ldr	r1, [r7, #12]
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f004 fed6 	bl	800ee7c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800a0d8:	2300      	movs	r3, #0
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	3710      	adds	r7, #16
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}

0800a0e2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a0e2:	b580      	push	{r7, lr}
 800a0e4:	b086      	sub	sp, #24
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	60f8      	str	r0, [r7, #12]
 800a0ea:	607a      	str	r2, [r7, #4]
 800a0ec:	603b      	str	r3, [r7, #0]
 800a0ee:	460b      	mov	r3, r1
 800a0f0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a0f2:	7afb      	ldrb	r3, [r7, #11]
 800a0f4:	f003 020f 	and.w	r2, r3, #15
 800a0f8:	4613      	mov	r3, r2
 800a0fa:	00db      	lsls	r3, r3, #3
 800a0fc:	1a9b      	subs	r3, r3, r2
 800a0fe:	009b      	lsls	r3, r3, #2
 800a100:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a104:	68fa      	ldr	r2, [r7, #12]
 800a106:	4413      	add	r3, r2
 800a108:	3304      	adds	r3, #4
 800a10a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a10c:	697b      	ldr	r3, [r7, #20]
 800a10e:	687a      	ldr	r2, [r7, #4]
 800a110:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a112:	697b      	ldr	r3, [r7, #20]
 800a114:	683a      	ldr	r2, [r7, #0]
 800a116:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800a118:	697b      	ldr	r3, [r7, #20]
 800a11a:	2200      	movs	r2, #0
 800a11c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800a11e:	697b      	ldr	r3, [r7, #20]
 800a120:	2200      	movs	r2, #0
 800a122:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a124:	7afb      	ldrb	r3, [r7, #11]
 800a126:	f003 030f 	and.w	r3, r3, #15
 800a12a:	b2da      	uxtb	r2, r3
 800a12c:	697b      	ldr	r3, [r7, #20]
 800a12e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	691b      	ldr	r3, [r3, #16]
 800a134:	2b01      	cmp	r3, #1
 800a136:	d102      	bne.n	800a13e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a138:	687a      	ldr	r2, [r7, #4]
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a13e:	7afb      	ldrb	r3, [r7, #11]
 800a140:	f003 030f 	and.w	r3, r3, #15
 800a144:	2b00      	cmp	r3, #0
 800a146:	d109      	bne.n	800a15c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	6818      	ldr	r0, [r3, #0]
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	691b      	ldr	r3, [r3, #16]
 800a150:	b2db      	uxtb	r3, r3
 800a152:	461a      	mov	r2, r3
 800a154:	6979      	ldr	r1, [r7, #20]
 800a156:	f005 f9b1 	bl	800f4bc <USB_EP0StartXfer>
 800a15a:	e008      	b.n	800a16e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	6818      	ldr	r0, [r3, #0]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	691b      	ldr	r3, [r3, #16]
 800a164:	b2db      	uxtb	r3, r3
 800a166:	461a      	mov	r2, r3
 800a168:	6979      	ldr	r1, [r7, #20]
 800a16a:	f004 ff63 	bl	800f034 <USB_EPStartXfer>
  }

  return HAL_OK;
 800a16e:	2300      	movs	r3, #0
}
 800a170:	4618      	mov	r0, r3
 800a172:	3718      	adds	r7, #24
 800a174:	46bd      	mov	sp, r7
 800a176:	bd80      	pop	{r7, pc}

0800a178 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a178:	b480      	push	{r7}
 800a17a:	b083      	sub	sp, #12
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
 800a180:	460b      	mov	r3, r1
 800a182:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a184:	78fb      	ldrb	r3, [r7, #3]
 800a186:	f003 020f 	and.w	r2, r3, #15
 800a18a:	6879      	ldr	r1, [r7, #4]
 800a18c:	4613      	mov	r3, r2
 800a18e:	00db      	lsls	r3, r3, #3
 800a190:	1a9b      	subs	r3, r3, r2
 800a192:	009b      	lsls	r3, r3, #2
 800a194:	440b      	add	r3, r1
 800a196:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800a19a:	681b      	ldr	r3, [r3, #0]
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	370c      	adds	r7, #12
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a6:	4770      	bx	lr

0800a1a8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b086      	sub	sp, #24
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	60f8      	str	r0, [r7, #12]
 800a1b0:	607a      	str	r2, [r7, #4]
 800a1b2:	603b      	str	r3, [r7, #0]
 800a1b4:	460b      	mov	r3, r1
 800a1b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a1b8:	7afb      	ldrb	r3, [r7, #11]
 800a1ba:	f003 020f 	and.w	r2, r3, #15
 800a1be:	4613      	mov	r3, r2
 800a1c0:	00db      	lsls	r3, r3, #3
 800a1c2:	1a9b      	subs	r3, r3, r2
 800a1c4:	009b      	lsls	r3, r3, #2
 800a1c6:	3338      	adds	r3, #56	; 0x38
 800a1c8:	68fa      	ldr	r2, [r7, #12]
 800a1ca:	4413      	add	r3, r2
 800a1cc:	3304      	adds	r3, #4
 800a1ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a1d0:	697b      	ldr	r3, [r7, #20]
 800a1d2:	687a      	ldr	r2, [r7, #4]
 800a1d4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a1d6:	697b      	ldr	r3, [r7, #20]
 800a1d8:	683a      	ldr	r2, [r7, #0]
 800a1da:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	2200      	movs	r2, #0
 800a1e0:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	2201      	movs	r2, #1
 800a1e6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a1e8:	7afb      	ldrb	r3, [r7, #11]
 800a1ea:	f003 030f 	and.w	r3, r3, #15
 800a1ee:	b2da      	uxtb	r2, r3
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	691b      	ldr	r3, [r3, #16]
 800a1f8:	2b01      	cmp	r3, #1
 800a1fa:	d102      	bne.n	800a202 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a202:	7afb      	ldrb	r3, [r7, #11]
 800a204:	f003 030f 	and.w	r3, r3, #15
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d109      	bne.n	800a220 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	6818      	ldr	r0, [r3, #0]
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	691b      	ldr	r3, [r3, #16]
 800a214:	b2db      	uxtb	r3, r3
 800a216:	461a      	mov	r2, r3
 800a218:	6979      	ldr	r1, [r7, #20]
 800a21a:	f005 f94f 	bl	800f4bc <USB_EP0StartXfer>
 800a21e:	e008      	b.n	800a232 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	6818      	ldr	r0, [r3, #0]
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	691b      	ldr	r3, [r3, #16]
 800a228:	b2db      	uxtb	r3, r3
 800a22a:	461a      	mov	r2, r3
 800a22c:	6979      	ldr	r1, [r7, #20]
 800a22e:	f004 ff01 	bl	800f034 <USB_EPStartXfer>
  }

  return HAL_OK;
 800a232:	2300      	movs	r3, #0
}
 800a234:	4618      	mov	r0, r3
 800a236:	3718      	adds	r7, #24
 800a238:	46bd      	mov	sp, r7
 800a23a:	bd80      	pop	{r7, pc}

0800a23c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b084      	sub	sp, #16
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
 800a244:	460b      	mov	r3, r1
 800a246:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a248:	78fb      	ldrb	r3, [r7, #3]
 800a24a:	f003 020f 	and.w	r2, r3, #15
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	685b      	ldr	r3, [r3, #4]
 800a252:	429a      	cmp	r2, r3
 800a254:	d901      	bls.n	800a25a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a256:	2301      	movs	r3, #1
 800a258:	e050      	b.n	800a2fc <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a25a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	da0f      	bge.n	800a282 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a262:	78fb      	ldrb	r3, [r7, #3]
 800a264:	f003 020f 	and.w	r2, r3, #15
 800a268:	4613      	mov	r3, r2
 800a26a:	00db      	lsls	r3, r3, #3
 800a26c:	1a9b      	subs	r3, r3, r2
 800a26e:	009b      	lsls	r3, r3, #2
 800a270:	3338      	adds	r3, #56	; 0x38
 800a272:	687a      	ldr	r2, [r7, #4]
 800a274:	4413      	add	r3, r2
 800a276:	3304      	adds	r3, #4
 800a278:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	2201      	movs	r2, #1
 800a27e:	705a      	strb	r2, [r3, #1]
 800a280:	e00d      	b.n	800a29e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a282:	78fa      	ldrb	r2, [r7, #3]
 800a284:	4613      	mov	r3, r2
 800a286:	00db      	lsls	r3, r3, #3
 800a288:	1a9b      	subs	r3, r3, r2
 800a28a:	009b      	lsls	r3, r3, #2
 800a28c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a290:	687a      	ldr	r2, [r7, #4]
 800a292:	4413      	add	r3, r2
 800a294:	3304      	adds	r3, #4
 800a296:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	2200      	movs	r2, #0
 800a29c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	2201      	movs	r2, #1
 800a2a2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a2a4:	78fb      	ldrb	r3, [r7, #3]
 800a2a6:	f003 030f 	and.w	r3, r3, #15
 800a2aa:	b2da      	uxtb	r2, r3
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a2b6:	2b01      	cmp	r3, #1
 800a2b8:	d101      	bne.n	800a2be <HAL_PCD_EP_SetStall+0x82>
 800a2ba:	2302      	movs	r3, #2
 800a2bc:	e01e      	b.n	800a2fc <HAL_PCD_EP_SetStall+0xc0>
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2201      	movs	r2, #1
 800a2c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	68f9      	ldr	r1, [r7, #12]
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	f005 faa6 	bl	800f81e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a2d2:	78fb      	ldrb	r3, [r7, #3]
 800a2d4:	f003 030f 	and.w	r3, r3, #15
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d10a      	bne.n	800a2f2 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6818      	ldr	r0, [r3, #0]
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	691b      	ldr	r3, [r3, #16]
 800a2e4:	b2d9      	uxtb	r1, r3
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a2ec:	461a      	mov	r2, r3
 800a2ee:	f005 fc97 	bl	800fc20 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800a2fa:	2300      	movs	r3, #0
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3710      	adds	r7, #16
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}

0800a304 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b084      	sub	sp, #16
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	460b      	mov	r3, r1
 800a30e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a310:	78fb      	ldrb	r3, [r7, #3]
 800a312:	f003 020f 	and.w	r2, r3, #15
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	685b      	ldr	r3, [r3, #4]
 800a31a:	429a      	cmp	r2, r3
 800a31c:	d901      	bls.n	800a322 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a31e:	2301      	movs	r3, #1
 800a320:	e042      	b.n	800a3a8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a322:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a326:	2b00      	cmp	r3, #0
 800a328:	da0f      	bge.n	800a34a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a32a:	78fb      	ldrb	r3, [r7, #3]
 800a32c:	f003 020f 	and.w	r2, r3, #15
 800a330:	4613      	mov	r3, r2
 800a332:	00db      	lsls	r3, r3, #3
 800a334:	1a9b      	subs	r3, r3, r2
 800a336:	009b      	lsls	r3, r3, #2
 800a338:	3338      	adds	r3, #56	; 0x38
 800a33a:	687a      	ldr	r2, [r7, #4]
 800a33c:	4413      	add	r3, r2
 800a33e:	3304      	adds	r3, #4
 800a340:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	2201      	movs	r2, #1
 800a346:	705a      	strb	r2, [r3, #1]
 800a348:	e00f      	b.n	800a36a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a34a:	78fb      	ldrb	r3, [r7, #3]
 800a34c:	f003 020f 	and.w	r2, r3, #15
 800a350:	4613      	mov	r3, r2
 800a352:	00db      	lsls	r3, r3, #3
 800a354:	1a9b      	subs	r3, r3, r2
 800a356:	009b      	lsls	r3, r3, #2
 800a358:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a35c:	687a      	ldr	r2, [r7, #4]
 800a35e:	4413      	add	r3, r2
 800a360:	3304      	adds	r3, #4
 800a362:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	2200      	movs	r2, #0
 800a368:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	2200      	movs	r2, #0
 800a36e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a370:	78fb      	ldrb	r3, [r7, #3]
 800a372:	f003 030f 	and.w	r3, r3, #15
 800a376:	b2da      	uxtb	r2, r3
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a382:	2b01      	cmp	r3, #1
 800a384:	d101      	bne.n	800a38a <HAL_PCD_EP_ClrStall+0x86>
 800a386:	2302      	movs	r3, #2
 800a388:	e00e      	b.n	800a3a8 <HAL_PCD_EP_ClrStall+0xa4>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2201      	movs	r2, #1
 800a38e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	68f9      	ldr	r1, [r7, #12]
 800a398:	4618      	mov	r0, r3
 800a39a:	f005 faae 	bl	800f8fa <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800a3a6:	2300      	movs	r3, #0
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	3710      	adds	r7, #16
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b08a      	sub	sp, #40	; 0x28
 800a3b4:	af02      	add	r7, sp, #8
 800a3b6:	6078      	str	r0, [r7, #4]
 800a3b8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3c0:	697b      	ldr	r3, [r7, #20]
 800a3c2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800a3c4:	683a      	ldr	r2, [r7, #0]
 800a3c6:	4613      	mov	r3, r2
 800a3c8:	00db      	lsls	r3, r3, #3
 800a3ca:	1a9b      	subs	r3, r3, r2
 800a3cc:	009b      	lsls	r3, r3, #2
 800a3ce:	3338      	adds	r3, #56	; 0x38
 800a3d0:	687a      	ldr	r2, [r7, #4]
 800a3d2:	4413      	add	r3, r2
 800a3d4:	3304      	adds	r3, #4
 800a3d6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	699a      	ldr	r2, [r3, #24]
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	695b      	ldr	r3, [r3, #20]
 800a3e0:	429a      	cmp	r2, r3
 800a3e2:	d901      	bls.n	800a3e8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800a3e4:	2301      	movs	r3, #1
 800a3e6:	e06c      	b.n	800a4c2 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	695a      	ldr	r2, [r3, #20]
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	699b      	ldr	r3, [r3, #24]
 800a3f0:	1ad3      	subs	r3, r2, r3
 800a3f2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	689b      	ldr	r3, [r3, #8]
 800a3f8:	69fa      	ldr	r2, [r7, #28]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d902      	bls.n	800a404 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	689b      	ldr	r3, [r3, #8]
 800a402:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800a404:	69fb      	ldr	r3, [r7, #28]
 800a406:	3303      	adds	r3, #3
 800a408:	089b      	lsrs	r3, r3, #2
 800a40a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a40c:	e02b      	b.n	800a466 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	695a      	ldr	r2, [r3, #20]
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	699b      	ldr	r3, [r3, #24]
 800a416:	1ad3      	subs	r3, r2, r3
 800a418:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	689b      	ldr	r3, [r3, #8]
 800a41e:	69fa      	ldr	r2, [r7, #28]
 800a420:	429a      	cmp	r2, r3
 800a422:	d902      	bls.n	800a42a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	689b      	ldr	r3, [r3, #8]
 800a428:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800a42a:	69fb      	ldr	r3, [r7, #28]
 800a42c:	3303      	adds	r3, #3
 800a42e:	089b      	lsrs	r3, r3, #2
 800a430:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	68d9      	ldr	r1, [r3, #12]
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	b2da      	uxtb	r2, r3
 800a43a:	69fb      	ldr	r3, [r7, #28]
 800a43c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a442:	b2db      	uxtb	r3, r3
 800a444:	9300      	str	r3, [sp, #0]
 800a446:	4603      	mov	r3, r0
 800a448:	6978      	ldr	r0, [r7, #20]
 800a44a:	f005 f98a 	bl	800f762 <USB_WritePacket>

    ep->xfer_buff  += len;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	68da      	ldr	r2, [r3, #12]
 800a452:	69fb      	ldr	r3, [r7, #28]
 800a454:	441a      	add	r2, r3
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	699a      	ldr	r2, [r3, #24]
 800a45e:	69fb      	ldr	r3, [r7, #28]
 800a460:	441a      	add	r2, r3
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	015a      	lsls	r2, r3, #5
 800a46a:	693b      	ldr	r3, [r7, #16]
 800a46c:	4413      	add	r3, r2
 800a46e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a472:	699b      	ldr	r3, [r3, #24]
 800a474:	b29b      	uxth	r3, r3
 800a476:	69ba      	ldr	r2, [r7, #24]
 800a478:	429a      	cmp	r2, r3
 800a47a:	d809      	bhi.n	800a490 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	699a      	ldr	r2, [r3, #24]
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a484:	429a      	cmp	r2, r3
 800a486:	d203      	bcs.n	800a490 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	695b      	ldr	r3, [r3, #20]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d1be      	bne.n	800a40e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	695a      	ldr	r2, [r3, #20]
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	699b      	ldr	r3, [r3, #24]
 800a498:	429a      	cmp	r2, r3
 800a49a:	d811      	bhi.n	800a4c0 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	f003 030f 	and.w	r3, r3, #15
 800a4a2:	2201      	movs	r2, #1
 800a4a4:	fa02 f303 	lsl.w	r3, r2, r3
 800a4a8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a4aa:	693b      	ldr	r3, [r7, #16]
 800a4ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a4b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4b2:	68bb      	ldr	r3, [r7, #8]
 800a4b4:	43db      	mvns	r3, r3
 800a4b6:	6939      	ldr	r1, [r7, #16]
 800a4b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a4bc:	4013      	ands	r3, r2
 800a4be:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800a4c0:	2300      	movs	r3, #0
}
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	3720      	adds	r7, #32
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	bd80      	pop	{r7, pc}
	...

0800a4cc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b086      	sub	sp, #24
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
 800a4d4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4dc:	697b      	ldr	r3, [r7, #20]
 800a4de:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	333c      	adds	r3, #60	; 0x3c
 800a4e4:	3304      	adds	r3, #4
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	015a      	lsls	r2, r3, #5
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	4413      	add	r3, r2
 800a4f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4f6:	689b      	ldr	r3, [r3, #8]
 800a4f8:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	691b      	ldr	r3, [r3, #16]
 800a4fe:	2b01      	cmp	r3, #1
 800a500:	f040 80a0 	bne.w	800a644 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800a504:	68bb      	ldr	r3, [r7, #8]
 800a506:	f003 0308 	and.w	r3, r3, #8
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d015      	beq.n	800a53a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	4a72      	ldr	r2, [pc, #456]	; (800a6dc <PCD_EP_OutXfrComplete_int+0x210>)
 800a512:	4293      	cmp	r3, r2
 800a514:	f240 80dd 	bls.w	800a6d2 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a518:	68bb      	ldr	r3, [r7, #8]
 800a51a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a51e:	2b00      	cmp	r3, #0
 800a520:	f000 80d7 	beq.w	800a6d2 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	015a      	lsls	r2, r3, #5
 800a528:	693b      	ldr	r3, [r7, #16]
 800a52a:	4413      	add	r3, r2
 800a52c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a530:	461a      	mov	r2, r3
 800a532:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a536:	6093      	str	r3, [r2, #8]
 800a538:	e0cb      	b.n	800a6d2 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800a53a:	68bb      	ldr	r3, [r7, #8]
 800a53c:	f003 0320 	and.w	r3, r3, #32
 800a540:	2b00      	cmp	r3, #0
 800a542:	d009      	beq.n	800a558 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	015a      	lsls	r2, r3, #5
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	4413      	add	r3, r2
 800a54c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a550:	461a      	mov	r2, r3
 800a552:	2320      	movs	r3, #32
 800a554:	6093      	str	r3, [r2, #8]
 800a556:	e0bc      	b.n	800a6d2 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a55e:	2b00      	cmp	r3, #0
 800a560:	f040 80b7 	bne.w	800a6d2 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	4a5d      	ldr	r2, [pc, #372]	; (800a6dc <PCD_EP_OutXfrComplete_int+0x210>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d90f      	bls.n	800a58c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a572:	2b00      	cmp	r3, #0
 800a574:	d00a      	beq.n	800a58c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	015a      	lsls	r2, r3, #5
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	4413      	add	r3, r2
 800a57e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a582:	461a      	mov	r2, r3
 800a584:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a588:	6093      	str	r3, [r2, #8]
 800a58a:	e0a2      	b.n	800a6d2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800a58c:	6879      	ldr	r1, [r7, #4]
 800a58e:	683a      	ldr	r2, [r7, #0]
 800a590:	4613      	mov	r3, r2
 800a592:	00db      	lsls	r3, r3, #3
 800a594:	1a9b      	subs	r3, r3, r2
 800a596:	009b      	lsls	r3, r3, #2
 800a598:	440b      	add	r3, r1
 800a59a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800a59e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	0159      	lsls	r1, r3, #5
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	440b      	add	r3, r1
 800a5a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5ac:	691b      	ldr	r3, [r3, #16]
 800a5ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800a5b2:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	683a      	ldr	r2, [r7, #0]
 800a5b8:	4613      	mov	r3, r2
 800a5ba:	00db      	lsls	r3, r3, #3
 800a5bc:	1a9b      	subs	r3, r3, r2
 800a5be:	009b      	lsls	r3, r3, #2
 800a5c0:	4403      	add	r3, r0
 800a5c2:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800a5c6:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800a5c8:	6879      	ldr	r1, [r7, #4]
 800a5ca:	683a      	ldr	r2, [r7, #0]
 800a5cc:	4613      	mov	r3, r2
 800a5ce:	00db      	lsls	r3, r3, #3
 800a5d0:	1a9b      	subs	r3, r3, r2
 800a5d2:	009b      	lsls	r3, r3, #2
 800a5d4:	440b      	add	r3, r1
 800a5d6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800a5da:	6819      	ldr	r1, [r3, #0]
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	683a      	ldr	r2, [r7, #0]
 800a5e0:	4613      	mov	r3, r2
 800a5e2:	00db      	lsls	r3, r3, #3
 800a5e4:	1a9b      	subs	r3, r3, r2
 800a5e6:	009b      	lsls	r3, r3, #2
 800a5e8:	4403      	add	r3, r0
 800a5ea:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4419      	add	r1, r3
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	683a      	ldr	r2, [r7, #0]
 800a5f6:	4613      	mov	r3, r2
 800a5f8:	00db      	lsls	r3, r3, #3
 800a5fa:	1a9b      	subs	r3, r3, r2
 800a5fc:	009b      	lsls	r3, r3, #2
 800a5fe:	4403      	add	r3, r0
 800a600:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800a604:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d114      	bne.n	800a636 <PCD_EP_OutXfrComplete_int+0x16a>
 800a60c:	6879      	ldr	r1, [r7, #4]
 800a60e:	683a      	ldr	r2, [r7, #0]
 800a610:	4613      	mov	r3, r2
 800a612:	00db      	lsls	r3, r3, #3
 800a614:	1a9b      	subs	r3, r3, r2
 800a616:	009b      	lsls	r3, r3, #2
 800a618:	440b      	add	r3, r1
 800a61a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d108      	bne.n	800a636 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6818      	ldr	r0, [r3, #0]
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a62e:	461a      	mov	r2, r3
 800a630:	2101      	movs	r1, #1
 800a632:	f005 faf5 	bl	800fc20 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	b2db      	uxtb	r3, r3
 800a63a:	4619      	mov	r1, r3
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f007 faa7 	bl	8011b90 <HAL_PCD_DataOutStageCallback>
 800a642:	e046      	b.n	800a6d2 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	4a26      	ldr	r2, [pc, #152]	; (800a6e0 <PCD_EP_OutXfrComplete_int+0x214>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d124      	bne.n	800a696 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a652:	2b00      	cmp	r3, #0
 800a654:	d00a      	beq.n	800a66c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	015a      	lsls	r2, r3, #5
 800a65a:	693b      	ldr	r3, [r7, #16]
 800a65c:	4413      	add	r3, r2
 800a65e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a662:	461a      	mov	r2, r3
 800a664:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a668:	6093      	str	r3, [r2, #8]
 800a66a:	e032      	b.n	800a6d2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	f003 0320 	and.w	r3, r3, #32
 800a672:	2b00      	cmp	r3, #0
 800a674:	d008      	beq.n	800a688 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	015a      	lsls	r2, r3, #5
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	4413      	add	r3, r2
 800a67e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a682:	461a      	mov	r2, r3
 800a684:	2320      	movs	r3, #32
 800a686:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	b2db      	uxtb	r3, r3
 800a68c:	4619      	mov	r1, r3
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f007 fa7e 	bl	8011b90 <HAL_PCD_DataOutStageCallback>
 800a694:	e01d      	b.n	800a6d2 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d114      	bne.n	800a6c6 <PCD_EP_OutXfrComplete_int+0x1fa>
 800a69c:	6879      	ldr	r1, [r7, #4]
 800a69e:	683a      	ldr	r2, [r7, #0]
 800a6a0:	4613      	mov	r3, r2
 800a6a2:	00db      	lsls	r3, r3, #3
 800a6a4:	1a9b      	subs	r3, r3, r2
 800a6a6:	009b      	lsls	r3, r3, #2
 800a6a8:	440b      	add	r3, r1
 800a6aa:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d108      	bne.n	800a6c6 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6818      	ldr	r0, [r3, #0]
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a6be:	461a      	mov	r2, r3
 800a6c0:	2100      	movs	r1, #0
 800a6c2:	f005 faad 	bl	800fc20 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	b2db      	uxtb	r3, r3
 800a6ca:	4619      	mov	r1, r3
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f007 fa5f 	bl	8011b90 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800a6d2:	2300      	movs	r3, #0
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3718      	adds	r7, #24
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}
 800a6dc:	4f54300a 	.word	0x4f54300a
 800a6e0:	4f54310a 	.word	0x4f54310a

0800a6e4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b086      	sub	sp, #24
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
 800a6ec:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6f4:	697b      	ldr	r3, [r7, #20]
 800a6f6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a6f8:	697b      	ldr	r3, [r7, #20]
 800a6fa:	333c      	adds	r3, #60	; 0x3c
 800a6fc:	3304      	adds	r3, #4
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	015a      	lsls	r2, r3, #5
 800a706:	693b      	ldr	r3, [r7, #16]
 800a708:	4413      	add	r3, r2
 800a70a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a70e:	689b      	ldr	r3, [r3, #8]
 800a710:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	4a15      	ldr	r2, [pc, #84]	; (800a76c <PCD_EP_OutSetupPacket_int+0x88>)
 800a716:	4293      	cmp	r3, r2
 800a718:	d90e      	bls.n	800a738 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a720:	2b00      	cmp	r3, #0
 800a722:	d009      	beq.n	800a738 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	015a      	lsls	r2, r3, #5
 800a728:	693b      	ldr	r3, [r7, #16]
 800a72a:	4413      	add	r3, r2
 800a72c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a730:	461a      	mov	r2, r3
 800a732:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a736:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f007 fa17 	bl	8011b6c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	4a0a      	ldr	r2, [pc, #40]	; (800a76c <PCD_EP_OutSetupPacket_int+0x88>)
 800a742:	4293      	cmp	r3, r2
 800a744:	d90c      	bls.n	800a760 <PCD_EP_OutSetupPacket_int+0x7c>
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	691b      	ldr	r3, [r3, #16]
 800a74a:	2b01      	cmp	r3, #1
 800a74c:	d108      	bne.n	800a760 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6818      	ldr	r0, [r3, #0]
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a758:	461a      	mov	r2, r3
 800a75a:	2101      	movs	r1, #1
 800a75c:	f005 fa60 	bl	800fc20 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800a760:	2300      	movs	r3, #0
}
 800a762:	4618      	mov	r0, r3
 800a764:	3718      	adds	r7, #24
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}
 800a76a:	bf00      	nop
 800a76c:	4f54300a 	.word	0x4f54300a

0800a770 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a770:	b480      	push	{r7}
 800a772:	b085      	sub	sp, #20
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	460b      	mov	r3, r1
 800a77a:	70fb      	strb	r3, [r7, #3]
 800a77c:	4613      	mov	r3, r2
 800a77e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a786:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a788:	78fb      	ldrb	r3, [r7, #3]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d107      	bne.n	800a79e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a78e:	883b      	ldrh	r3, [r7, #0]
 800a790:	0419      	lsls	r1, r3, #16
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	68ba      	ldr	r2, [r7, #8]
 800a798:	430a      	orrs	r2, r1
 800a79a:	629a      	str	r2, [r3, #40]	; 0x28
 800a79c:	e028      	b.n	800a7f0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7a4:	0c1b      	lsrs	r3, r3, #16
 800a7a6:	68ba      	ldr	r2, [r7, #8]
 800a7a8:	4413      	add	r3, r2
 800a7aa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	73fb      	strb	r3, [r7, #15]
 800a7b0:	e00d      	b.n	800a7ce <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681a      	ldr	r2, [r3, #0]
 800a7b6:	7bfb      	ldrb	r3, [r7, #15]
 800a7b8:	3340      	adds	r3, #64	; 0x40
 800a7ba:	009b      	lsls	r3, r3, #2
 800a7bc:	4413      	add	r3, r2
 800a7be:	685b      	ldr	r3, [r3, #4]
 800a7c0:	0c1b      	lsrs	r3, r3, #16
 800a7c2:	68ba      	ldr	r2, [r7, #8]
 800a7c4:	4413      	add	r3, r2
 800a7c6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a7c8:	7bfb      	ldrb	r3, [r7, #15]
 800a7ca:	3301      	adds	r3, #1
 800a7cc:	73fb      	strb	r3, [r7, #15]
 800a7ce:	7bfa      	ldrb	r2, [r7, #15]
 800a7d0:	78fb      	ldrb	r3, [r7, #3]
 800a7d2:	3b01      	subs	r3, #1
 800a7d4:	429a      	cmp	r2, r3
 800a7d6:	d3ec      	bcc.n	800a7b2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a7d8:	883b      	ldrh	r3, [r7, #0]
 800a7da:	0418      	lsls	r0, r3, #16
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6819      	ldr	r1, [r3, #0]
 800a7e0:	78fb      	ldrb	r3, [r7, #3]
 800a7e2:	3b01      	subs	r3, #1
 800a7e4:	68ba      	ldr	r2, [r7, #8]
 800a7e6:	4302      	orrs	r2, r0
 800a7e8:	3340      	adds	r3, #64	; 0x40
 800a7ea:	009b      	lsls	r3, r3, #2
 800a7ec:	440b      	add	r3, r1
 800a7ee:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a7f0:	2300      	movs	r3, #0
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	3714      	adds	r7, #20
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fc:	4770      	bx	lr

0800a7fe <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a7fe:	b480      	push	{r7}
 800a800:	b083      	sub	sp, #12
 800a802:	af00      	add	r7, sp, #0
 800a804:	6078      	str	r0, [r7, #4]
 800a806:	460b      	mov	r3, r1
 800a808:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	887a      	ldrh	r2, [r7, #2]
 800a810:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a812:	2300      	movs	r3, #0
}
 800a814:	4618      	mov	r0, r3
 800a816:	370c      	adds	r7, #12
 800a818:	46bd      	mov	sp, r7
 800a81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81e:	4770      	bx	lr

0800a820 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a820:	b480      	push	{r7}
 800a822:	b083      	sub	sp, #12
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
 800a828:	460b      	mov	r3, r1
 800a82a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a82c:	bf00      	nop
 800a82e:	370c      	adds	r7, #12
 800a830:	46bd      	mov	sp, r7
 800a832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a836:	4770      	bx	lr

0800a838 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 800a838:	b480      	push	{r7}
 800a83a:	b083      	sub	sp, #12
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 800a840:	4b05      	ldr	r3, [pc, #20]	; (800a858 <HAL_PWR_EnableWakeUpPin+0x20>)
 800a842:	685a      	ldr	r2, [r3, #4]
 800a844:	4904      	ldr	r1, [pc, #16]	; (800a858 <HAL_PWR_EnableWakeUpPin+0x20>)
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	4313      	orrs	r3, r2
 800a84a:	604b      	str	r3, [r1, #4]
}
 800a84c:	bf00      	nop
 800a84e:	370c      	adds	r7, #12
 800a850:	46bd      	mov	sp, r7
 800a852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a856:	4770      	bx	lr
 800a858:	40007000 	.word	0x40007000

0800a85c <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800a85c:	b480      	push	{r7}
 800a85e:	b083      	sub	sp, #12
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 800a864:	4b06      	ldr	r3, [pc, #24]	; (800a880 <HAL_PWR_DisableWakeUpPin+0x24>)
 800a866:	685a      	ldr	r2, [r3, #4]
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	43db      	mvns	r3, r3
 800a86c:	4904      	ldr	r1, [pc, #16]	; (800a880 <HAL_PWR_DisableWakeUpPin+0x24>)
 800a86e:	4013      	ands	r3, r2
 800a870:	604b      	str	r3, [r1, #4]
}
 800a872:	bf00      	nop
 800a874:	370c      	adds	r7, #12
 800a876:	46bd      	mov	sp, r7
 800a878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87c:	4770      	bx	lr
 800a87e:	bf00      	nop
 800a880:	40007000 	.word	0x40007000

0800a884 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 800a884:	b480      	push	{r7}
 800a886:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 800a888:	4b08      	ldr	r3, [pc, #32]	; (800a8ac <HAL_PWR_EnterSTANDBYMode+0x28>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	4a07      	ldr	r2, [pc, #28]	; (800a8ac <HAL_PWR_EnterSTANDBYMode+0x28>)
 800a88e:	f043 0302 	orr.w	r3, r3, #2
 800a892:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a894:	4b06      	ldr	r3, [pc, #24]	; (800a8b0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800a896:	691b      	ldr	r3, [r3, #16]
 800a898:	4a05      	ldr	r2, [pc, #20]	; (800a8b0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800a89a:	f043 0304 	orr.w	r3, r3, #4
 800a89e:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800a8a0:	bf30      	wfi
}
 800a8a2:	bf00      	nop
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8aa:	4770      	bx	lr
 800a8ac:	40007000 	.word	0x40007000
 800a8b0:	e000ed00 	.word	0xe000ed00

0800a8b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b086      	sub	sp, #24
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d101      	bne.n	800a8c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	e25b      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	f003 0301 	and.w	r3, r3, #1
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d075      	beq.n	800a9be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a8d2:	4ba3      	ldr	r3, [pc, #652]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a8d4:	689b      	ldr	r3, [r3, #8]
 800a8d6:	f003 030c 	and.w	r3, r3, #12
 800a8da:	2b04      	cmp	r3, #4
 800a8dc:	d00c      	beq.n	800a8f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a8de:	4ba0      	ldr	r3, [pc, #640]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a8e0:	689b      	ldr	r3, [r3, #8]
 800a8e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a8e6:	2b08      	cmp	r3, #8
 800a8e8:	d112      	bne.n	800a910 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a8ea:	4b9d      	ldr	r3, [pc, #628]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a8ec:	685b      	ldr	r3, [r3, #4]
 800a8ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a8f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a8f6:	d10b      	bne.n	800a910 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a8f8:	4b99      	ldr	r3, [pc, #612]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a900:	2b00      	cmp	r3, #0
 800a902:	d05b      	beq.n	800a9bc <HAL_RCC_OscConfig+0x108>
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d157      	bne.n	800a9bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a90c:	2301      	movs	r3, #1
 800a90e:	e236      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	685b      	ldr	r3, [r3, #4]
 800a914:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a918:	d106      	bne.n	800a928 <HAL_RCC_OscConfig+0x74>
 800a91a:	4b91      	ldr	r3, [pc, #580]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	4a90      	ldr	r2, [pc, #576]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a924:	6013      	str	r3, [r2, #0]
 800a926:	e01d      	b.n	800a964 <HAL_RCC_OscConfig+0xb0>
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a930:	d10c      	bne.n	800a94c <HAL_RCC_OscConfig+0x98>
 800a932:	4b8b      	ldr	r3, [pc, #556]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	4a8a      	ldr	r2, [pc, #552]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a938:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a93c:	6013      	str	r3, [r2, #0]
 800a93e:	4b88      	ldr	r3, [pc, #544]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	4a87      	ldr	r2, [pc, #540]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a948:	6013      	str	r3, [r2, #0]
 800a94a:	e00b      	b.n	800a964 <HAL_RCC_OscConfig+0xb0>
 800a94c:	4b84      	ldr	r3, [pc, #528]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4a83      	ldr	r2, [pc, #524]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a952:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a956:	6013      	str	r3, [r2, #0]
 800a958:	4b81      	ldr	r3, [pc, #516]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4a80      	ldr	r2, [pc, #512]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a95e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a962:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	685b      	ldr	r3, [r3, #4]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d013      	beq.n	800a994 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a96c:	f7fa fc8c 	bl	8005288 <HAL_GetTick>
 800a970:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a972:	e008      	b.n	800a986 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a974:	f7fa fc88 	bl	8005288 <HAL_GetTick>
 800a978:	4602      	mov	r2, r0
 800a97a:	693b      	ldr	r3, [r7, #16]
 800a97c:	1ad3      	subs	r3, r2, r3
 800a97e:	2b64      	cmp	r3, #100	; 0x64
 800a980:	d901      	bls.n	800a986 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a982:	2303      	movs	r3, #3
 800a984:	e1fb      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a986:	4b76      	ldr	r3, [pc, #472]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d0f0      	beq.n	800a974 <HAL_RCC_OscConfig+0xc0>
 800a992:	e014      	b.n	800a9be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a994:	f7fa fc78 	bl	8005288 <HAL_GetTick>
 800a998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a99a:	e008      	b.n	800a9ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a99c:	f7fa fc74 	bl	8005288 <HAL_GetTick>
 800a9a0:	4602      	mov	r2, r0
 800a9a2:	693b      	ldr	r3, [r7, #16]
 800a9a4:	1ad3      	subs	r3, r2, r3
 800a9a6:	2b64      	cmp	r3, #100	; 0x64
 800a9a8:	d901      	bls.n	800a9ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a9aa:	2303      	movs	r3, #3
 800a9ac:	e1e7      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a9ae:	4b6c      	ldr	r3, [pc, #432]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d1f0      	bne.n	800a99c <HAL_RCC_OscConfig+0xe8>
 800a9ba:	e000      	b.n	800a9be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a9bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f003 0302 	and.w	r3, r3, #2
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d063      	beq.n	800aa92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a9ca:	4b65      	ldr	r3, [pc, #404]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a9cc:	689b      	ldr	r3, [r3, #8]
 800a9ce:	f003 030c 	and.w	r3, r3, #12
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d00b      	beq.n	800a9ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a9d6:	4b62      	ldr	r3, [pc, #392]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a9d8:	689b      	ldr	r3, [r3, #8]
 800a9da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a9de:	2b08      	cmp	r3, #8
 800a9e0:	d11c      	bne.n	800aa1c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a9e2:	4b5f      	ldr	r3, [pc, #380]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a9e4:	685b      	ldr	r3, [r3, #4]
 800a9e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d116      	bne.n	800aa1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a9ee:	4b5c      	ldr	r3, [pc, #368]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f003 0302 	and.w	r3, r3, #2
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d005      	beq.n	800aa06 <HAL_RCC_OscConfig+0x152>
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	68db      	ldr	r3, [r3, #12]
 800a9fe:	2b01      	cmp	r3, #1
 800aa00:	d001      	beq.n	800aa06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800aa02:	2301      	movs	r3, #1
 800aa04:	e1bb      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aa06:	4b56      	ldr	r3, [pc, #344]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	691b      	ldr	r3, [r3, #16]
 800aa12:	00db      	lsls	r3, r3, #3
 800aa14:	4952      	ldr	r1, [pc, #328]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800aa16:	4313      	orrs	r3, r2
 800aa18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800aa1a:	e03a      	b.n	800aa92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	68db      	ldr	r3, [r3, #12]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d020      	beq.n	800aa66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800aa24:	4b4f      	ldr	r3, [pc, #316]	; (800ab64 <HAL_RCC_OscConfig+0x2b0>)
 800aa26:	2201      	movs	r2, #1
 800aa28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa2a:	f7fa fc2d 	bl	8005288 <HAL_GetTick>
 800aa2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800aa30:	e008      	b.n	800aa44 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800aa32:	f7fa fc29 	bl	8005288 <HAL_GetTick>
 800aa36:	4602      	mov	r2, r0
 800aa38:	693b      	ldr	r3, [r7, #16]
 800aa3a:	1ad3      	subs	r3, r2, r3
 800aa3c:	2b02      	cmp	r3, #2
 800aa3e:	d901      	bls.n	800aa44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800aa40:	2303      	movs	r3, #3
 800aa42:	e19c      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800aa44:	4b46      	ldr	r3, [pc, #280]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	f003 0302 	and.w	r3, r3, #2
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d0f0      	beq.n	800aa32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aa50:	4b43      	ldr	r3, [pc, #268]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	691b      	ldr	r3, [r3, #16]
 800aa5c:	00db      	lsls	r3, r3, #3
 800aa5e:	4940      	ldr	r1, [pc, #256]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800aa60:	4313      	orrs	r3, r2
 800aa62:	600b      	str	r3, [r1, #0]
 800aa64:	e015      	b.n	800aa92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800aa66:	4b3f      	ldr	r3, [pc, #252]	; (800ab64 <HAL_RCC_OscConfig+0x2b0>)
 800aa68:	2200      	movs	r2, #0
 800aa6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa6c:	f7fa fc0c 	bl	8005288 <HAL_GetTick>
 800aa70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aa72:	e008      	b.n	800aa86 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800aa74:	f7fa fc08 	bl	8005288 <HAL_GetTick>
 800aa78:	4602      	mov	r2, r0
 800aa7a:	693b      	ldr	r3, [r7, #16]
 800aa7c:	1ad3      	subs	r3, r2, r3
 800aa7e:	2b02      	cmp	r3, #2
 800aa80:	d901      	bls.n	800aa86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800aa82:	2303      	movs	r3, #3
 800aa84:	e17b      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aa86:	4b36      	ldr	r3, [pc, #216]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f003 0302 	and.w	r3, r3, #2
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d1f0      	bne.n	800aa74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f003 0308 	and.w	r3, r3, #8
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d030      	beq.n	800ab00 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	695b      	ldr	r3, [r3, #20]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d016      	beq.n	800aad4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800aaa6:	4b30      	ldr	r3, [pc, #192]	; (800ab68 <HAL_RCC_OscConfig+0x2b4>)
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aaac:	f7fa fbec 	bl	8005288 <HAL_GetTick>
 800aab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aab2:	e008      	b.n	800aac6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aab4:	f7fa fbe8 	bl	8005288 <HAL_GetTick>
 800aab8:	4602      	mov	r2, r0
 800aaba:	693b      	ldr	r3, [r7, #16]
 800aabc:	1ad3      	subs	r3, r2, r3
 800aabe:	2b02      	cmp	r3, #2
 800aac0:	d901      	bls.n	800aac6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800aac2:	2303      	movs	r3, #3
 800aac4:	e15b      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aac6:	4b26      	ldr	r3, [pc, #152]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800aac8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aaca:	f003 0302 	and.w	r3, r3, #2
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d0f0      	beq.n	800aab4 <HAL_RCC_OscConfig+0x200>
 800aad2:	e015      	b.n	800ab00 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aad4:	4b24      	ldr	r3, [pc, #144]	; (800ab68 <HAL_RCC_OscConfig+0x2b4>)
 800aad6:	2200      	movs	r2, #0
 800aad8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800aada:	f7fa fbd5 	bl	8005288 <HAL_GetTick>
 800aade:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aae0:	e008      	b.n	800aaf4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aae2:	f7fa fbd1 	bl	8005288 <HAL_GetTick>
 800aae6:	4602      	mov	r2, r0
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	1ad3      	subs	r3, r2, r3
 800aaec:	2b02      	cmp	r3, #2
 800aaee:	d901      	bls.n	800aaf4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800aaf0:	2303      	movs	r3, #3
 800aaf2:	e144      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aaf4:	4b1a      	ldr	r3, [pc, #104]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800aaf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aaf8:	f003 0302 	and.w	r3, r3, #2
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d1f0      	bne.n	800aae2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f003 0304 	and.w	r3, r3, #4
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	f000 80a0 	beq.w	800ac4e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ab0e:	2300      	movs	r3, #0
 800ab10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ab12:	4b13      	ldr	r3, [pc, #76]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800ab14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d10f      	bne.n	800ab3e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ab1e:	2300      	movs	r3, #0
 800ab20:	60bb      	str	r3, [r7, #8]
 800ab22:	4b0f      	ldr	r3, [pc, #60]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800ab24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab26:	4a0e      	ldr	r2, [pc, #56]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800ab28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ab2c:	6413      	str	r3, [r2, #64]	; 0x40
 800ab2e:	4b0c      	ldr	r3, [pc, #48]	; (800ab60 <HAL_RCC_OscConfig+0x2ac>)
 800ab30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ab36:	60bb      	str	r3, [r7, #8]
 800ab38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab3e:	4b0b      	ldr	r3, [pc, #44]	; (800ab6c <HAL_RCC_OscConfig+0x2b8>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d121      	bne.n	800ab8e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800ab4a:	4b08      	ldr	r3, [pc, #32]	; (800ab6c <HAL_RCC_OscConfig+0x2b8>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	4a07      	ldr	r2, [pc, #28]	; (800ab6c <HAL_RCC_OscConfig+0x2b8>)
 800ab50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ab56:	f7fa fb97 	bl	8005288 <HAL_GetTick>
 800ab5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab5c:	e011      	b.n	800ab82 <HAL_RCC_OscConfig+0x2ce>
 800ab5e:	bf00      	nop
 800ab60:	40023800 	.word	0x40023800
 800ab64:	42470000 	.word	0x42470000
 800ab68:	42470e80 	.word	0x42470e80
 800ab6c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ab70:	f7fa fb8a 	bl	8005288 <HAL_GetTick>
 800ab74:	4602      	mov	r2, r0
 800ab76:	693b      	ldr	r3, [r7, #16]
 800ab78:	1ad3      	subs	r3, r2, r3
 800ab7a:	2b02      	cmp	r3, #2
 800ab7c:	d901      	bls.n	800ab82 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800ab7e:	2303      	movs	r3, #3
 800ab80:	e0fd      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab82:	4b81      	ldr	r3, [pc, #516]	; (800ad88 <HAL_RCC_OscConfig+0x4d4>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d0f0      	beq.n	800ab70 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	689b      	ldr	r3, [r3, #8]
 800ab92:	2b01      	cmp	r3, #1
 800ab94:	d106      	bne.n	800aba4 <HAL_RCC_OscConfig+0x2f0>
 800ab96:	4b7d      	ldr	r3, [pc, #500]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800ab98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab9a:	4a7c      	ldr	r2, [pc, #496]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800ab9c:	f043 0301 	orr.w	r3, r3, #1
 800aba0:	6713      	str	r3, [r2, #112]	; 0x70
 800aba2:	e01c      	b.n	800abde <HAL_RCC_OscConfig+0x32a>
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	689b      	ldr	r3, [r3, #8]
 800aba8:	2b05      	cmp	r3, #5
 800abaa:	d10c      	bne.n	800abc6 <HAL_RCC_OscConfig+0x312>
 800abac:	4b77      	ldr	r3, [pc, #476]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800abae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abb0:	4a76      	ldr	r2, [pc, #472]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800abb2:	f043 0304 	orr.w	r3, r3, #4
 800abb6:	6713      	str	r3, [r2, #112]	; 0x70
 800abb8:	4b74      	ldr	r3, [pc, #464]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800abba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abbc:	4a73      	ldr	r2, [pc, #460]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800abbe:	f043 0301 	orr.w	r3, r3, #1
 800abc2:	6713      	str	r3, [r2, #112]	; 0x70
 800abc4:	e00b      	b.n	800abde <HAL_RCC_OscConfig+0x32a>
 800abc6:	4b71      	ldr	r3, [pc, #452]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800abc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abca:	4a70      	ldr	r2, [pc, #448]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800abcc:	f023 0301 	bic.w	r3, r3, #1
 800abd0:	6713      	str	r3, [r2, #112]	; 0x70
 800abd2:	4b6e      	ldr	r3, [pc, #440]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800abd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abd6:	4a6d      	ldr	r2, [pc, #436]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800abd8:	f023 0304 	bic.w	r3, r3, #4
 800abdc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	689b      	ldr	r3, [r3, #8]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d015      	beq.n	800ac12 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800abe6:	f7fa fb4f 	bl	8005288 <HAL_GetTick>
 800abea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800abec:	e00a      	b.n	800ac04 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800abee:	f7fa fb4b 	bl	8005288 <HAL_GetTick>
 800abf2:	4602      	mov	r2, r0
 800abf4:	693b      	ldr	r3, [r7, #16]
 800abf6:	1ad3      	subs	r3, r2, r3
 800abf8:	f241 3288 	movw	r2, #5000	; 0x1388
 800abfc:	4293      	cmp	r3, r2
 800abfe:	d901      	bls.n	800ac04 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800ac00:	2303      	movs	r3, #3
 800ac02:	e0bc      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ac04:	4b61      	ldr	r3, [pc, #388]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800ac06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac08:	f003 0302 	and.w	r3, r3, #2
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d0ee      	beq.n	800abee <HAL_RCC_OscConfig+0x33a>
 800ac10:	e014      	b.n	800ac3c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ac12:	f7fa fb39 	bl	8005288 <HAL_GetTick>
 800ac16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ac18:	e00a      	b.n	800ac30 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ac1a:	f7fa fb35 	bl	8005288 <HAL_GetTick>
 800ac1e:	4602      	mov	r2, r0
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	1ad3      	subs	r3, r2, r3
 800ac24:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac28:	4293      	cmp	r3, r2
 800ac2a:	d901      	bls.n	800ac30 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800ac2c:	2303      	movs	r3, #3
 800ac2e:	e0a6      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ac30:	4b56      	ldr	r3, [pc, #344]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800ac32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac34:	f003 0302 	and.w	r3, r3, #2
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d1ee      	bne.n	800ac1a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ac3c:	7dfb      	ldrb	r3, [r7, #23]
 800ac3e:	2b01      	cmp	r3, #1
 800ac40:	d105      	bne.n	800ac4e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ac42:	4b52      	ldr	r3, [pc, #328]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800ac44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac46:	4a51      	ldr	r2, [pc, #324]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800ac48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ac4c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	699b      	ldr	r3, [r3, #24]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	f000 8092 	beq.w	800ad7c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ac58:	4b4c      	ldr	r3, [pc, #304]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800ac5a:	689b      	ldr	r3, [r3, #8]
 800ac5c:	f003 030c 	and.w	r3, r3, #12
 800ac60:	2b08      	cmp	r3, #8
 800ac62:	d05c      	beq.n	800ad1e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	699b      	ldr	r3, [r3, #24]
 800ac68:	2b02      	cmp	r3, #2
 800ac6a:	d141      	bne.n	800acf0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac6c:	4b48      	ldr	r3, [pc, #288]	; (800ad90 <HAL_RCC_OscConfig+0x4dc>)
 800ac6e:	2200      	movs	r2, #0
 800ac70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ac72:	f7fa fb09 	bl	8005288 <HAL_GetTick>
 800ac76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac78:	e008      	b.n	800ac8c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ac7a:	f7fa fb05 	bl	8005288 <HAL_GetTick>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	693b      	ldr	r3, [r7, #16]
 800ac82:	1ad3      	subs	r3, r2, r3
 800ac84:	2b02      	cmp	r3, #2
 800ac86:	d901      	bls.n	800ac8c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800ac88:	2303      	movs	r3, #3
 800ac8a:	e078      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac8c:	4b3f      	ldr	r3, [pc, #252]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d1f0      	bne.n	800ac7a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	69da      	ldr	r2, [r3, #28]
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6a1b      	ldr	r3, [r3, #32]
 800aca0:	431a      	orrs	r2, r3
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aca6:	019b      	lsls	r3, r3, #6
 800aca8:	431a      	orrs	r2, r3
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acae:	085b      	lsrs	r3, r3, #1
 800acb0:	3b01      	subs	r3, #1
 800acb2:	041b      	lsls	r3, r3, #16
 800acb4:	431a      	orrs	r2, r3
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acba:	061b      	lsls	r3, r3, #24
 800acbc:	4933      	ldr	r1, [pc, #204]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800acbe:	4313      	orrs	r3, r2
 800acc0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800acc2:	4b33      	ldr	r3, [pc, #204]	; (800ad90 <HAL_RCC_OscConfig+0x4dc>)
 800acc4:	2201      	movs	r2, #1
 800acc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800acc8:	f7fa fade 	bl	8005288 <HAL_GetTick>
 800accc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800acce:	e008      	b.n	800ace2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800acd0:	f7fa fada 	bl	8005288 <HAL_GetTick>
 800acd4:	4602      	mov	r2, r0
 800acd6:	693b      	ldr	r3, [r7, #16]
 800acd8:	1ad3      	subs	r3, r2, r3
 800acda:	2b02      	cmp	r3, #2
 800acdc:	d901      	bls.n	800ace2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800acde:	2303      	movs	r3, #3
 800ace0:	e04d      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ace2:	4b2a      	ldr	r3, [pc, #168]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800acea:	2b00      	cmp	r3, #0
 800acec:	d0f0      	beq.n	800acd0 <HAL_RCC_OscConfig+0x41c>
 800acee:	e045      	b.n	800ad7c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800acf0:	4b27      	ldr	r3, [pc, #156]	; (800ad90 <HAL_RCC_OscConfig+0x4dc>)
 800acf2:	2200      	movs	r2, #0
 800acf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800acf6:	f7fa fac7 	bl	8005288 <HAL_GetTick>
 800acfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800acfc:	e008      	b.n	800ad10 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800acfe:	f7fa fac3 	bl	8005288 <HAL_GetTick>
 800ad02:	4602      	mov	r2, r0
 800ad04:	693b      	ldr	r3, [r7, #16]
 800ad06:	1ad3      	subs	r3, r2, r3
 800ad08:	2b02      	cmp	r3, #2
 800ad0a:	d901      	bls.n	800ad10 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800ad0c:	2303      	movs	r3, #3
 800ad0e:	e036      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ad10:	4b1e      	ldr	r3, [pc, #120]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d1f0      	bne.n	800acfe <HAL_RCC_OscConfig+0x44a>
 800ad1c:	e02e      	b.n	800ad7c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	699b      	ldr	r3, [r3, #24]
 800ad22:	2b01      	cmp	r3, #1
 800ad24:	d101      	bne.n	800ad2a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800ad26:	2301      	movs	r3, #1
 800ad28:	e029      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800ad2a:	4b18      	ldr	r3, [pc, #96]	; (800ad8c <HAL_RCC_OscConfig+0x4d8>)
 800ad2c:	685b      	ldr	r3, [r3, #4]
 800ad2e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	69db      	ldr	r3, [r3, #28]
 800ad3a:	429a      	cmp	r2, r3
 800ad3c:	d11c      	bne.n	800ad78 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad48:	429a      	cmp	r2, r3
 800ad4a:	d115      	bne.n	800ad78 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800ad4c:	68fa      	ldr	r2, [r7, #12]
 800ad4e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800ad52:	4013      	ands	r3, r2
 800ad54:	687a      	ldr	r2, [r7, #4]
 800ad56:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ad58:	4293      	cmp	r3, r2
 800ad5a:	d10d      	bne.n	800ad78 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800ad66:	429a      	cmp	r2, r3
 800ad68:	d106      	bne.n	800ad78 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800ad74:	429a      	cmp	r2, r3
 800ad76:	d001      	beq.n	800ad7c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800ad78:	2301      	movs	r3, #1
 800ad7a:	e000      	b.n	800ad7e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800ad7c:	2300      	movs	r3, #0
}
 800ad7e:	4618      	mov	r0, r3
 800ad80:	3718      	adds	r7, #24
 800ad82:	46bd      	mov	sp, r7
 800ad84:	bd80      	pop	{r7, pc}
 800ad86:	bf00      	nop
 800ad88:	40007000 	.word	0x40007000
 800ad8c:	40023800 	.word	0x40023800
 800ad90:	42470060 	.word	0x42470060

0800ad94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b084      	sub	sp, #16
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
 800ad9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d101      	bne.n	800ada8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ada4:	2301      	movs	r3, #1
 800ada6:	e0cc      	b.n	800af42 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ada8:	4b68      	ldr	r3, [pc, #416]	; (800af4c <HAL_RCC_ClockConfig+0x1b8>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	f003 030f 	and.w	r3, r3, #15
 800adb0:	683a      	ldr	r2, [r7, #0]
 800adb2:	429a      	cmp	r2, r3
 800adb4:	d90c      	bls.n	800add0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800adb6:	4b65      	ldr	r3, [pc, #404]	; (800af4c <HAL_RCC_ClockConfig+0x1b8>)
 800adb8:	683a      	ldr	r2, [r7, #0]
 800adba:	b2d2      	uxtb	r2, r2
 800adbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800adbe:	4b63      	ldr	r3, [pc, #396]	; (800af4c <HAL_RCC_ClockConfig+0x1b8>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	f003 030f 	and.w	r3, r3, #15
 800adc6:	683a      	ldr	r2, [r7, #0]
 800adc8:	429a      	cmp	r2, r3
 800adca:	d001      	beq.n	800add0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800adcc:	2301      	movs	r3, #1
 800adce:	e0b8      	b.n	800af42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	f003 0302 	and.w	r3, r3, #2
 800add8:	2b00      	cmp	r3, #0
 800adda:	d020      	beq.n	800ae1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	f003 0304 	and.w	r3, r3, #4
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d005      	beq.n	800adf4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ade8:	4b59      	ldr	r3, [pc, #356]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800adea:	689b      	ldr	r3, [r3, #8]
 800adec:	4a58      	ldr	r2, [pc, #352]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800adee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800adf2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	f003 0308 	and.w	r3, r3, #8
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d005      	beq.n	800ae0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800ae00:	4b53      	ldr	r3, [pc, #332]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800ae02:	689b      	ldr	r3, [r3, #8]
 800ae04:	4a52      	ldr	r2, [pc, #328]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800ae06:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800ae0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ae0c:	4b50      	ldr	r3, [pc, #320]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800ae0e:	689b      	ldr	r3, [r3, #8]
 800ae10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	689b      	ldr	r3, [r3, #8]
 800ae18:	494d      	ldr	r1, [pc, #308]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800ae1a:	4313      	orrs	r3, r2
 800ae1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	f003 0301 	and.w	r3, r3, #1
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d044      	beq.n	800aeb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	685b      	ldr	r3, [r3, #4]
 800ae2e:	2b01      	cmp	r3, #1
 800ae30:	d107      	bne.n	800ae42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ae32:	4b47      	ldr	r3, [pc, #284]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d119      	bne.n	800ae72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae3e:	2301      	movs	r3, #1
 800ae40:	e07f      	b.n	800af42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	685b      	ldr	r3, [r3, #4]
 800ae46:	2b02      	cmp	r3, #2
 800ae48:	d003      	beq.n	800ae52 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ae4e:	2b03      	cmp	r3, #3
 800ae50:	d107      	bne.n	800ae62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ae52:	4b3f      	ldr	r3, [pc, #252]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d109      	bne.n	800ae72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae5e:	2301      	movs	r3, #1
 800ae60:	e06f      	b.n	800af42 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ae62:	4b3b      	ldr	r3, [pc, #236]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	f003 0302 	and.w	r3, r3, #2
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d101      	bne.n	800ae72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae6e:	2301      	movs	r3, #1
 800ae70:	e067      	b.n	800af42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ae72:	4b37      	ldr	r3, [pc, #220]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800ae74:	689b      	ldr	r3, [r3, #8]
 800ae76:	f023 0203 	bic.w	r2, r3, #3
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	685b      	ldr	r3, [r3, #4]
 800ae7e:	4934      	ldr	r1, [pc, #208]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800ae80:	4313      	orrs	r3, r2
 800ae82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ae84:	f7fa fa00 	bl	8005288 <HAL_GetTick>
 800ae88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae8a:	e00a      	b.n	800aea2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ae8c:	f7fa f9fc 	bl	8005288 <HAL_GetTick>
 800ae90:	4602      	mov	r2, r0
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	1ad3      	subs	r3, r2, r3
 800ae96:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae9a:	4293      	cmp	r3, r2
 800ae9c:	d901      	bls.n	800aea2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ae9e:	2303      	movs	r3, #3
 800aea0:	e04f      	b.n	800af42 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aea2:	4b2b      	ldr	r3, [pc, #172]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800aea4:	689b      	ldr	r3, [r3, #8]
 800aea6:	f003 020c 	and.w	r2, r3, #12
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	685b      	ldr	r3, [r3, #4]
 800aeae:	009b      	lsls	r3, r3, #2
 800aeb0:	429a      	cmp	r2, r3
 800aeb2:	d1eb      	bne.n	800ae8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800aeb4:	4b25      	ldr	r3, [pc, #148]	; (800af4c <HAL_RCC_ClockConfig+0x1b8>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f003 030f 	and.w	r3, r3, #15
 800aebc:	683a      	ldr	r2, [r7, #0]
 800aebe:	429a      	cmp	r2, r3
 800aec0:	d20c      	bcs.n	800aedc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aec2:	4b22      	ldr	r3, [pc, #136]	; (800af4c <HAL_RCC_ClockConfig+0x1b8>)
 800aec4:	683a      	ldr	r2, [r7, #0]
 800aec6:	b2d2      	uxtb	r2, r2
 800aec8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aeca:	4b20      	ldr	r3, [pc, #128]	; (800af4c <HAL_RCC_ClockConfig+0x1b8>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	f003 030f 	and.w	r3, r3, #15
 800aed2:	683a      	ldr	r2, [r7, #0]
 800aed4:	429a      	cmp	r2, r3
 800aed6:	d001      	beq.n	800aedc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800aed8:	2301      	movs	r3, #1
 800aeda:	e032      	b.n	800af42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	f003 0304 	and.w	r3, r3, #4
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d008      	beq.n	800aefa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800aee8:	4b19      	ldr	r3, [pc, #100]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800aeea:	689b      	ldr	r3, [r3, #8]
 800aeec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	68db      	ldr	r3, [r3, #12]
 800aef4:	4916      	ldr	r1, [pc, #88]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800aef6:	4313      	orrs	r3, r2
 800aef8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f003 0308 	and.w	r3, r3, #8
 800af02:	2b00      	cmp	r3, #0
 800af04:	d009      	beq.n	800af1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800af06:	4b12      	ldr	r3, [pc, #72]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800af08:	689b      	ldr	r3, [r3, #8]
 800af0a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	691b      	ldr	r3, [r3, #16]
 800af12:	00db      	lsls	r3, r3, #3
 800af14:	490e      	ldr	r1, [pc, #56]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800af16:	4313      	orrs	r3, r2
 800af18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800af1a:	f000 f82d 	bl	800af78 <HAL_RCC_GetSysClockFreq>
 800af1e:	4602      	mov	r2, r0
 800af20:	4b0b      	ldr	r3, [pc, #44]	; (800af50 <HAL_RCC_ClockConfig+0x1bc>)
 800af22:	689b      	ldr	r3, [r3, #8]
 800af24:	091b      	lsrs	r3, r3, #4
 800af26:	f003 030f 	and.w	r3, r3, #15
 800af2a:	490a      	ldr	r1, [pc, #40]	; (800af54 <HAL_RCC_ClockConfig+0x1c0>)
 800af2c:	5ccb      	ldrb	r3, [r1, r3]
 800af2e:	fa22 f303 	lsr.w	r3, r2, r3
 800af32:	4a09      	ldr	r2, [pc, #36]	; (800af58 <HAL_RCC_ClockConfig+0x1c4>)
 800af34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800af36:	4b09      	ldr	r3, [pc, #36]	; (800af5c <HAL_RCC_ClockConfig+0x1c8>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	4618      	mov	r0, r3
 800af3c:	f7fa f960 	bl	8005200 <HAL_InitTick>

  return HAL_OK;
 800af40:	2300      	movs	r3, #0
}
 800af42:	4618      	mov	r0, r3
 800af44:	3710      	adds	r7, #16
 800af46:	46bd      	mov	sp, r7
 800af48:	bd80      	pop	{r7, pc}
 800af4a:	bf00      	nop
 800af4c:	40023c00 	.word	0x40023c00
 800af50:	40023800 	.word	0x40023800
 800af54:	08013d68 	.word	0x08013d68
 800af58:	200000d8 	.word	0x200000d8
 800af5c:	200000dc 	.word	0x200000dc

0800af60 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800af60:	b480      	push	{r7}
 800af62:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800af64:	4b03      	ldr	r3, [pc, #12]	; (800af74 <HAL_RCC_EnableCSS+0x14>)
 800af66:	2201      	movs	r2, #1
 800af68:	601a      	str	r2, [r3, #0]
}
 800af6a:	bf00      	nop
 800af6c:	46bd      	mov	sp, r7
 800af6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af72:	4770      	bx	lr
 800af74:	4247004c 	.word	0x4247004c

0800af78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800af78:	b5b0      	push	{r4, r5, r7, lr}
 800af7a:	b084      	sub	sp, #16
 800af7c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800af7e:	2100      	movs	r1, #0
 800af80:	6079      	str	r1, [r7, #4]
 800af82:	2100      	movs	r1, #0
 800af84:	60f9      	str	r1, [r7, #12]
 800af86:	2100      	movs	r1, #0
 800af88:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800af8a:	2100      	movs	r1, #0
 800af8c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af8e:	4952      	ldr	r1, [pc, #328]	; (800b0d8 <HAL_RCC_GetSysClockFreq+0x160>)
 800af90:	6889      	ldr	r1, [r1, #8]
 800af92:	f001 010c 	and.w	r1, r1, #12
 800af96:	2908      	cmp	r1, #8
 800af98:	d00d      	beq.n	800afb6 <HAL_RCC_GetSysClockFreq+0x3e>
 800af9a:	2908      	cmp	r1, #8
 800af9c:	f200 8094 	bhi.w	800b0c8 <HAL_RCC_GetSysClockFreq+0x150>
 800afa0:	2900      	cmp	r1, #0
 800afa2:	d002      	beq.n	800afaa <HAL_RCC_GetSysClockFreq+0x32>
 800afa4:	2904      	cmp	r1, #4
 800afa6:	d003      	beq.n	800afb0 <HAL_RCC_GetSysClockFreq+0x38>
 800afa8:	e08e      	b.n	800b0c8 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800afaa:	4b4c      	ldr	r3, [pc, #304]	; (800b0dc <HAL_RCC_GetSysClockFreq+0x164>)
 800afac:	60bb      	str	r3, [r7, #8]
       break;
 800afae:	e08e      	b.n	800b0ce <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800afb0:	4b4b      	ldr	r3, [pc, #300]	; (800b0e0 <HAL_RCC_GetSysClockFreq+0x168>)
 800afb2:	60bb      	str	r3, [r7, #8]
      break;
 800afb4:	e08b      	b.n	800b0ce <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800afb6:	4948      	ldr	r1, [pc, #288]	; (800b0d8 <HAL_RCC_GetSysClockFreq+0x160>)
 800afb8:	6849      	ldr	r1, [r1, #4]
 800afba:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800afbe:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800afc0:	4945      	ldr	r1, [pc, #276]	; (800b0d8 <HAL_RCC_GetSysClockFreq+0x160>)
 800afc2:	6849      	ldr	r1, [r1, #4]
 800afc4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800afc8:	2900      	cmp	r1, #0
 800afca:	d024      	beq.n	800b016 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800afcc:	4942      	ldr	r1, [pc, #264]	; (800b0d8 <HAL_RCC_GetSysClockFreq+0x160>)
 800afce:	6849      	ldr	r1, [r1, #4]
 800afd0:	0989      	lsrs	r1, r1, #6
 800afd2:	4608      	mov	r0, r1
 800afd4:	f04f 0100 	mov.w	r1, #0
 800afd8:	f240 14ff 	movw	r4, #511	; 0x1ff
 800afdc:	f04f 0500 	mov.w	r5, #0
 800afe0:	ea00 0204 	and.w	r2, r0, r4
 800afe4:	ea01 0305 	and.w	r3, r1, r5
 800afe8:	493d      	ldr	r1, [pc, #244]	; (800b0e0 <HAL_RCC_GetSysClockFreq+0x168>)
 800afea:	fb01 f003 	mul.w	r0, r1, r3
 800afee:	2100      	movs	r1, #0
 800aff0:	fb01 f102 	mul.w	r1, r1, r2
 800aff4:	1844      	adds	r4, r0, r1
 800aff6:	493a      	ldr	r1, [pc, #232]	; (800b0e0 <HAL_RCC_GetSysClockFreq+0x168>)
 800aff8:	fba2 0101 	umull	r0, r1, r2, r1
 800affc:	1863      	adds	r3, r4, r1
 800affe:	4619      	mov	r1, r3
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	461a      	mov	r2, r3
 800b004:	f04f 0300 	mov.w	r3, #0
 800b008:	f7f5 fd28 	bl	8000a5c <__aeabi_uldivmod>
 800b00c:	4602      	mov	r2, r0
 800b00e:	460b      	mov	r3, r1
 800b010:	4613      	mov	r3, r2
 800b012:	60fb      	str	r3, [r7, #12]
 800b014:	e04a      	b.n	800b0ac <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b016:	4b30      	ldr	r3, [pc, #192]	; (800b0d8 <HAL_RCC_GetSysClockFreq+0x160>)
 800b018:	685b      	ldr	r3, [r3, #4]
 800b01a:	099b      	lsrs	r3, r3, #6
 800b01c:	461a      	mov	r2, r3
 800b01e:	f04f 0300 	mov.w	r3, #0
 800b022:	f240 10ff 	movw	r0, #511	; 0x1ff
 800b026:	f04f 0100 	mov.w	r1, #0
 800b02a:	ea02 0400 	and.w	r4, r2, r0
 800b02e:	ea03 0501 	and.w	r5, r3, r1
 800b032:	4620      	mov	r0, r4
 800b034:	4629      	mov	r1, r5
 800b036:	f04f 0200 	mov.w	r2, #0
 800b03a:	f04f 0300 	mov.w	r3, #0
 800b03e:	014b      	lsls	r3, r1, #5
 800b040:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800b044:	0142      	lsls	r2, r0, #5
 800b046:	4610      	mov	r0, r2
 800b048:	4619      	mov	r1, r3
 800b04a:	1b00      	subs	r0, r0, r4
 800b04c:	eb61 0105 	sbc.w	r1, r1, r5
 800b050:	f04f 0200 	mov.w	r2, #0
 800b054:	f04f 0300 	mov.w	r3, #0
 800b058:	018b      	lsls	r3, r1, #6
 800b05a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800b05e:	0182      	lsls	r2, r0, #6
 800b060:	1a12      	subs	r2, r2, r0
 800b062:	eb63 0301 	sbc.w	r3, r3, r1
 800b066:	f04f 0000 	mov.w	r0, #0
 800b06a:	f04f 0100 	mov.w	r1, #0
 800b06e:	00d9      	lsls	r1, r3, #3
 800b070:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b074:	00d0      	lsls	r0, r2, #3
 800b076:	4602      	mov	r2, r0
 800b078:	460b      	mov	r3, r1
 800b07a:	1912      	adds	r2, r2, r4
 800b07c:	eb45 0303 	adc.w	r3, r5, r3
 800b080:	f04f 0000 	mov.w	r0, #0
 800b084:	f04f 0100 	mov.w	r1, #0
 800b088:	0299      	lsls	r1, r3, #10
 800b08a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800b08e:	0290      	lsls	r0, r2, #10
 800b090:	4602      	mov	r2, r0
 800b092:	460b      	mov	r3, r1
 800b094:	4610      	mov	r0, r2
 800b096:	4619      	mov	r1, r3
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	461a      	mov	r2, r3
 800b09c:	f04f 0300 	mov.w	r3, #0
 800b0a0:	f7f5 fcdc 	bl	8000a5c <__aeabi_uldivmod>
 800b0a4:	4602      	mov	r2, r0
 800b0a6:	460b      	mov	r3, r1
 800b0a8:	4613      	mov	r3, r2
 800b0aa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b0ac:	4b0a      	ldr	r3, [pc, #40]	; (800b0d8 <HAL_RCC_GetSysClockFreq+0x160>)
 800b0ae:	685b      	ldr	r3, [r3, #4]
 800b0b0:	0c1b      	lsrs	r3, r3, #16
 800b0b2:	f003 0303 	and.w	r3, r3, #3
 800b0b6:	3301      	adds	r3, #1
 800b0b8:	005b      	lsls	r3, r3, #1
 800b0ba:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800b0bc:	68fa      	ldr	r2, [r7, #12]
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0c4:	60bb      	str	r3, [r7, #8]
      break;
 800b0c6:	e002      	b.n	800b0ce <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b0c8:	4b04      	ldr	r3, [pc, #16]	; (800b0dc <HAL_RCC_GetSysClockFreq+0x164>)
 800b0ca:	60bb      	str	r3, [r7, #8]
      break;
 800b0cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b0ce:	68bb      	ldr	r3, [r7, #8]
}
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	3710      	adds	r7, #16
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	bdb0      	pop	{r4, r5, r7, pc}
 800b0d8:	40023800 	.word	0x40023800
 800b0dc:	00f42400 	.word	0x00f42400
 800b0e0:	017d7840 	.word	0x017d7840

0800b0e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b0e4:	b480      	push	{r7}
 800b0e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b0e8:	4b03      	ldr	r3, [pc, #12]	; (800b0f8 <HAL_RCC_GetHCLKFreq+0x14>)
 800b0ea:	681b      	ldr	r3, [r3, #0]
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f4:	4770      	bx	lr
 800b0f6:	bf00      	nop
 800b0f8:	200000d8 	.word	0x200000d8

0800b0fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b100:	f7ff fff0 	bl	800b0e4 <HAL_RCC_GetHCLKFreq>
 800b104:	4602      	mov	r2, r0
 800b106:	4b05      	ldr	r3, [pc, #20]	; (800b11c <HAL_RCC_GetPCLK1Freq+0x20>)
 800b108:	689b      	ldr	r3, [r3, #8]
 800b10a:	0a9b      	lsrs	r3, r3, #10
 800b10c:	f003 0307 	and.w	r3, r3, #7
 800b110:	4903      	ldr	r1, [pc, #12]	; (800b120 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b112:	5ccb      	ldrb	r3, [r1, r3]
 800b114:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b118:	4618      	mov	r0, r3
 800b11a:	bd80      	pop	{r7, pc}
 800b11c:	40023800 	.word	0x40023800
 800b120:	08013d78 	.word	0x08013d78

0800b124 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b128:	f7ff ffdc 	bl	800b0e4 <HAL_RCC_GetHCLKFreq>
 800b12c:	4602      	mov	r2, r0
 800b12e:	4b05      	ldr	r3, [pc, #20]	; (800b144 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b130:	689b      	ldr	r3, [r3, #8]
 800b132:	0b5b      	lsrs	r3, r3, #13
 800b134:	f003 0307 	and.w	r3, r3, #7
 800b138:	4903      	ldr	r1, [pc, #12]	; (800b148 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b13a:	5ccb      	ldrb	r3, [r1, r3]
 800b13c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b140:	4618      	mov	r0, r3
 800b142:	bd80      	pop	{r7, pc}
 800b144:	40023800 	.word	0x40023800
 800b148:	08013d78 	.word	0x08013d78

0800b14c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800b150:	4b06      	ldr	r3, [pc, #24]	; (800b16c <HAL_RCC_NMI_IRQHandler+0x20>)
 800b152:	68db      	ldr	r3, [r3, #12]
 800b154:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b158:	2b80      	cmp	r3, #128	; 0x80
 800b15a:	d104      	bne.n	800b166 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800b15c:	f000 f80a 	bl	800b174 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800b160:	4b03      	ldr	r3, [pc, #12]	; (800b170 <HAL_RCC_NMI_IRQHandler+0x24>)
 800b162:	2280      	movs	r2, #128	; 0x80
 800b164:	701a      	strb	r2, [r3, #0]
  }
}
 800b166:	bf00      	nop
 800b168:	bd80      	pop	{r7, pc}
 800b16a:	bf00      	nop
 800b16c:	40023800 	.word	0x40023800
 800b170:	4002380e 	.word	0x4002380e

0800b174 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800b174:	b480      	push	{r7}
 800b176:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800b178:	bf00      	nop
 800b17a:	46bd      	mov	sp, r7
 800b17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b180:	4770      	bx	lr
	...

0800b184 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b086      	sub	sp, #24
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b18c:	2300      	movs	r3, #0
 800b18e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800b190:	2300      	movs	r3, #0
 800b192:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	f003 0301 	and.w	r3, r3, #1
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d105      	bne.n	800b1ac <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d035      	beq.n	800b218 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b1ac:	4b62      	ldr	r3, [pc, #392]	; (800b338 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b1b2:	f7fa f869 	bl	8005288 <HAL_GetTick>
 800b1b6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b1b8:	e008      	b.n	800b1cc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b1ba:	f7fa f865 	bl	8005288 <HAL_GetTick>
 800b1be:	4602      	mov	r2, r0
 800b1c0:	697b      	ldr	r3, [r7, #20]
 800b1c2:	1ad3      	subs	r3, r2, r3
 800b1c4:	2b02      	cmp	r3, #2
 800b1c6:	d901      	bls.n	800b1cc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b1c8:	2303      	movs	r3, #3
 800b1ca:	e0b0      	b.n	800b32e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b1cc:	4b5b      	ldr	r3, [pc, #364]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d1f0      	bne.n	800b1ba <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	685b      	ldr	r3, [r3, #4]
 800b1dc:	019a      	lsls	r2, r3, #6
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	689b      	ldr	r3, [r3, #8]
 800b1e2:	071b      	lsls	r3, r3, #28
 800b1e4:	4955      	ldr	r1, [pc, #340]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b1e6:	4313      	orrs	r3, r2
 800b1e8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b1ec:	4b52      	ldr	r3, [pc, #328]	; (800b338 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b1ee:	2201      	movs	r2, #1
 800b1f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b1f2:	f7fa f849 	bl	8005288 <HAL_GetTick>
 800b1f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b1f8:	e008      	b.n	800b20c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b1fa:	f7fa f845 	bl	8005288 <HAL_GetTick>
 800b1fe:	4602      	mov	r2, r0
 800b200:	697b      	ldr	r3, [r7, #20]
 800b202:	1ad3      	subs	r3, r2, r3
 800b204:	2b02      	cmp	r3, #2
 800b206:	d901      	bls.n	800b20c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b208:	2303      	movs	r3, #3
 800b20a:	e090      	b.n	800b32e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b20c:	4b4b      	ldr	r3, [pc, #300]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b214:	2b00      	cmp	r3, #0
 800b216:	d0f0      	beq.n	800b1fa <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	f003 0302 	and.w	r3, r3, #2
 800b220:	2b00      	cmp	r3, #0
 800b222:	f000 8083 	beq.w	800b32c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b226:	2300      	movs	r3, #0
 800b228:	60fb      	str	r3, [r7, #12]
 800b22a:	4b44      	ldr	r3, [pc, #272]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b22c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b22e:	4a43      	ldr	r2, [pc, #268]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b230:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b234:	6413      	str	r3, [r2, #64]	; 0x40
 800b236:	4b41      	ldr	r3, [pc, #260]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b23a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b23e:	60fb      	str	r3, [r7, #12]
 800b240:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b242:	4b3f      	ldr	r3, [pc, #252]	; (800b340 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	4a3e      	ldr	r2, [pc, #248]	; (800b340 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b248:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b24c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b24e:	f7fa f81b 	bl	8005288 <HAL_GetTick>
 800b252:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b254:	e008      	b.n	800b268 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b256:	f7fa f817 	bl	8005288 <HAL_GetTick>
 800b25a:	4602      	mov	r2, r0
 800b25c:	697b      	ldr	r3, [r7, #20]
 800b25e:	1ad3      	subs	r3, r2, r3
 800b260:	2b02      	cmp	r3, #2
 800b262:	d901      	bls.n	800b268 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800b264:	2303      	movs	r3, #3
 800b266:	e062      	b.n	800b32e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b268:	4b35      	ldr	r3, [pc, #212]	; (800b340 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b270:	2b00      	cmp	r3, #0
 800b272:	d0f0      	beq.n	800b256 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b274:	4b31      	ldr	r3, [pc, #196]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b278:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b27c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b27e:	693b      	ldr	r3, [r7, #16]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d02f      	beq.n	800b2e4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	68db      	ldr	r3, [r3, #12]
 800b288:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b28c:	693a      	ldr	r2, [r7, #16]
 800b28e:	429a      	cmp	r2, r3
 800b290:	d028      	beq.n	800b2e4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b292:	4b2a      	ldr	r3, [pc, #168]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b296:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b29a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b29c:	4b29      	ldr	r3, [pc, #164]	; (800b344 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b29e:	2201      	movs	r2, #1
 800b2a0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b2a2:	4b28      	ldr	r3, [pc, #160]	; (800b344 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b2a8:	4a24      	ldr	r2, [pc, #144]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b2ae:	4b23      	ldr	r3, [pc, #140]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b2b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2b2:	f003 0301 	and.w	r3, r3, #1
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	d114      	bne.n	800b2e4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b2ba:	f7f9 ffe5 	bl	8005288 <HAL_GetTick>
 800b2be:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b2c0:	e00a      	b.n	800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b2c2:	f7f9 ffe1 	bl	8005288 <HAL_GetTick>
 800b2c6:	4602      	mov	r2, r0
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	1ad3      	subs	r3, r2, r3
 800b2cc:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d901      	bls.n	800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800b2d4:	2303      	movs	r3, #3
 800b2d6:	e02a      	b.n	800b32e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b2d8:	4b18      	ldr	r3, [pc, #96]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b2da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2dc:	f003 0302 	and.w	r3, r3, #2
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d0ee      	beq.n	800b2c2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	68db      	ldr	r3, [r3, #12]
 800b2e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b2ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b2f0:	d10d      	bne.n	800b30e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800b2f2:	4b12      	ldr	r3, [pc, #72]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b2f4:	689b      	ldr	r3, [r3, #8]
 800b2f6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	68db      	ldr	r3, [r3, #12]
 800b2fe:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b302:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b306:	490d      	ldr	r1, [pc, #52]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b308:	4313      	orrs	r3, r2
 800b30a:	608b      	str	r3, [r1, #8]
 800b30c:	e005      	b.n	800b31a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b30e:	4b0b      	ldr	r3, [pc, #44]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b310:	689b      	ldr	r3, [r3, #8]
 800b312:	4a0a      	ldr	r2, [pc, #40]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b314:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800b318:	6093      	str	r3, [r2, #8]
 800b31a:	4b08      	ldr	r3, [pc, #32]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b31c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	68db      	ldr	r3, [r3, #12]
 800b322:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b326:	4905      	ldr	r1, [pc, #20]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b328:	4313      	orrs	r3, r2
 800b32a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800b32c:	2300      	movs	r3, #0
}
 800b32e:	4618      	mov	r0, r3
 800b330:	3718      	adds	r7, #24
 800b332:	46bd      	mov	sp, r7
 800b334:	bd80      	pop	{r7, pc}
 800b336:	bf00      	nop
 800b338:	42470068 	.word	0x42470068
 800b33c:	40023800 	.word	0x40023800
 800b340:	40007000 	.word	0x40007000
 800b344:	42470e40 	.word	0x42470e40

0800b348 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b082      	sub	sp, #8
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d101      	bne.n	800b35a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800b356:	2301      	movs	r3, #1
 800b358:	e083      	b.n	800b462 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	7f5b      	ldrb	r3, [r3, #29]
 800b35e:	b2db      	uxtb	r3, r3
 800b360:	2b00      	cmp	r3, #0
 800b362:	d105      	bne.n	800b370 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2200      	movs	r2, #0
 800b368:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800b36a:	6878      	ldr	r0, [r7, #4]
 800b36c:	f7f9 faec 	bl	8004948 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2202      	movs	r2, #2
 800b374:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	22ca      	movs	r2, #202	; 0xca
 800b37c:	625a      	str	r2, [r3, #36]	; 0x24
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	2253      	movs	r2, #83	; 0x53
 800b384:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800b386:	6878      	ldr	r0, [r7, #4]
 800b388:	f000 f9fb 	bl	800b782 <RTC_EnterInitMode>
 800b38c:	4603      	mov	r3, r0
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d008      	beq.n	800b3a4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	22ff      	movs	r2, #255	; 0xff
 800b398:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	2204      	movs	r2, #4
 800b39e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	e05e      	b.n	800b462 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	689b      	ldr	r3, [r3, #8]
 800b3aa:	687a      	ldr	r2, [r7, #4]
 800b3ac:	6812      	ldr	r2, [r2, #0]
 800b3ae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b3b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b3b6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	6899      	ldr	r1, [r3, #8]
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	685a      	ldr	r2, [r3, #4]
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	691b      	ldr	r3, [r3, #16]
 800b3c6:	431a      	orrs	r2, r3
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	695b      	ldr	r3, [r3, #20]
 800b3cc:	431a      	orrs	r2, r3
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	430a      	orrs	r2, r1
 800b3d4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	687a      	ldr	r2, [r7, #4]
 800b3dc:	68d2      	ldr	r2, [r2, #12]
 800b3de:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	6919      	ldr	r1, [r3, #16]
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	689b      	ldr	r3, [r3, #8]
 800b3ea:	041a      	lsls	r2, r3, #16
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	430a      	orrs	r2, r1
 800b3f2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	68da      	ldr	r2, [r3, #12]
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b402:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	689b      	ldr	r3, [r3, #8]
 800b40a:	f003 0320 	and.w	r3, r3, #32
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d10e      	bne.n	800b430 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b412:	6878      	ldr	r0, [r7, #4]
 800b414:	f000 f98d 	bl	800b732 <HAL_RTC_WaitForSynchro>
 800b418:	4603      	mov	r3, r0
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d008      	beq.n	800b430 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	22ff      	movs	r2, #255	; 0xff
 800b424:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	2204      	movs	r2, #4
 800b42a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800b42c:	2301      	movs	r3, #1
 800b42e:	e018      	b.n	800b462 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b43e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	699a      	ldr	r2, [r3, #24]
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	430a      	orrs	r2, r1
 800b450:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	22ff      	movs	r2, #255	; 0xff
 800b458:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2201      	movs	r2, #1
 800b45e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800b460:	2300      	movs	r3, #0
  }
}
 800b462:	4618      	mov	r0, r3
 800b464:	3708      	adds	r7, #8
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}

0800b46a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b46a:	b590      	push	{r4, r7, lr}
 800b46c:	b087      	sub	sp, #28
 800b46e:	af00      	add	r7, sp, #0
 800b470:	60f8      	str	r0, [r7, #12]
 800b472:	60b9      	str	r1, [r7, #8]
 800b474:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800b476:	2300      	movs	r3, #0
 800b478:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	7f1b      	ldrb	r3, [r3, #28]
 800b47e:	2b01      	cmp	r3, #1
 800b480:	d101      	bne.n	800b486 <HAL_RTC_SetTime+0x1c>
 800b482:	2302      	movs	r3, #2
 800b484:	e0aa      	b.n	800b5dc <HAL_RTC_SetTime+0x172>
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	2201      	movs	r2, #1
 800b48a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2202      	movs	r2, #2
 800b490:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d126      	bne.n	800b4e6 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	689b      	ldr	r3, [r3, #8]
 800b49e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d102      	bne.n	800b4ac <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800b4a6:	68bb      	ldr	r3, [r7, #8]
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800b4ac:	68bb      	ldr	r3, [r7, #8]
 800b4ae:	781b      	ldrb	r3, [r3, #0]
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	f000 f992 	bl	800b7da <RTC_ByteToBcd2>
 800b4b6:	4603      	mov	r3, r0
 800b4b8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	785b      	ldrb	r3, [r3, #1]
 800b4be:	4618      	mov	r0, r3
 800b4c0:	f000 f98b 	bl	800b7da <RTC_ByteToBcd2>
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800b4c8:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	789b      	ldrb	r3, [r3, #2]
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f000 f983 	bl	800b7da <RTC_ByteToBcd2>
 800b4d4:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800b4d6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	78db      	ldrb	r3, [r3, #3]
 800b4de:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800b4e0:	4313      	orrs	r3, r2
 800b4e2:	617b      	str	r3, [r7, #20]
 800b4e4:	e018      	b.n	800b518 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	689b      	ldr	r3, [r3, #8]
 800b4ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d102      	bne.n	800b4fa <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	781b      	ldrb	r3, [r3, #0]
 800b4fe:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800b500:	68bb      	ldr	r3, [r7, #8]
 800b502:	785b      	ldrb	r3, [r3, #1]
 800b504:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800b506:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800b508:	68ba      	ldr	r2, [r7, #8]
 800b50a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800b50c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800b50e:	68bb      	ldr	r3, [r7, #8]
 800b510:	78db      	ldrb	r3, [r3, #3]
 800b512:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800b514:	4313      	orrs	r3, r2
 800b516:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	22ca      	movs	r2, #202	; 0xca
 800b51e:	625a      	str	r2, [r3, #36]	; 0x24
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	2253      	movs	r2, #83	; 0x53
 800b526:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800b528:	68f8      	ldr	r0, [r7, #12]
 800b52a:	f000 f92a 	bl	800b782 <RTC_EnterInitMode>
 800b52e:	4603      	mov	r3, r0
 800b530:	2b00      	cmp	r3, #0
 800b532:	d00b      	beq.n	800b54c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	22ff      	movs	r2, #255	; 0xff
 800b53a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	2204      	movs	r2, #4
 800b540:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	2200      	movs	r2, #0
 800b546:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800b548:	2301      	movs	r3, #1
 800b54a:	e047      	b.n	800b5dc <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	681a      	ldr	r2, [r3, #0]
 800b550:	697b      	ldr	r3, [r7, #20]
 800b552:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b556:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b55a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	689a      	ldr	r2, [r3, #8]
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b56a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	6899      	ldr	r1, [r3, #8]
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	68da      	ldr	r2, [r3, #12]
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	691b      	ldr	r3, [r3, #16]
 800b57a:	431a      	orrs	r2, r3
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	430a      	orrs	r2, r1
 800b582:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	68da      	ldr	r2, [r3, #12]
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b592:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	689b      	ldr	r3, [r3, #8]
 800b59a:	f003 0320 	and.w	r3, r3, #32
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d111      	bne.n	800b5c6 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b5a2:	68f8      	ldr	r0, [r7, #12]
 800b5a4:	f000 f8c5 	bl	800b732 <HAL_RTC_WaitForSynchro>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d00b      	beq.n	800b5c6 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	22ff      	movs	r2, #255	; 0xff
 800b5b4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	2204      	movs	r2, #4
 800b5ba:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	2200      	movs	r2, #0
 800b5c0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800b5c2:	2301      	movs	r3, #1
 800b5c4:	e00a      	b.n	800b5dc <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	22ff      	movs	r2, #255	; 0xff
 800b5cc:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	2201      	movs	r2, #1
 800b5d2:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800b5da:	2300      	movs	r3, #0
  }
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	371c      	adds	r7, #28
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	bd90      	pop	{r4, r7, pc}

0800b5e4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b5e4:	b590      	push	{r4, r7, lr}
 800b5e6:	b087      	sub	sp, #28
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	60f8      	str	r0, [r7, #12]
 800b5ec:	60b9      	str	r1, [r7, #8]
 800b5ee:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	7f1b      	ldrb	r3, [r3, #28]
 800b5f8:	2b01      	cmp	r3, #1
 800b5fa:	d101      	bne.n	800b600 <HAL_RTC_SetDate+0x1c>
 800b5fc:	2302      	movs	r3, #2
 800b5fe:	e094      	b.n	800b72a <HAL_RTC_SetDate+0x146>
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	2201      	movs	r2, #1
 800b604:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	2202      	movs	r2, #2
 800b60a:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d10e      	bne.n	800b630 <HAL_RTC_SetDate+0x4c>
 800b612:	68bb      	ldr	r3, [r7, #8]
 800b614:	785b      	ldrb	r3, [r3, #1]
 800b616:	f003 0310 	and.w	r3, r3, #16
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d008      	beq.n	800b630 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b61e:	68bb      	ldr	r3, [r7, #8]
 800b620:	785b      	ldrb	r3, [r3, #1]
 800b622:	f023 0310 	bic.w	r3, r3, #16
 800b626:	b2db      	uxtb	r3, r3
 800b628:	330a      	adds	r3, #10
 800b62a:	b2da      	uxtb	r2, r3
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2b00      	cmp	r3, #0
 800b634:	d11c      	bne.n	800b670 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800b636:	68bb      	ldr	r3, [r7, #8]
 800b638:	78db      	ldrb	r3, [r3, #3]
 800b63a:	4618      	mov	r0, r3
 800b63c:	f000 f8cd 	bl	800b7da <RTC_ByteToBcd2>
 800b640:	4603      	mov	r3, r0
 800b642:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	785b      	ldrb	r3, [r3, #1]
 800b648:	4618      	mov	r0, r3
 800b64a:	f000 f8c6 	bl	800b7da <RTC_ByteToBcd2>
 800b64e:	4603      	mov	r3, r0
 800b650:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800b652:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800b654:	68bb      	ldr	r3, [r7, #8]
 800b656:	789b      	ldrb	r3, [r3, #2]
 800b658:	4618      	mov	r0, r3
 800b65a:	f000 f8be 	bl	800b7da <RTC_ByteToBcd2>
 800b65e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800b660:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	781b      	ldrb	r3, [r3, #0]
 800b668:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800b66a:	4313      	orrs	r3, r2
 800b66c:	617b      	str	r3, [r7, #20]
 800b66e:	e00e      	b.n	800b68e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800b670:	68bb      	ldr	r3, [r7, #8]
 800b672:	78db      	ldrb	r3, [r3, #3]
 800b674:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800b676:	68bb      	ldr	r3, [r7, #8]
 800b678:	785b      	ldrb	r3, [r3, #1]
 800b67a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800b67c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800b67e:	68ba      	ldr	r2, [r7, #8]
 800b680:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800b682:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	781b      	ldrb	r3, [r3, #0]
 800b688:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800b68a:	4313      	orrs	r3, r2
 800b68c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	22ca      	movs	r2, #202	; 0xca
 800b694:	625a      	str	r2, [r3, #36]	; 0x24
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	2253      	movs	r2, #83	; 0x53
 800b69c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800b69e:	68f8      	ldr	r0, [r7, #12]
 800b6a0:	f000 f86f 	bl	800b782 <RTC_EnterInitMode>
 800b6a4:	4603      	mov	r3, r0
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d00b      	beq.n	800b6c2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	22ff      	movs	r2, #255	; 0xff
 800b6b0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	2204      	movs	r2, #4
 800b6b6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800b6be:	2301      	movs	r3, #1
 800b6c0:	e033      	b.n	800b72a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	681a      	ldr	r2, [r3, #0]
 800b6c6:	697b      	ldr	r3, [r7, #20]
 800b6c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b6cc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b6d0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	68da      	ldr	r2, [r3, #12]
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b6e0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	689b      	ldr	r3, [r3, #8]
 800b6e8:	f003 0320 	and.w	r3, r3, #32
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d111      	bne.n	800b714 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b6f0:	68f8      	ldr	r0, [r7, #12]
 800b6f2:	f000 f81e 	bl	800b732 <HAL_RTC_WaitForSynchro>
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d00b      	beq.n	800b714 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	22ff      	movs	r2, #255	; 0xff
 800b702:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	2204      	movs	r2, #4
 800b708:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	2200      	movs	r2, #0
 800b70e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800b710:	2301      	movs	r3, #1
 800b712:	e00a      	b.n	800b72a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	22ff      	movs	r2, #255	; 0xff
 800b71a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	2201      	movs	r2, #1
 800b720:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	2200      	movs	r2, #0
 800b726:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800b728:	2300      	movs	r3, #0
  }
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	371c      	adds	r7, #28
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd90      	pop	{r4, r7, pc}

0800b732 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800b732:	b580      	push	{r7, lr}
 800b734:	b084      	sub	sp, #16
 800b736:	af00      	add	r7, sp, #0
 800b738:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b73a:	2300      	movs	r3, #0
 800b73c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	68da      	ldr	r2, [r3, #12]
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800b74c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b74e:	f7f9 fd9b 	bl	8005288 <HAL_GetTick>
 800b752:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800b754:	e009      	b.n	800b76a <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b756:	f7f9 fd97 	bl	8005288 <HAL_GetTick>
 800b75a:	4602      	mov	r2, r0
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	1ad3      	subs	r3, r2, r3
 800b760:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b764:	d901      	bls.n	800b76a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800b766:	2303      	movs	r3, #3
 800b768:	e007      	b.n	800b77a <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	68db      	ldr	r3, [r3, #12]
 800b770:	f003 0320 	and.w	r3, r3, #32
 800b774:	2b00      	cmp	r3, #0
 800b776:	d0ee      	beq.n	800b756 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800b778:	2300      	movs	r3, #0
}
 800b77a:	4618      	mov	r0, r3
 800b77c:	3710      	adds	r7, #16
 800b77e:	46bd      	mov	sp, r7
 800b780:	bd80      	pop	{r7, pc}

0800b782 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800b782:	b580      	push	{r7, lr}
 800b784:	b084      	sub	sp, #16
 800b786:	af00      	add	r7, sp, #0
 800b788:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b78a:	2300      	movs	r3, #0
 800b78c:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	68db      	ldr	r3, [r3, #12]
 800b794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d119      	bne.n	800b7d0 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	f04f 32ff 	mov.w	r2, #4294967295
 800b7a4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b7a6:	f7f9 fd6f 	bl	8005288 <HAL_GetTick>
 800b7aa:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b7ac:	e009      	b.n	800b7c2 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b7ae:	f7f9 fd6b 	bl	8005288 <HAL_GetTick>
 800b7b2:	4602      	mov	r2, r0
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	1ad3      	subs	r3, r2, r3
 800b7b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b7bc:	d901      	bls.n	800b7c2 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800b7be:	2303      	movs	r3, #3
 800b7c0:	e007      	b.n	800b7d2 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	68db      	ldr	r3, [r3, #12]
 800b7c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d0ee      	beq.n	800b7ae <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800b7d0:	2300      	movs	r3, #0
}
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	3710      	adds	r7, #16
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	bd80      	pop	{r7, pc}

0800b7da <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800b7da:	b480      	push	{r7}
 800b7dc:	b085      	sub	sp, #20
 800b7de:	af00      	add	r7, sp, #0
 800b7e0:	4603      	mov	r3, r0
 800b7e2:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800b7e8:	e005      	b.n	800b7f6 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	3301      	adds	r3, #1
 800b7ee:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800b7f0:	79fb      	ldrb	r3, [r7, #7]
 800b7f2:	3b0a      	subs	r3, #10
 800b7f4:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800b7f6:	79fb      	ldrb	r3, [r7, #7]
 800b7f8:	2b09      	cmp	r3, #9
 800b7fa:	d8f6      	bhi.n	800b7ea <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	b2db      	uxtb	r3, r3
 800b800:	011b      	lsls	r3, r3, #4
 800b802:	b2da      	uxtb	r2, r3
 800b804:	79fb      	ldrb	r3, [r7, #7]
 800b806:	4313      	orrs	r3, r2
 800b808:	b2db      	uxtb	r3, r3
}
 800b80a:	4618      	mov	r0, r3
 800b80c:	3714      	adds	r7, #20
 800b80e:	46bd      	mov	sp, r7
 800b810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b814:	4770      	bx	lr

0800b816 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b816:	b580      	push	{r7, lr}
 800b818:	b082      	sub	sp, #8
 800b81a:	af00      	add	r7, sp, #0
 800b81c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d101      	bne.n	800b828 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b824:	2301      	movs	r3, #1
 800b826:	e056      	b.n	800b8d6 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2200      	movs	r2, #0
 800b82c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b834:	b2db      	uxtb	r3, r3
 800b836:	2b00      	cmp	r3, #0
 800b838:	d106      	bne.n	800b848 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2200      	movs	r2, #0
 800b83e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b842:	6878      	ldr	r0, [r7, #4]
 800b844:	f7f9 f896 	bl	8004974 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2202      	movs	r2, #2
 800b84c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	681a      	ldr	r2, [r3, #0]
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b85e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	685a      	ldr	r2, [r3, #4]
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	689b      	ldr	r3, [r3, #8]
 800b868:	431a      	orrs	r2, r3
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	68db      	ldr	r3, [r3, #12]
 800b86e:	431a      	orrs	r2, r3
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	691b      	ldr	r3, [r3, #16]
 800b874:	431a      	orrs	r2, r3
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	695b      	ldr	r3, [r3, #20]
 800b87a:	431a      	orrs	r2, r3
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	699b      	ldr	r3, [r3, #24]
 800b880:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b884:	431a      	orrs	r2, r3
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	69db      	ldr	r3, [r3, #28]
 800b88a:	431a      	orrs	r2, r3
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	6a1b      	ldr	r3, [r3, #32]
 800b890:	ea42 0103 	orr.w	r1, r2, r3
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	430a      	orrs	r2, r1
 800b89e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	699b      	ldr	r3, [r3, #24]
 800b8a4:	0c1b      	lsrs	r3, r3, #16
 800b8a6:	f003 0104 	and.w	r1, r3, #4
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	430a      	orrs	r2, r1
 800b8b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	69da      	ldr	r2, [r3, #28]
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b8c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2201      	movs	r2, #1
 800b8d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b8d4:	2300      	movs	r3, #0
}
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	3708      	adds	r7, #8
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}

0800b8de <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b8de:	b580      	push	{r7, lr}
 800b8e0:	b088      	sub	sp, #32
 800b8e2:	af00      	add	r7, sp, #0
 800b8e4:	60f8      	str	r0, [r7, #12]
 800b8e6:	60b9      	str	r1, [r7, #8]
 800b8e8:	603b      	str	r3, [r7, #0]
 800b8ea:	4613      	mov	r3, r2
 800b8ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b8f8:	2b01      	cmp	r3, #1
 800b8fa:	d101      	bne.n	800b900 <HAL_SPI_Transmit+0x22>
 800b8fc:	2302      	movs	r3, #2
 800b8fe:	e11e      	b.n	800bb3e <HAL_SPI_Transmit+0x260>
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	2201      	movs	r2, #1
 800b904:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b908:	f7f9 fcbe 	bl	8005288 <HAL_GetTick>
 800b90c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b90e:	88fb      	ldrh	r3, [r7, #6]
 800b910:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b918:	b2db      	uxtb	r3, r3
 800b91a:	2b01      	cmp	r3, #1
 800b91c:	d002      	beq.n	800b924 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b91e:	2302      	movs	r3, #2
 800b920:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b922:	e103      	b.n	800bb2c <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b924:	68bb      	ldr	r3, [r7, #8]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d002      	beq.n	800b930 <HAL_SPI_Transmit+0x52>
 800b92a:	88fb      	ldrh	r3, [r7, #6]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d102      	bne.n	800b936 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b930:	2301      	movs	r3, #1
 800b932:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b934:	e0fa      	b.n	800bb2c <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	2203      	movs	r2, #3
 800b93a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	2200      	movs	r2, #0
 800b942:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	68ba      	ldr	r2, [r7, #8]
 800b948:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	88fa      	ldrh	r2, [r7, #6]
 800b94e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	88fa      	ldrh	r2, [r7, #6]
 800b954:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	2200      	movs	r2, #0
 800b95a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	2200      	movs	r2, #0
 800b960:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	2200      	movs	r2, #0
 800b966:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	2200      	movs	r2, #0
 800b96c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	2200      	movs	r2, #0
 800b972:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	689b      	ldr	r3, [r3, #8]
 800b978:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b97c:	d107      	bne.n	800b98e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	681a      	ldr	r2, [r3, #0]
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b98c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b998:	2b40      	cmp	r3, #64	; 0x40
 800b99a:	d007      	beq.n	800b9ac <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	681a      	ldr	r2, [r3, #0]
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b9aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	68db      	ldr	r3, [r3, #12]
 800b9b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b9b4:	d14b      	bne.n	800ba4e <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	685b      	ldr	r3, [r3, #4]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d002      	beq.n	800b9c4 <HAL_SPI_Transmit+0xe6>
 800b9be:	8afb      	ldrh	r3, [r7, #22]
 800b9c0:	2b01      	cmp	r3, #1
 800b9c2:	d13e      	bne.n	800ba42 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9c8:	881a      	ldrh	r2, [r3, #0]
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9d4:	1c9a      	adds	r2, r3, #2
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b9de:	b29b      	uxth	r3, r3
 800b9e0:	3b01      	subs	r3, #1
 800b9e2:	b29a      	uxth	r2, r3
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b9e8:	e02b      	b.n	800ba42 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	689b      	ldr	r3, [r3, #8]
 800b9f0:	f003 0302 	and.w	r3, r3, #2
 800b9f4:	2b02      	cmp	r3, #2
 800b9f6:	d112      	bne.n	800ba1e <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9fc:	881a      	ldrh	r2, [r3, #0]
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba08:	1c9a      	adds	r2, r3, #2
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba12:	b29b      	uxth	r3, r3
 800ba14:	3b01      	subs	r3, #1
 800ba16:	b29a      	uxth	r2, r3
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	86da      	strh	r2, [r3, #54]	; 0x36
 800ba1c:	e011      	b.n	800ba42 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ba1e:	f7f9 fc33 	bl	8005288 <HAL_GetTick>
 800ba22:	4602      	mov	r2, r0
 800ba24:	69bb      	ldr	r3, [r7, #24]
 800ba26:	1ad3      	subs	r3, r2, r3
 800ba28:	683a      	ldr	r2, [r7, #0]
 800ba2a:	429a      	cmp	r2, r3
 800ba2c:	d803      	bhi.n	800ba36 <HAL_SPI_Transmit+0x158>
 800ba2e:	683b      	ldr	r3, [r7, #0]
 800ba30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba34:	d102      	bne.n	800ba3c <HAL_SPI_Transmit+0x15e>
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d102      	bne.n	800ba42 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800ba3c:	2303      	movs	r3, #3
 800ba3e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ba40:	e074      	b.n	800bb2c <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba46:	b29b      	uxth	r3, r3
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d1ce      	bne.n	800b9ea <HAL_SPI_Transmit+0x10c>
 800ba4c:	e04c      	b.n	800bae8 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	685b      	ldr	r3, [r3, #4]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d002      	beq.n	800ba5c <HAL_SPI_Transmit+0x17e>
 800ba56:	8afb      	ldrh	r3, [r7, #22]
 800ba58:	2b01      	cmp	r3, #1
 800ba5a:	d140      	bne.n	800bade <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	330c      	adds	r3, #12
 800ba66:	7812      	ldrb	r2, [r2, #0]
 800ba68:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba6e:	1c5a      	adds	r2, r3, #1
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba78:	b29b      	uxth	r3, r3
 800ba7a:	3b01      	subs	r3, #1
 800ba7c:	b29a      	uxth	r2, r3
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800ba82:	e02c      	b.n	800bade <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	689b      	ldr	r3, [r3, #8]
 800ba8a:	f003 0302 	and.w	r3, r3, #2
 800ba8e:	2b02      	cmp	r3, #2
 800ba90:	d113      	bne.n	800baba <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	330c      	adds	r3, #12
 800ba9c:	7812      	ldrb	r2, [r2, #0]
 800ba9e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800baa4:	1c5a      	adds	r2, r3, #1
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800baae:	b29b      	uxth	r3, r3
 800bab0:	3b01      	subs	r3, #1
 800bab2:	b29a      	uxth	r2, r3
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	86da      	strh	r2, [r3, #54]	; 0x36
 800bab8:	e011      	b.n	800bade <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800baba:	f7f9 fbe5 	bl	8005288 <HAL_GetTick>
 800babe:	4602      	mov	r2, r0
 800bac0:	69bb      	ldr	r3, [r7, #24]
 800bac2:	1ad3      	subs	r3, r2, r3
 800bac4:	683a      	ldr	r2, [r7, #0]
 800bac6:	429a      	cmp	r2, r3
 800bac8:	d803      	bhi.n	800bad2 <HAL_SPI_Transmit+0x1f4>
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bad0:	d102      	bne.n	800bad8 <HAL_SPI_Transmit+0x1fa>
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d102      	bne.n	800bade <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800bad8:	2303      	movs	r3, #3
 800bada:	77fb      	strb	r3, [r7, #31]
          goto error;
 800badc:	e026      	b.n	800bb2c <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bae2:	b29b      	uxth	r3, r3
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d1cd      	bne.n	800ba84 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bae8:	69ba      	ldr	r2, [r7, #24]
 800baea:	6839      	ldr	r1, [r7, #0]
 800baec:	68f8      	ldr	r0, [r7, #12]
 800baee:	f000 ffdb 	bl	800caa8 <SPI_EndRxTxTransaction>
 800baf2:	4603      	mov	r3, r0
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d002      	beq.n	800bafe <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	2220      	movs	r2, #32
 800bafc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	689b      	ldr	r3, [r3, #8]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d10a      	bne.n	800bb1c <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bb06:	2300      	movs	r3, #0
 800bb08:	613b      	str	r3, [r7, #16]
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	68db      	ldr	r3, [r3, #12]
 800bb10:	613b      	str	r3, [r7, #16]
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	689b      	ldr	r3, [r3, #8]
 800bb18:	613b      	str	r3, [r7, #16]
 800bb1a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d002      	beq.n	800bb2a <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800bb24:	2301      	movs	r3, #1
 800bb26:	77fb      	strb	r3, [r7, #31]
 800bb28:	e000      	b.n	800bb2c <HAL_SPI_Transmit+0x24e>
  }

error:
 800bb2a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	2201      	movs	r2, #1
 800bb30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	2200      	movs	r2, #0
 800bb38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bb3c:	7ffb      	ldrb	r3, [r7, #31]
}
 800bb3e:	4618      	mov	r0, r3
 800bb40:	3720      	adds	r7, #32
 800bb42:	46bd      	mov	sp, r7
 800bb44:	bd80      	pop	{r7, pc}

0800bb46 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb46:	b580      	push	{r7, lr}
 800bb48:	b088      	sub	sp, #32
 800bb4a:	af02      	add	r7, sp, #8
 800bb4c:	60f8      	str	r0, [r7, #12]
 800bb4e:	60b9      	str	r1, [r7, #8]
 800bb50:	603b      	str	r3, [r7, #0]
 800bb52:	4613      	mov	r3, r2
 800bb54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bb56:	2300      	movs	r3, #0
 800bb58:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	685b      	ldr	r3, [r3, #4]
 800bb5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bb62:	d112      	bne.n	800bb8a <HAL_SPI_Receive+0x44>
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	689b      	ldr	r3, [r3, #8]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d10e      	bne.n	800bb8a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	2204      	movs	r2, #4
 800bb70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800bb74:	88fa      	ldrh	r2, [r7, #6]
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	9300      	str	r3, [sp, #0]
 800bb7a:	4613      	mov	r3, r2
 800bb7c:	68ba      	ldr	r2, [r7, #8]
 800bb7e:	68b9      	ldr	r1, [r7, #8]
 800bb80:	68f8      	ldr	r0, [r7, #12]
 800bb82:	f000 f8e9 	bl	800bd58 <HAL_SPI_TransmitReceive>
 800bb86:	4603      	mov	r3, r0
 800bb88:	e0e2      	b.n	800bd50 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	d101      	bne.n	800bb98 <HAL_SPI_Receive+0x52>
 800bb94:	2302      	movs	r3, #2
 800bb96:	e0db      	b.n	800bd50 <HAL_SPI_Receive+0x20a>
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	2201      	movs	r2, #1
 800bb9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bba0:	f7f9 fb72 	bl	8005288 <HAL_GetTick>
 800bba4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bbac:	b2db      	uxtb	r3, r3
 800bbae:	2b01      	cmp	r3, #1
 800bbb0:	d002      	beq.n	800bbb8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800bbb2:	2302      	movs	r3, #2
 800bbb4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bbb6:	e0c2      	b.n	800bd3e <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800bbb8:	68bb      	ldr	r3, [r7, #8]
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d002      	beq.n	800bbc4 <HAL_SPI_Receive+0x7e>
 800bbbe:	88fb      	ldrh	r3, [r7, #6]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d102      	bne.n	800bbca <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800bbc4:	2301      	movs	r3, #1
 800bbc6:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bbc8:	e0b9      	b.n	800bd3e <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	2204      	movs	r2, #4
 800bbce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	2200      	movs	r2, #0
 800bbd6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	68ba      	ldr	r2, [r7, #8]
 800bbdc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	88fa      	ldrh	r2, [r7, #6]
 800bbe2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	88fa      	ldrh	r2, [r7, #6]
 800bbe8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	2200      	movs	r2, #0
 800bbee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	2200      	movs	r2, #0
 800bc00:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	2200      	movs	r2, #0
 800bc06:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	689b      	ldr	r3, [r3, #8]
 800bc0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc10:	d107      	bne.n	800bc22 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	681a      	ldr	r2, [r3, #0]
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bc20:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc2c:	2b40      	cmp	r3, #64	; 0x40
 800bc2e:	d007      	beq.n	800bc40 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	681a      	ldr	r2, [r3, #0]
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bc3e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	68db      	ldr	r3, [r3, #12]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d162      	bne.n	800bd0e <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800bc48:	e02e      	b.n	800bca8 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	689b      	ldr	r3, [r3, #8]
 800bc50:	f003 0301 	and.w	r3, r3, #1
 800bc54:	2b01      	cmp	r3, #1
 800bc56:	d115      	bne.n	800bc84 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	f103 020c 	add.w	r2, r3, #12
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc64:	7812      	ldrb	r2, [r2, #0]
 800bc66:	b2d2      	uxtb	r2, r2
 800bc68:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc6e:	1c5a      	adds	r2, r3, #1
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc78:	b29b      	uxth	r3, r3
 800bc7a:	3b01      	subs	r3, #1
 800bc7c:	b29a      	uxth	r2, r3
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bc82:	e011      	b.n	800bca8 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bc84:	f7f9 fb00 	bl	8005288 <HAL_GetTick>
 800bc88:	4602      	mov	r2, r0
 800bc8a:	693b      	ldr	r3, [r7, #16]
 800bc8c:	1ad3      	subs	r3, r2, r3
 800bc8e:	683a      	ldr	r2, [r7, #0]
 800bc90:	429a      	cmp	r2, r3
 800bc92:	d803      	bhi.n	800bc9c <HAL_SPI_Receive+0x156>
 800bc94:	683b      	ldr	r3, [r7, #0]
 800bc96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc9a:	d102      	bne.n	800bca2 <HAL_SPI_Receive+0x15c>
 800bc9c:	683b      	ldr	r3, [r7, #0]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d102      	bne.n	800bca8 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800bca2:	2303      	movs	r3, #3
 800bca4:	75fb      	strb	r3, [r7, #23]
          goto error;
 800bca6:	e04a      	b.n	800bd3e <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bcac:	b29b      	uxth	r3, r3
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d1cb      	bne.n	800bc4a <HAL_SPI_Receive+0x104>
 800bcb2:	e031      	b.n	800bd18 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	689b      	ldr	r3, [r3, #8]
 800bcba:	f003 0301 	and.w	r3, r3, #1
 800bcbe:	2b01      	cmp	r3, #1
 800bcc0:	d113      	bne.n	800bcea <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	68da      	ldr	r2, [r3, #12]
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bccc:	b292      	uxth	r2, r2
 800bcce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcd4:	1c9a      	adds	r2, r3, #2
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bcde:	b29b      	uxth	r3, r3
 800bce0:	3b01      	subs	r3, #1
 800bce2:	b29a      	uxth	r2, r3
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bce8:	e011      	b.n	800bd0e <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bcea:	f7f9 facd 	bl	8005288 <HAL_GetTick>
 800bcee:	4602      	mov	r2, r0
 800bcf0:	693b      	ldr	r3, [r7, #16]
 800bcf2:	1ad3      	subs	r3, r2, r3
 800bcf4:	683a      	ldr	r2, [r7, #0]
 800bcf6:	429a      	cmp	r2, r3
 800bcf8:	d803      	bhi.n	800bd02 <HAL_SPI_Receive+0x1bc>
 800bcfa:	683b      	ldr	r3, [r7, #0]
 800bcfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd00:	d102      	bne.n	800bd08 <HAL_SPI_Receive+0x1c2>
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d102      	bne.n	800bd0e <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800bd08:	2303      	movs	r3, #3
 800bd0a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800bd0c:	e017      	b.n	800bd3e <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd12:	b29b      	uxth	r3, r3
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d1cd      	bne.n	800bcb4 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bd18:	693a      	ldr	r2, [r7, #16]
 800bd1a:	6839      	ldr	r1, [r7, #0]
 800bd1c:	68f8      	ldr	r0, [r7, #12]
 800bd1e:	f000 fe5d 	bl	800c9dc <SPI_EndRxTransaction>
 800bd22:	4603      	mov	r3, r0
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d002      	beq.n	800bd2e <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	2220      	movs	r2, #32
 800bd2c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d002      	beq.n	800bd3c <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800bd36:	2301      	movs	r3, #1
 800bd38:	75fb      	strb	r3, [r7, #23]
 800bd3a:	e000      	b.n	800bd3e <HAL_SPI_Receive+0x1f8>
  }

error :
 800bd3c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	2201      	movs	r2, #1
 800bd42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	2200      	movs	r2, #0
 800bd4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bd4e:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	3718      	adds	r7, #24
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}

0800bd58 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b08c      	sub	sp, #48	; 0x30
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	60f8      	str	r0, [r7, #12]
 800bd60:	60b9      	str	r1, [r7, #8]
 800bd62:	607a      	str	r2, [r7, #4]
 800bd64:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800bd66:	2301      	movs	r3, #1
 800bd68:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bd76:	2b01      	cmp	r3, #1
 800bd78:	d101      	bne.n	800bd7e <HAL_SPI_TransmitReceive+0x26>
 800bd7a:	2302      	movs	r3, #2
 800bd7c:	e18a      	b.n	800c094 <HAL_SPI_TransmitReceive+0x33c>
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	2201      	movs	r2, #1
 800bd82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bd86:	f7f9 fa7f 	bl	8005288 <HAL_GetTick>
 800bd8a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bd92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	685b      	ldr	r3, [r3, #4]
 800bd9a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800bd9c:	887b      	ldrh	r3, [r7, #2]
 800bd9e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bda0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bda4:	2b01      	cmp	r3, #1
 800bda6:	d00f      	beq.n	800bdc8 <HAL_SPI_TransmitReceive+0x70>
 800bda8:	69fb      	ldr	r3, [r7, #28]
 800bdaa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bdae:	d107      	bne.n	800bdc0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	689b      	ldr	r3, [r3, #8]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d103      	bne.n	800bdc0 <HAL_SPI_TransmitReceive+0x68>
 800bdb8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bdbc:	2b04      	cmp	r3, #4
 800bdbe:	d003      	beq.n	800bdc8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800bdc0:	2302      	movs	r3, #2
 800bdc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bdc6:	e15b      	b.n	800c080 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bdc8:	68bb      	ldr	r3, [r7, #8]
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d005      	beq.n	800bdda <HAL_SPI_TransmitReceive+0x82>
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d002      	beq.n	800bdda <HAL_SPI_TransmitReceive+0x82>
 800bdd4:	887b      	ldrh	r3, [r7, #2]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d103      	bne.n	800bde2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800bdda:	2301      	movs	r3, #1
 800bddc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bde0:	e14e      	b.n	800c080 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bde8:	b2db      	uxtb	r3, r3
 800bdea:	2b04      	cmp	r3, #4
 800bdec:	d003      	beq.n	800bdf6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	2205      	movs	r2, #5
 800bdf2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	687a      	ldr	r2, [r7, #4]
 800be00:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	887a      	ldrh	r2, [r7, #2]
 800be06:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	887a      	ldrh	r2, [r7, #2]
 800be0c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	68ba      	ldr	r2, [r7, #8]
 800be12:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	887a      	ldrh	r2, [r7, #2]
 800be18:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	887a      	ldrh	r2, [r7, #2]
 800be1e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	2200      	movs	r2, #0
 800be24:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	2200      	movs	r2, #0
 800be2a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be36:	2b40      	cmp	r3, #64	; 0x40
 800be38:	d007      	beq.n	800be4a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	681a      	ldr	r2, [r3, #0]
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800be48:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	68db      	ldr	r3, [r3, #12]
 800be4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800be52:	d178      	bne.n	800bf46 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	685b      	ldr	r3, [r3, #4]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d002      	beq.n	800be62 <HAL_SPI_TransmitReceive+0x10a>
 800be5c:	8b7b      	ldrh	r3, [r7, #26]
 800be5e:	2b01      	cmp	r3, #1
 800be60:	d166      	bne.n	800bf30 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be66:	881a      	ldrh	r2, [r3, #0]
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be72:	1c9a      	adds	r2, r3, #2
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800be7c:	b29b      	uxth	r3, r3
 800be7e:	3b01      	subs	r3, #1
 800be80:	b29a      	uxth	r2, r3
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800be86:	e053      	b.n	800bf30 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	689b      	ldr	r3, [r3, #8]
 800be8e:	f003 0302 	and.w	r3, r3, #2
 800be92:	2b02      	cmp	r3, #2
 800be94:	d11b      	bne.n	800bece <HAL_SPI_TransmitReceive+0x176>
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800be9a:	b29b      	uxth	r3, r3
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d016      	beq.n	800bece <HAL_SPI_TransmitReceive+0x176>
 800bea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bea2:	2b01      	cmp	r3, #1
 800bea4:	d113      	bne.n	800bece <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800beaa:	881a      	ldrh	r2, [r3, #0]
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800beb6:	1c9a      	adds	r2, r3, #2
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bec0:	b29b      	uxth	r3, r3
 800bec2:	3b01      	subs	r3, #1
 800bec4:	b29a      	uxth	r2, r3
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800beca:	2300      	movs	r3, #0
 800becc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	689b      	ldr	r3, [r3, #8]
 800bed4:	f003 0301 	and.w	r3, r3, #1
 800bed8:	2b01      	cmp	r3, #1
 800beda:	d119      	bne.n	800bf10 <HAL_SPI_TransmitReceive+0x1b8>
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bee0:	b29b      	uxth	r3, r3
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d014      	beq.n	800bf10 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	68da      	ldr	r2, [r3, #12]
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bef0:	b292      	uxth	r2, r2
 800bef2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bef8:	1c9a      	adds	r2, r3, #2
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf02:	b29b      	uxth	r3, r3
 800bf04:	3b01      	subs	r3, #1
 800bf06:	b29a      	uxth	r2, r3
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bf0c:	2301      	movs	r3, #1
 800bf0e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800bf10:	f7f9 f9ba 	bl	8005288 <HAL_GetTick>
 800bf14:	4602      	mov	r2, r0
 800bf16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf18:	1ad3      	subs	r3, r2, r3
 800bf1a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bf1c:	429a      	cmp	r2, r3
 800bf1e:	d807      	bhi.n	800bf30 <HAL_SPI_TransmitReceive+0x1d8>
 800bf20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf26:	d003      	beq.n	800bf30 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800bf28:	2303      	movs	r3, #3
 800bf2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800bf2e:	e0a7      	b.n	800c080 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bf34:	b29b      	uxth	r3, r3
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d1a6      	bne.n	800be88 <HAL_SPI_TransmitReceive+0x130>
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf3e:	b29b      	uxth	r3, r3
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d1a1      	bne.n	800be88 <HAL_SPI_TransmitReceive+0x130>
 800bf44:	e07c      	b.n	800c040 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	685b      	ldr	r3, [r3, #4]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d002      	beq.n	800bf54 <HAL_SPI_TransmitReceive+0x1fc>
 800bf4e:	8b7b      	ldrh	r3, [r7, #26]
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	d16b      	bne.n	800c02c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	330c      	adds	r3, #12
 800bf5e:	7812      	ldrb	r2, [r2, #0]
 800bf60:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf66:	1c5a      	adds	r2, r3, #1
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bf70:	b29b      	uxth	r3, r3
 800bf72:	3b01      	subs	r3, #1
 800bf74:	b29a      	uxth	r2, r3
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bf7a:	e057      	b.n	800c02c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	689b      	ldr	r3, [r3, #8]
 800bf82:	f003 0302 	and.w	r3, r3, #2
 800bf86:	2b02      	cmp	r3, #2
 800bf88:	d11c      	bne.n	800bfc4 <HAL_SPI_TransmitReceive+0x26c>
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bf8e:	b29b      	uxth	r3, r3
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d017      	beq.n	800bfc4 <HAL_SPI_TransmitReceive+0x26c>
 800bf94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf96:	2b01      	cmp	r3, #1
 800bf98:	d114      	bne.n	800bfc4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	330c      	adds	r3, #12
 800bfa4:	7812      	ldrb	r2, [r2, #0]
 800bfa6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfac:	1c5a      	adds	r2, r3, #1
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bfb6:	b29b      	uxth	r3, r3
 800bfb8:	3b01      	subs	r3, #1
 800bfba:	b29a      	uxth	r2, r3
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	689b      	ldr	r3, [r3, #8]
 800bfca:	f003 0301 	and.w	r3, r3, #1
 800bfce:	2b01      	cmp	r3, #1
 800bfd0:	d119      	bne.n	800c006 <HAL_SPI_TransmitReceive+0x2ae>
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bfd6:	b29b      	uxth	r3, r3
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d014      	beq.n	800c006 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	68da      	ldr	r2, [r3, #12]
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfe6:	b2d2      	uxtb	r2, r2
 800bfe8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfee:	1c5a      	adds	r2, r3, #1
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bff8:	b29b      	uxth	r3, r3
 800bffa:	3b01      	subs	r3, #1
 800bffc:	b29a      	uxth	r2, r3
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c002:	2301      	movs	r3, #1
 800c004:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c006:	f7f9 f93f 	bl	8005288 <HAL_GetTick>
 800c00a:	4602      	mov	r2, r0
 800c00c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c00e:	1ad3      	subs	r3, r2, r3
 800c010:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c012:	429a      	cmp	r2, r3
 800c014:	d803      	bhi.n	800c01e <HAL_SPI_TransmitReceive+0x2c6>
 800c016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c01c:	d102      	bne.n	800c024 <HAL_SPI_TransmitReceive+0x2cc>
 800c01e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c020:	2b00      	cmp	r3, #0
 800c022:	d103      	bne.n	800c02c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800c024:	2303      	movs	r3, #3
 800c026:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c02a:	e029      	b.n	800c080 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c030:	b29b      	uxth	r3, r3
 800c032:	2b00      	cmp	r3, #0
 800c034:	d1a2      	bne.n	800bf7c <HAL_SPI_TransmitReceive+0x224>
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c03a:	b29b      	uxth	r3, r3
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d19d      	bne.n	800bf7c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c040:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c042:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c044:	68f8      	ldr	r0, [r7, #12]
 800c046:	f000 fd2f 	bl	800caa8 <SPI_EndRxTxTransaction>
 800c04a:	4603      	mov	r3, r0
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d006      	beq.n	800c05e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800c050:	2301      	movs	r3, #1
 800c052:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	2220      	movs	r2, #32
 800c05a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800c05c:	e010      	b.n	800c080 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	689b      	ldr	r3, [r3, #8]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d10b      	bne.n	800c07e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c066:	2300      	movs	r3, #0
 800c068:	617b      	str	r3, [r7, #20]
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	68db      	ldr	r3, [r3, #12]
 800c070:	617b      	str	r3, [r7, #20]
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	689b      	ldr	r3, [r3, #8]
 800c078:	617b      	str	r3, [r7, #20]
 800c07a:	697b      	ldr	r3, [r7, #20]
 800c07c:	e000      	b.n	800c080 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800c07e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	2201      	movs	r2, #1
 800c084:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	2200      	movs	r2, #0
 800c08c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c090:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800c094:	4618      	mov	r0, r3
 800c096:	3730      	adds	r7, #48	; 0x30
 800c098:	46bd      	mov	sp, r7
 800c09a:	bd80      	pop	{r7, pc}

0800c09c <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800c09c:	b480      	push	{r7}
 800c09e:	b087      	sub	sp, #28
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	60f8      	str	r0, [r7, #12]
 800c0a4:	60b9      	str	r1, [r7, #8]
 800c0a6:	4613      	mov	r3, r2
 800c0a8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c0b4:	2b01      	cmp	r3, #1
 800c0b6:	d101      	bne.n	800c0bc <HAL_SPI_Transmit_IT+0x20>
 800c0b8:	2302      	movs	r3, #2
 800c0ba:	e067      	b.n	800c18c <HAL_SPI_Transmit_IT+0xf0>
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	2201      	movs	r2, #1
 800c0c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 800c0c4:	68bb      	ldr	r3, [r7, #8]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d002      	beq.n	800c0d0 <HAL_SPI_Transmit_IT+0x34>
 800c0ca:	88fb      	ldrh	r3, [r7, #6]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d102      	bne.n	800c0d6 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c0d4:	e055      	b.n	800c182 <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c0dc:	b2db      	uxtb	r3, r3
 800c0de:	2b01      	cmp	r3, #1
 800c0e0:	d002      	beq.n	800c0e8 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800c0e2:	2302      	movs	r3, #2
 800c0e4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c0e6:	e04c      	b.n	800c182 <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	2203      	movs	r2, #3
 800c0ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	68ba      	ldr	r2, [r7, #8]
 800c0fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	88fa      	ldrh	r2, [r7, #6]
 800c100:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	88fa      	ldrh	r2, [r7, #6]
 800c106:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	2200      	movs	r2, #0
 800c10c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	2200      	movs	r2, #0
 800c112:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	2200      	movs	r2, #0
 800c118:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	2200      	movs	r2, #0
 800c11e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	68db      	ldr	r3, [r3, #12]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d003      	beq.n	800c130 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	4a1b      	ldr	r2, [pc, #108]	; (800c198 <HAL_SPI_Transmit_IT+0xfc>)
 800c12c:	645a      	str	r2, [r3, #68]	; 0x44
 800c12e:	e002      	b.n	800c136 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	4a1a      	ldr	r2, [pc, #104]	; (800c19c <HAL_SPI_Transmit_IT+0x100>)
 800c134:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	689b      	ldr	r3, [r3, #8]
 800c13a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c13e:	d107      	bne.n	800c150 <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	681a      	ldr	r2, [r3, #0]
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c14e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	685a      	ldr	r2, [r3, #4]
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800c15e:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c16a:	2b40      	cmp	r3, #64	; 0x40
 800c16c:	d008      	beq.n	800c180 <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	681a      	ldr	r2, [r3, #0]
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c17c:	601a      	str	r2, [r3, #0]
 800c17e:	e000      	b.n	800c182 <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 800c180:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	2200      	movs	r2, #0
 800c186:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c18a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c18c:	4618      	mov	r0, r3
 800c18e:	371c      	adds	r7, #28
 800c190:	46bd      	mov	sp, r7
 800c192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c196:	4770      	bx	lr
 800c198:	0800c8c5 	.word	0x0800c8c5
 800c19c:	0800c87f 	.word	0x0800c87f

0800c1a0 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800c1a0:	b580      	push	{r7, lr}
 800c1a2:	b086      	sub	sp, #24
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	60f8      	str	r0, [r7, #12]
 800c1a8:	60b9      	str	r1, [r7, #8]
 800c1aa:	4613      	mov	r3, r2
 800c1ac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	689b      	ldr	r3, [r3, #8]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d110      	bne.n	800c1dc <HAL_SPI_Receive_IT+0x3c>
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	685b      	ldr	r3, [r3, #4]
 800c1be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c1c2:	d10b      	bne.n	800c1dc <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	2204      	movs	r2, #4
 800c1c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800c1cc:	88fb      	ldrh	r3, [r7, #6]
 800c1ce:	68ba      	ldr	r2, [r7, #8]
 800c1d0:	68b9      	ldr	r1, [r7, #8]
 800c1d2:	68f8      	ldr	r0, [r7, #12]
 800c1d4:	f000 f87a 	bl	800c2cc <HAL_SPI_TransmitReceive_IT>
 800c1d8:	4603      	mov	r3, r0
 800c1da:	e06e      	b.n	800c2ba <HAL_SPI_Receive_IT+0x11a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c1e2:	2b01      	cmp	r3, #1
 800c1e4:	d101      	bne.n	800c1ea <HAL_SPI_Receive_IT+0x4a>
 800c1e6:	2302      	movs	r3, #2
 800c1e8:	e067      	b.n	800c2ba <HAL_SPI_Receive_IT+0x11a>
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	2201      	movs	r2, #1
 800c1ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c1f8:	b2db      	uxtb	r3, r3
 800c1fa:	2b01      	cmp	r3, #1
 800c1fc:	d002      	beq.n	800c204 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800c1fe:	2302      	movs	r3, #2
 800c200:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c202:	e055      	b.n	800c2b0 <HAL_SPI_Receive_IT+0x110>
  }

  if ((pData == NULL) || (Size == 0U))
 800c204:	68bb      	ldr	r3, [r7, #8]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d002      	beq.n	800c210 <HAL_SPI_Receive_IT+0x70>
 800c20a:	88fb      	ldrh	r3, [r7, #6]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d102      	bne.n	800c216 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800c210:	2301      	movs	r3, #1
 800c212:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c214:	e04c      	b.n	800c2b0 <HAL_SPI_Receive_IT+0x110>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	2204      	movs	r2, #4
 800c21a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	2200      	movs	r2, #0
 800c222:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	68ba      	ldr	r2, [r7, #8]
 800c228:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	88fa      	ldrh	r2, [r7, #6]
 800c22e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	88fa      	ldrh	r2, [r7, #6]
 800c234:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	2200      	movs	r2, #0
 800c23a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	2200      	movs	r2, #0
 800c240:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	2200      	movs	r2, #0
 800c246:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	2200      	movs	r2, #0
 800c24c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	68db      	ldr	r3, [r3, #12]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d003      	beq.n	800c25e <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	4a1a      	ldr	r2, [pc, #104]	; (800c2c4 <HAL_SPI_Receive_IT+0x124>)
 800c25a:	641a      	str	r2, [r3, #64]	; 0x40
 800c25c:	e002      	b.n	800c264 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	4a19      	ldr	r2, [pc, #100]	; (800c2c8 <HAL_SPI_Receive_IT+0x128>)
 800c262:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	689b      	ldr	r3, [r3, #8]
 800c268:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c26c:	d107      	bne.n	800c27e <HAL_SPI_Receive_IT+0xde>
  {
    SPI_1LINE_RX(hspi);
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	681a      	ldr	r2, [r3, #0]
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c27c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	685a      	ldr	r2, [r3, #4]
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800c28c:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c298:	2b40      	cmp	r3, #64	; 0x40
 800c29a:	d008      	beq.n	800c2ae <HAL_SPI_Receive_IT+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	681a      	ldr	r2, [r3, #0]
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c2aa:	601a      	str	r2, [r3, #0]
 800c2ac:	e000      	b.n	800c2b0 <HAL_SPI_Receive_IT+0x110>
  }

error :
 800c2ae:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c2b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	3718      	adds	r7, #24
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	bd80      	pop	{r7, pc}
 800c2c2:	bf00      	nop
 800c2c4:	0800c839 	.word	0x0800c839
 800c2c8:	0800c7ef 	.word	0x0800c7ef

0800c2cc <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800c2cc:	b480      	push	{r7}
 800c2ce:	b087      	sub	sp, #28
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	60f8      	str	r0, [r7, #12]
 800c2d4:	60b9      	str	r1, [r7, #8]
 800c2d6:	607a      	str	r2, [r7, #4]
 800c2d8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c2da:	2300      	movs	r3, #0
 800c2dc:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c2e4:	2b01      	cmp	r3, #1
 800c2e6:	d101      	bne.n	800c2ec <HAL_SPI_TransmitReceive_IT+0x20>
 800c2e8:	2302      	movs	r3, #2
 800c2ea:	e075      	b.n	800c3d8 <HAL_SPI_TransmitReceive_IT+0x10c>
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	2201      	movs	r2, #1
 800c2f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c2fa:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	685b      	ldr	r3, [r3, #4]
 800c300:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c302:	7dbb      	ldrb	r3, [r7, #22]
 800c304:	2b01      	cmp	r3, #1
 800c306:	d00d      	beq.n	800c324 <HAL_SPI_TransmitReceive_IT+0x58>
 800c308:	693b      	ldr	r3, [r7, #16]
 800c30a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c30e:	d106      	bne.n	800c31e <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	689b      	ldr	r3, [r3, #8]
 800c314:	2b00      	cmp	r3, #0
 800c316:	d102      	bne.n	800c31e <HAL_SPI_TransmitReceive_IT+0x52>
 800c318:	7dbb      	ldrb	r3, [r7, #22]
 800c31a:	2b04      	cmp	r3, #4
 800c31c:	d002      	beq.n	800c324 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800c31e:	2302      	movs	r3, #2
 800c320:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c322:	e054      	b.n	800c3ce <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c324:	68bb      	ldr	r3, [r7, #8]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d005      	beq.n	800c336 <HAL_SPI_TransmitReceive_IT+0x6a>
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d002      	beq.n	800c336 <HAL_SPI_TransmitReceive_IT+0x6a>
 800c330:	887b      	ldrh	r3, [r7, #2]
 800c332:	2b00      	cmp	r3, #0
 800c334:	d102      	bne.n	800c33c <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800c336:	2301      	movs	r3, #1
 800c338:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c33a:	e048      	b.n	800c3ce <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c342:	b2db      	uxtb	r3, r3
 800c344:	2b04      	cmp	r3, #4
 800c346:	d003      	beq.n	800c350 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	2205      	movs	r2, #5
 800c34c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	2200      	movs	r2, #0
 800c354:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	68ba      	ldr	r2, [r7, #8]
 800c35a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	887a      	ldrh	r2, [r7, #2]
 800c360:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	887a      	ldrh	r2, [r7, #2]
 800c366:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	687a      	ldr	r2, [r7, #4]
 800c36c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	887a      	ldrh	r2, [r7, #2]
 800c372:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	887a      	ldrh	r2, [r7, #2]
 800c378:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	68db      	ldr	r3, [r3, #12]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d006      	beq.n	800c390 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	4a17      	ldr	r2, [pc, #92]	; (800c3e4 <HAL_SPI_TransmitReceive_IT+0x118>)
 800c386:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	4a17      	ldr	r2, [pc, #92]	; (800c3e8 <HAL_SPI_TransmitReceive_IT+0x11c>)
 800c38c:	645a      	str	r2, [r3, #68]	; 0x44
 800c38e:	e005      	b.n	800c39c <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	4a16      	ldr	r2, [pc, #88]	; (800c3ec <HAL_SPI_TransmitReceive_IT+0x120>)
 800c394:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	4a15      	ldr	r2, [pc, #84]	; (800c3f0 <HAL_SPI_TransmitReceive_IT+0x124>)
 800c39a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	685a      	ldr	r2, [r3, #4]
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800c3aa:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3b6:	2b40      	cmp	r3, #64	; 0x40
 800c3b8:	d008      	beq.n	800c3cc <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	681a      	ldr	r2, [r3, #0]
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c3c8:	601a      	str	r2, [r3, #0]
 800c3ca:	e000      	b.n	800c3ce <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800c3cc:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c3d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3d8:	4618      	mov	r0, r3
 800c3da:	371c      	adds	r7, #28
 800c3dc:	46bd      	mov	sp, r7
 800c3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e2:	4770      	bx	lr
 800c3e4:	0800c731 	.word	0x0800c731
 800c3e8:	0800c791 	.word	0x0800c791
 800c3ec:	0800c66d 	.word	0x0800c66d
 800c3f0:	0800c6d1 	.word	0x0800c6d1

0800c3f4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b088      	sub	sp, #32
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	685b      	ldr	r3, [r3, #4]
 800c402:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	689b      	ldr	r3, [r3, #8]
 800c40a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c40c:	69bb      	ldr	r3, [r7, #24]
 800c40e:	099b      	lsrs	r3, r3, #6
 800c410:	f003 0301 	and.w	r3, r3, #1
 800c414:	2b00      	cmp	r3, #0
 800c416:	d10f      	bne.n	800c438 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c418:	69bb      	ldr	r3, [r7, #24]
 800c41a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d00a      	beq.n	800c438 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c422:	69fb      	ldr	r3, [r7, #28]
 800c424:	099b      	lsrs	r3, r3, #6
 800c426:	f003 0301 	and.w	r3, r3, #1
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d004      	beq.n	800c438 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c432:	6878      	ldr	r0, [r7, #4]
 800c434:	4798      	blx	r3
    return;
 800c436:	e0d7      	b.n	800c5e8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c438:	69bb      	ldr	r3, [r7, #24]
 800c43a:	085b      	lsrs	r3, r3, #1
 800c43c:	f003 0301 	and.w	r3, r3, #1
 800c440:	2b00      	cmp	r3, #0
 800c442:	d00a      	beq.n	800c45a <HAL_SPI_IRQHandler+0x66>
 800c444:	69fb      	ldr	r3, [r7, #28]
 800c446:	09db      	lsrs	r3, r3, #7
 800c448:	f003 0301 	and.w	r3, r3, #1
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d004      	beq.n	800c45a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c454:	6878      	ldr	r0, [r7, #4]
 800c456:	4798      	blx	r3
    return;
 800c458:	e0c6      	b.n	800c5e8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c45a:	69bb      	ldr	r3, [r7, #24]
 800c45c:	095b      	lsrs	r3, r3, #5
 800c45e:	f003 0301 	and.w	r3, r3, #1
 800c462:	2b00      	cmp	r3, #0
 800c464:	d10c      	bne.n	800c480 <HAL_SPI_IRQHandler+0x8c>
 800c466:	69bb      	ldr	r3, [r7, #24]
 800c468:	099b      	lsrs	r3, r3, #6
 800c46a:	f003 0301 	and.w	r3, r3, #1
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d106      	bne.n	800c480 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c472:	69bb      	ldr	r3, [r7, #24]
 800c474:	0a1b      	lsrs	r3, r3, #8
 800c476:	f003 0301 	and.w	r3, r3, #1
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	f000 80b4 	beq.w	800c5e8 <HAL_SPI_IRQHandler+0x1f4>
 800c480:	69fb      	ldr	r3, [r7, #28]
 800c482:	095b      	lsrs	r3, r3, #5
 800c484:	f003 0301 	and.w	r3, r3, #1
 800c488:	2b00      	cmp	r3, #0
 800c48a:	f000 80ad 	beq.w	800c5e8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c48e:	69bb      	ldr	r3, [r7, #24]
 800c490:	099b      	lsrs	r3, r3, #6
 800c492:	f003 0301 	and.w	r3, r3, #1
 800c496:	2b00      	cmp	r3, #0
 800c498:	d023      	beq.n	800c4e2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c4a0:	b2db      	uxtb	r3, r3
 800c4a2:	2b03      	cmp	r3, #3
 800c4a4:	d011      	beq.n	800c4ca <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4aa:	f043 0204 	orr.w	r2, r3, #4
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	617b      	str	r3, [r7, #20]
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	68db      	ldr	r3, [r3, #12]
 800c4bc:	617b      	str	r3, [r7, #20]
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	689b      	ldr	r3, [r3, #8]
 800c4c4:	617b      	str	r3, [r7, #20]
 800c4c6:	697b      	ldr	r3, [r7, #20]
 800c4c8:	e00b      	b.n	800c4e2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	613b      	str	r3, [r7, #16]
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	68db      	ldr	r3, [r3, #12]
 800c4d4:	613b      	str	r3, [r7, #16]
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	689b      	ldr	r3, [r3, #8]
 800c4dc:	613b      	str	r3, [r7, #16]
 800c4de:	693b      	ldr	r3, [r7, #16]
        return;
 800c4e0:	e082      	b.n	800c5e8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c4e2:	69bb      	ldr	r3, [r7, #24]
 800c4e4:	095b      	lsrs	r3, r3, #5
 800c4e6:	f003 0301 	and.w	r3, r3, #1
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d014      	beq.n	800c518 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4f2:	f043 0201 	orr.w	r2, r3, #1
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	60fb      	str	r3, [r7, #12]
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	689b      	ldr	r3, [r3, #8]
 800c504:	60fb      	str	r3, [r7, #12]
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	681a      	ldr	r2, [r3, #0]
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c514:	601a      	str	r2, [r3, #0]
 800c516:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c518:	69bb      	ldr	r3, [r7, #24]
 800c51a:	0a1b      	lsrs	r3, r3, #8
 800c51c:	f003 0301 	and.w	r3, r3, #1
 800c520:	2b00      	cmp	r3, #0
 800c522:	d00c      	beq.n	800c53e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c528:	f043 0208 	orr.w	r2, r3, #8
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c530:	2300      	movs	r3, #0
 800c532:	60bb      	str	r3, [r7, #8]
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	689b      	ldr	r3, [r3, #8]
 800c53a:	60bb      	str	r3, [r7, #8]
 800c53c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c542:	2b00      	cmp	r3, #0
 800c544:	d04f      	beq.n	800c5e6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	685a      	ldr	r2, [r3, #4]
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c554:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	2201      	movs	r2, #1
 800c55a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c55e:	69fb      	ldr	r3, [r7, #28]
 800c560:	f003 0302 	and.w	r3, r3, #2
 800c564:	2b00      	cmp	r3, #0
 800c566:	d104      	bne.n	800c572 <HAL_SPI_IRQHandler+0x17e>
 800c568:	69fb      	ldr	r3, [r7, #28]
 800c56a:	f003 0301 	and.w	r3, r3, #1
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d034      	beq.n	800c5dc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	685a      	ldr	r2, [r3, #4]
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	f022 0203 	bic.w	r2, r2, #3
 800c580:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c586:	2b00      	cmp	r3, #0
 800c588:	d011      	beq.n	800c5ae <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c58e:	4a18      	ldr	r2, [pc, #96]	; (800c5f0 <HAL_SPI_IRQHandler+0x1fc>)
 800c590:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c596:	4618      	mov	r0, r3
 800c598:	f7fa fca4 	bl	8006ee4 <HAL_DMA_Abort_IT>
 800c59c:	4603      	mov	r3, r0
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d005      	beq.n	800c5ae <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c5a6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d016      	beq.n	800c5e4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c5ba:	4a0d      	ldr	r2, [pc, #52]	; (800c5f0 <HAL_SPI_IRQHandler+0x1fc>)
 800c5bc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	f7fa fc8e 	bl	8006ee4 <HAL_DMA_Abort_IT>
 800c5c8:	4603      	mov	r3, r0
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d00a      	beq.n	800c5e4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c5d2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800c5da:	e003      	b.n	800c5e4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800c5dc:	6878      	ldr	r0, [r7, #4]
 800c5de:	f000 f827 	bl	800c630 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c5e2:	e000      	b.n	800c5e6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800c5e4:	bf00      	nop
    return;
 800c5e6:	bf00      	nop
  }
}
 800c5e8:	3720      	adds	r7, #32
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	bd80      	pop	{r7, pc}
 800c5ee:	bf00      	nop
 800c5f0:	0800c645 	.word	0x0800c645

0800c5f4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c5f4:	b480      	push	{r7}
 800c5f6:	b083      	sub	sp, #12
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800c5fc:	bf00      	nop
 800c5fe:	370c      	adds	r7, #12
 800c600:	46bd      	mov	sp, r7
 800c602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c606:	4770      	bx	lr

0800c608 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c608:	b480      	push	{r7}
 800c60a:	b083      	sub	sp, #12
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800c610:	bf00      	nop
 800c612:	370c      	adds	r7, #12
 800c614:	46bd      	mov	sp, r7
 800c616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61a:	4770      	bx	lr

0800c61c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c61c:	b480      	push	{r7}
 800c61e:	b083      	sub	sp, #12
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800c624:	bf00      	nop
 800c626:	370c      	adds	r7, #12
 800c628:	46bd      	mov	sp, r7
 800c62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62e:	4770      	bx	lr

0800c630 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800c630:	b480      	push	{r7}
 800c632:	b083      	sub	sp, #12
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800c638:	bf00      	nop
 800c63a:	370c      	adds	r7, #12
 800c63c:	46bd      	mov	sp, r7
 800c63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c642:	4770      	bx	lr

0800c644 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b084      	sub	sp, #16
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c650:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	2200      	movs	r2, #0
 800c656:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	2200      	movs	r2, #0
 800c65c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c65e:	68f8      	ldr	r0, [r7, #12]
 800c660:	f7ff ffe6 	bl	800c630 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c664:	bf00      	nop
 800c666:	3710      	adds	r7, #16
 800c668:	46bd      	mov	sp, r7
 800c66a:	bd80      	pop	{r7, pc}

0800c66c <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b082      	sub	sp, #8
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	f103 020c 	add.w	r2, r3, #12
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c680:	7812      	ldrb	r2, [r2, #0]
 800c682:	b2d2      	uxtb	r2, r2
 800c684:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c68a:	1c5a      	adds	r2, r3, #1
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c694:	b29b      	uxth	r3, r3
 800c696:	3b01      	subs	r3, #1
 800c698:	b29a      	uxth	r2, r3
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6a2:	b29b      	uxth	r3, r3
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d10f      	bne.n	800c6c8 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	685a      	ldr	r2, [r3, #4]
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800c6b6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c6bc:	b29b      	uxth	r3, r3
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d102      	bne.n	800c6c8 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c6c2:	6878      	ldr	r0, [r7, #4]
 800c6c4:	f000 fa32 	bl	800cb2c <SPI_CloseRxTx_ISR>
    }
  }
}
 800c6c8:	bf00      	nop
 800c6ca:	3708      	adds	r7, #8
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	bd80      	pop	{r7, pc}

0800c6d0 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	b082      	sub	sp, #8
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	330c      	adds	r3, #12
 800c6e2:	7812      	ldrb	r2, [r2, #0]
 800c6e4:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6ea:	1c5a      	adds	r2, r3, #1
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c6f4:	b29b      	uxth	r3, r3
 800c6f6:	3b01      	subs	r3, #1
 800c6f8:	b29a      	uxth	r2, r3
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c702:	b29b      	uxth	r3, r3
 800c704:	2b00      	cmp	r3, #0
 800c706:	d10f      	bne.n	800c728 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	685a      	ldr	r2, [r3, #4]
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c716:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c71c:	b29b      	uxth	r3, r3
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d102      	bne.n	800c728 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c722:	6878      	ldr	r0, [r7, #4]
 800c724:	f000 fa02 	bl	800cb2c <SPI_CloseRxTx_ISR>
    }
  }
}
 800c728:	bf00      	nop
 800c72a:	3708      	adds	r7, #8
 800c72c:	46bd      	mov	sp, r7
 800c72e:	bd80      	pop	{r7, pc}

0800c730 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b082      	sub	sp, #8
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	68da      	ldr	r2, [r3, #12]
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c742:	b292      	uxth	r2, r2
 800c744:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c74a:	1c9a      	adds	r2, r3, #2
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c754:	b29b      	uxth	r3, r3
 800c756:	3b01      	subs	r3, #1
 800c758:	b29a      	uxth	r2, r3
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c762:	b29b      	uxth	r3, r3
 800c764:	2b00      	cmp	r3, #0
 800c766:	d10f      	bne.n	800c788 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	685a      	ldr	r2, [r3, #4]
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c776:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c77c:	b29b      	uxth	r3, r3
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d102      	bne.n	800c788 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c782:	6878      	ldr	r0, [r7, #4]
 800c784:	f000 f9d2 	bl	800cb2c <SPI_CloseRxTx_ISR>
    }
  }
}
 800c788:	bf00      	nop
 800c78a:	3708      	adds	r7, #8
 800c78c:	46bd      	mov	sp, r7
 800c78e:	bd80      	pop	{r7, pc}

0800c790 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b082      	sub	sp, #8
 800c794:	af00      	add	r7, sp, #0
 800c796:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c79c:	881a      	ldrh	r2, [r3, #0]
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7a8:	1c9a      	adds	r2, r3, #2
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c7b2:	b29b      	uxth	r3, r3
 800c7b4:	3b01      	subs	r3, #1
 800c7b6:	b29a      	uxth	r2, r3
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c7c0:	b29b      	uxth	r3, r3
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d10f      	bne.n	800c7e6 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	685a      	ldr	r2, [r3, #4]
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c7d4:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c7da:	b29b      	uxth	r3, r3
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d102      	bne.n	800c7e6 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c7e0:	6878      	ldr	r0, [r7, #4]
 800c7e2:	f000 f9a3 	bl	800cb2c <SPI_CloseRxTx_ISR>
    }
  }
}
 800c7e6:	bf00      	nop
 800c7e8:	3708      	adds	r7, #8
 800c7ea:	46bd      	mov	sp, r7
 800c7ec:	bd80      	pop	{r7, pc}

0800c7ee <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c7ee:	b580      	push	{r7, lr}
 800c7f0:	b082      	sub	sp, #8
 800c7f2:	af00      	add	r7, sp, #0
 800c7f4:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	f103 020c 	add.w	r2, r3, #12
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c802:	7812      	ldrb	r2, [r2, #0]
 800c804:	b2d2      	uxtb	r2, r2
 800c806:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c80c:	1c5a      	adds	r2, r3, #1
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c816:	b29b      	uxth	r3, r3
 800c818:	3b01      	subs	r3, #1
 800c81a:	b29a      	uxth	r2, r3
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c824:	b29b      	uxth	r3, r3
 800c826:	2b00      	cmp	r3, #0
 800c828:	d102      	bne.n	800c830 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800c82a:	6878      	ldr	r0, [r7, #4]
 800c82c:	f000 f9f2 	bl	800cc14 <SPI_CloseRx_ISR>
  }
}
 800c830:	bf00      	nop
 800c832:	3708      	adds	r7, #8
 800c834:	46bd      	mov	sp, r7
 800c836:	bd80      	pop	{r7, pc}

0800c838 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b082      	sub	sp, #8
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	68da      	ldr	r2, [r3, #12]
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c84a:	b292      	uxth	r2, r2
 800c84c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c852:	1c9a      	adds	r2, r3, #2
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c85c:	b29b      	uxth	r3, r3
 800c85e:	3b01      	subs	r3, #1
 800c860:	b29a      	uxth	r2, r3
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c86a:	b29b      	uxth	r3, r3
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d102      	bne.n	800c876 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800c870:	6878      	ldr	r0, [r7, #4]
 800c872:	f000 f9cf 	bl	800cc14 <SPI_CloseRx_ISR>
  }
}
 800c876:	bf00      	nop
 800c878:	3708      	adds	r7, #8
 800c87a:	46bd      	mov	sp, r7
 800c87c:	bd80      	pop	{r7, pc}

0800c87e <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c87e:	b580      	push	{r7, lr}
 800c880:	b082      	sub	sp, #8
 800c882:	af00      	add	r7, sp, #0
 800c884:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	330c      	adds	r3, #12
 800c890:	7812      	ldrb	r2, [r2, #0]
 800c892:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c898:	1c5a      	adds	r2, r3, #1
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c8a2:	b29b      	uxth	r3, r3
 800c8a4:	3b01      	subs	r3, #1
 800c8a6:	b29a      	uxth	r2, r3
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c8b0:	b29b      	uxth	r3, r3
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d102      	bne.n	800c8bc <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800c8b6:	6878      	ldr	r0, [r7, #4]
 800c8b8:	f000 f9ec 	bl	800cc94 <SPI_CloseTx_ISR>
  }
}
 800c8bc:	bf00      	nop
 800c8be:	3708      	adds	r7, #8
 800c8c0:	46bd      	mov	sp, r7
 800c8c2:	bd80      	pop	{r7, pc}

0800c8c4 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c8c4:	b580      	push	{r7, lr}
 800c8c6:	b082      	sub	sp, #8
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8d0:	881a      	ldrh	r2, [r3, #0]
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8dc:	1c9a      	adds	r2, r3, #2
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c8e6:	b29b      	uxth	r3, r3
 800c8e8:	3b01      	subs	r3, #1
 800c8ea:	b29a      	uxth	r2, r3
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c8f4:	b29b      	uxth	r3, r3
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d102      	bne.n	800c900 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800c8fa:	6878      	ldr	r0, [r7, #4]
 800c8fc:	f000 f9ca 	bl	800cc94 <SPI_CloseTx_ISR>
  }
}
 800c900:	bf00      	nop
 800c902:	3708      	adds	r7, #8
 800c904:	46bd      	mov	sp, r7
 800c906:	bd80      	pop	{r7, pc}

0800c908 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b084      	sub	sp, #16
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	60f8      	str	r0, [r7, #12]
 800c910:	60b9      	str	r1, [r7, #8]
 800c912:	603b      	str	r3, [r7, #0]
 800c914:	4613      	mov	r3, r2
 800c916:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c918:	e04c      	b.n	800c9b4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c920:	d048      	beq.n	800c9b4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800c922:	f7f8 fcb1 	bl	8005288 <HAL_GetTick>
 800c926:	4602      	mov	r2, r0
 800c928:	69bb      	ldr	r3, [r7, #24]
 800c92a:	1ad3      	subs	r3, r2, r3
 800c92c:	683a      	ldr	r2, [r7, #0]
 800c92e:	429a      	cmp	r2, r3
 800c930:	d902      	bls.n	800c938 <SPI_WaitFlagStateUntilTimeout+0x30>
 800c932:	683b      	ldr	r3, [r7, #0]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d13d      	bne.n	800c9b4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	685a      	ldr	r2, [r3, #4]
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c946:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	685b      	ldr	r3, [r3, #4]
 800c94c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c950:	d111      	bne.n	800c976 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	689b      	ldr	r3, [r3, #8]
 800c956:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c95a:	d004      	beq.n	800c966 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	689b      	ldr	r3, [r3, #8]
 800c960:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c964:	d107      	bne.n	800c976 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	681a      	ldr	r2, [r3, #0]
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c974:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c97a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c97e:	d10f      	bne.n	800c9a0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	681a      	ldr	r2, [r3, #0]
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c98e:	601a      	str	r2, [r3, #0]
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	681a      	ldr	r2, [r3, #0]
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c99e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	2201      	movs	r2, #1
 800c9a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800c9b0:	2303      	movs	r3, #3
 800c9b2:	e00f      	b.n	800c9d4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	689a      	ldr	r2, [r3, #8]
 800c9ba:	68bb      	ldr	r3, [r7, #8]
 800c9bc:	4013      	ands	r3, r2
 800c9be:	68ba      	ldr	r2, [r7, #8]
 800c9c0:	429a      	cmp	r2, r3
 800c9c2:	bf0c      	ite	eq
 800c9c4:	2301      	moveq	r3, #1
 800c9c6:	2300      	movne	r3, #0
 800c9c8:	b2db      	uxtb	r3, r3
 800c9ca:	461a      	mov	r2, r3
 800c9cc:	79fb      	ldrb	r3, [r7, #7]
 800c9ce:	429a      	cmp	r2, r3
 800c9d0:	d1a3      	bne.n	800c91a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800c9d2:	2300      	movs	r3, #0
}
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	3710      	adds	r7, #16
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	bd80      	pop	{r7, pc}

0800c9dc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b086      	sub	sp, #24
 800c9e0:	af02      	add	r7, sp, #8
 800c9e2:	60f8      	str	r0, [r7, #12]
 800c9e4:	60b9      	str	r1, [r7, #8]
 800c9e6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	685b      	ldr	r3, [r3, #4]
 800c9ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c9f0:	d111      	bne.n	800ca16 <SPI_EndRxTransaction+0x3a>
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	689b      	ldr	r3, [r3, #8]
 800c9f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c9fa:	d004      	beq.n	800ca06 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	689b      	ldr	r3, [r3, #8]
 800ca00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca04:	d107      	bne.n	800ca16 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	681a      	ldr	r2, [r3, #0]
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ca14:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	685b      	ldr	r3, [r3, #4]
 800ca1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca1e:	d12a      	bne.n	800ca76 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	689b      	ldr	r3, [r3, #8]
 800ca24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca28:	d012      	beq.n	800ca50 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	9300      	str	r3, [sp, #0]
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	2200      	movs	r2, #0
 800ca32:	2180      	movs	r1, #128	; 0x80
 800ca34:	68f8      	ldr	r0, [r7, #12]
 800ca36:	f7ff ff67 	bl	800c908 <SPI_WaitFlagStateUntilTimeout>
 800ca3a:	4603      	mov	r3, r0
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d02d      	beq.n	800ca9c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca44:	f043 0220 	orr.w	r2, r3, #32
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ca4c:	2303      	movs	r3, #3
 800ca4e:	e026      	b.n	800ca9e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	9300      	str	r3, [sp, #0]
 800ca54:	68bb      	ldr	r3, [r7, #8]
 800ca56:	2200      	movs	r2, #0
 800ca58:	2101      	movs	r1, #1
 800ca5a:	68f8      	ldr	r0, [r7, #12]
 800ca5c:	f7ff ff54 	bl	800c908 <SPI_WaitFlagStateUntilTimeout>
 800ca60:	4603      	mov	r3, r0
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d01a      	beq.n	800ca9c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca6a:	f043 0220 	orr.w	r2, r3, #32
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ca72:	2303      	movs	r3, #3
 800ca74:	e013      	b.n	800ca9e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	9300      	str	r3, [sp, #0]
 800ca7a:	68bb      	ldr	r3, [r7, #8]
 800ca7c:	2200      	movs	r2, #0
 800ca7e:	2101      	movs	r1, #1
 800ca80:	68f8      	ldr	r0, [r7, #12]
 800ca82:	f7ff ff41 	bl	800c908 <SPI_WaitFlagStateUntilTimeout>
 800ca86:	4603      	mov	r3, r0
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d007      	beq.n	800ca9c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca90:	f043 0220 	orr.w	r2, r3, #32
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ca98:	2303      	movs	r3, #3
 800ca9a:	e000      	b.n	800ca9e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800ca9c:	2300      	movs	r3, #0
}
 800ca9e:	4618      	mov	r0, r3
 800caa0:	3710      	adds	r7, #16
 800caa2:	46bd      	mov	sp, r7
 800caa4:	bd80      	pop	{r7, pc}
	...

0800caa8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b088      	sub	sp, #32
 800caac:	af02      	add	r7, sp, #8
 800caae:	60f8      	str	r0, [r7, #12]
 800cab0:	60b9      	str	r1, [r7, #8]
 800cab2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800cab4:	4b1b      	ldr	r3, [pc, #108]	; (800cb24 <SPI_EndRxTxTransaction+0x7c>)
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	4a1b      	ldr	r2, [pc, #108]	; (800cb28 <SPI_EndRxTxTransaction+0x80>)
 800caba:	fba2 2303 	umull	r2, r3, r2, r3
 800cabe:	0d5b      	lsrs	r3, r3, #21
 800cac0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cac4:	fb02 f303 	mul.w	r3, r2, r3
 800cac8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	685b      	ldr	r3, [r3, #4]
 800cace:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cad2:	d112      	bne.n	800cafa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	9300      	str	r3, [sp, #0]
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	2200      	movs	r2, #0
 800cadc:	2180      	movs	r1, #128	; 0x80
 800cade:	68f8      	ldr	r0, [r7, #12]
 800cae0:	f7ff ff12 	bl	800c908 <SPI_WaitFlagStateUntilTimeout>
 800cae4:	4603      	mov	r3, r0
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d016      	beq.n	800cb18 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800caee:	f043 0220 	orr.w	r2, r3, #32
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800caf6:	2303      	movs	r3, #3
 800caf8:	e00f      	b.n	800cb1a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800cafa:	697b      	ldr	r3, [r7, #20]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d00a      	beq.n	800cb16 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800cb00:	697b      	ldr	r3, [r7, #20]
 800cb02:	3b01      	subs	r3, #1
 800cb04:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	689b      	ldr	r3, [r3, #8]
 800cb0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cb10:	2b80      	cmp	r3, #128	; 0x80
 800cb12:	d0f2      	beq.n	800cafa <SPI_EndRxTxTransaction+0x52>
 800cb14:	e000      	b.n	800cb18 <SPI_EndRxTxTransaction+0x70>
        break;
 800cb16:	bf00      	nop
  }

  return HAL_OK;
 800cb18:	2300      	movs	r3, #0
}
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	3718      	adds	r7, #24
 800cb1e:	46bd      	mov	sp, r7
 800cb20:	bd80      	pop	{r7, pc}
 800cb22:	bf00      	nop
 800cb24:	200000d8 	.word	0x200000d8
 800cb28:	165e9f81 	.word	0x165e9f81

0800cb2c <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b086      	sub	sp, #24
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800cb34:	4b35      	ldr	r3, [pc, #212]	; (800cc0c <SPI_CloseRxTx_ISR+0xe0>)
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	4a35      	ldr	r2, [pc, #212]	; (800cc10 <SPI_CloseRxTx_ISR+0xe4>)
 800cb3a:	fba2 2303 	umull	r2, r3, r2, r3
 800cb3e:	0a5b      	lsrs	r3, r3, #9
 800cb40:	2264      	movs	r2, #100	; 0x64
 800cb42:	fb02 f303 	mul.w	r3, r2, r3
 800cb46:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800cb48:	f7f8 fb9e 	bl	8005288 <HAL_GetTick>
 800cb4c:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	685a      	ldr	r2, [r3, #4]
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	f022 0220 	bic.w	r2, r2, #32
 800cb5c:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800cb5e:	693b      	ldr	r3, [r7, #16]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d106      	bne.n	800cb72 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb68:	f043 0220 	orr.w	r2, r3, #32
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800cb70:	e009      	b.n	800cb86 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800cb72:	693b      	ldr	r3, [r7, #16]
 800cb74:	3b01      	subs	r3, #1
 800cb76:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	689b      	ldr	r3, [r3, #8]
 800cb7e:	f003 0302 	and.w	r3, r3, #2
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d0eb      	beq.n	800cb5e <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800cb86:	697a      	ldr	r2, [r7, #20]
 800cb88:	2164      	movs	r1, #100	; 0x64
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f7ff ff8c 	bl	800caa8 <SPI_EndRxTxTransaction>
 800cb90:	4603      	mov	r3, r0
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d005      	beq.n	800cba2 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb9a:	f043 0220 	orr.w	r2, r3, #32
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	689b      	ldr	r3, [r3, #8]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d10a      	bne.n	800cbc0 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cbaa:	2300      	movs	r3, #0
 800cbac:	60fb      	str	r3, [r7, #12]
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	68db      	ldr	r3, [r3, #12]
 800cbb4:	60fb      	str	r3, [r7, #12]
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	689b      	ldr	r3, [r3, #8]
 800cbbc:	60fb      	str	r3, [r7, #12]
 800cbbe:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d115      	bne.n	800cbf4 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cbce:	b2db      	uxtb	r3, r3
 800cbd0:	2b04      	cmp	r3, #4
 800cbd2:	d107      	bne.n	800cbe4 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	2201      	movs	r2, #1
 800cbd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800cbdc:	6878      	ldr	r0, [r7, #4]
 800cbde:	f7ff fd13 	bl	800c608 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800cbe2:	e00e      	b.n	800cc02 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800cbec:	6878      	ldr	r0, [r7, #4]
 800cbee:	f7ff fd15 	bl	800c61c <HAL_SPI_TxRxCpltCallback>
}
 800cbf2:	e006      	b.n	800cc02 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2201      	movs	r2, #1
 800cbf8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800cbfc:	6878      	ldr	r0, [r7, #4]
 800cbfe:	f7ff fd17 	bl	800c630 <HAL_SPI_ErrorCallback>
}
 800cc02:	bf00      	nop
 800cc04:	3718      	adds	r7, #24
 800cc06:	46bd      	mov	sp, r7
 800cc08:	bd80      	pop	{r7, pc}
 800cc0a:	bf00      	nop
 800cc0c:	200000d8 	.word	0x200000d8
 800cc10:	057619f1 	.word	0x057619f1

0800cc14 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	b084      	sub	sp, #16
 800cc18:	af00      	add	r7, sp, #0
 800cc1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	685a      	ldr	r2, [r3, #4]
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800cc2a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800cc2c:	f7f8 fb2c 	bl	8005288 <HAL_GetTick>
 800cc30:	4603      	mov	r3, r0
 800cc32:	461a      	mov	r2, r3
 800cc34:	2164      	movs	r1, #100	; 0x64
 800cc36:	6878      	ldr	r0, [r7, #4]
 800cc38:	f7ff fed0 	bl	800c9dc <SPI_EndRxTransaction>
 800cc3c:	4603      	mov	r3, r0
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d005      	beq.n	800cc4e <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc46:	f043 0220 	orr.w	r2, r3, #32
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	689b      	ldr	r3, [r3, #8]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d10a      	bne.n	800cc6c <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cc56:	2300      	movs	r3, #0
 800cc58:	60fb      	str	r3, [r7, #12]
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	68db      	ldr	r3, [r3, #12]
 800cc60:	60fb      	str	r3, [r7, #12]
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	689b      	ldr	r3, [r3, #8]
 800cc68:	60fb      	str	r3, [r7, #12]
 800cc6a:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2201      	movs	r2, #1
 800cc70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d103      	bne.n	800cc84 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800cc7c:	6878      	ldr	r0, [r7, #4]
 800cc7e:	f7ff fcc3 	bl	800c608 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800cc82:	e002      	b.n	800cc8a <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 800cc84:	6878      	ldr	r0, [r7, #4]
 800cc86:	f7ff fcd3 	bl	800c630 <HAL_SPI_ErrorCallback>
}
 800cc8a:	bf00      	nop
 800cc8c:	3710      	adds	r7, #16
 800cc8e:	46bd      	mov	sp, r7
 800cc90:	bd80      	pop	{r7, pc}
	...

0800cc94 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800cc94:	b580      	push	{r7, lr}
 800cc96:	b086      	sub	sp, #24
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800cc9c:	4b2c      	ldr	r3, [pc, #176]	; (800cd50 <SPI_CloseTx_ISR+0xbc>)
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	4a2c      	ldr	r2, [pc, #176]	; (800cd54 <SPI_CloseTx_ISR+0xc0>)
 800cca2:	fba2 2303 	umull	r2, r3, r2, r3
 800cca6:	0a5b      	lsrs	r3, r3, #9
 800cca8:	2264      	movs	r2, #100	; 0x64
 800ccaa:	fb02 f303 	mul.w	r3, r2, r3
 800ccae:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ccb0:	f7f8 faea 	bl	8005288 <HAL_GetTick>
 800ccb4:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800ccb6:	693b      	ldr	r3, [r7, #16]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d106      	bne.n	800ccca <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ccc0:	f043 0220 	orr.w	r2, r3, #32
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ccc8:	e009      	b.n	800ccde <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 800ccca:	693b      	ldr	r3, [r7, #16]
 800cccc:	3b01      	subs	r3, #1
 800ccce:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	689b      	ldr	r3, [r3, #8]
 800ccd6:	f003 0302 	and.w	r3, r3, #2
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d0eb      	beq.n	800ccb6 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	685a      	ldr	r2, [r3, #4]
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ccec:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ccee:	697a      	ldr	r2, [r7, #20]
 800ccf0:	2164      	movs	r1, #100	; 0x64
 800ccf2:	6878      	ldr	r0, [r7, #4]
 800ccf4:	f7ff fed8 	bl	800caa8 <SPI_EndRxTxTransaction>
 800ccf8:	4603      	mov	r3, r0
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d005      	beq.n	800cd0a <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd02:	f043 0220 	orr.w	r2, r3, #32
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	689b      	ldr	r3, [r3, #8]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d10a      	bne.n	800cd28 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cd12:	2300      	movs	r3, #0
 800cd14:	60fb      	str	r3, [r7, #12]
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	68db      	ldr	r3, [r3, #12]
 800cd1c:	60fb      	str	r3, [r7, #12]
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	689b      	ldr	r3, [r3, #8]
 800cd24:	60fb      	str	r3, [r7, #12]
 800cd26:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	2201      	movs	r2, #1
 800cd2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d003      	beq.n	800cd40 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800cd38:	6878      	ldr	r0, [r7, #4]
 800cd3a:	f7ff fc79 	bl	800c630 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800cd3e:	e002      	b.n	800cd46 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 800cd40:	6878      	ldr	r0, [r7, #4]
 800cd42:	f7ff fc57 	bl	800c5f4 <HAL_SPI_TxCpltCallback>
}
 800cd46:	bf00      	nop
 800cd48:	3718      	adds	r7, #24
 800cd4a:	46bd      	mov	sp, r7
 800cd4c:	bd80      	pop	{r7, pc}
 800cd4e:	bf00      	nop
 800cd50:	200000d8 	.word	0x200000d8
 800cd54:	057619f1 	.word	0x057619f1

0800cd58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b082      	sub	sp, #8
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d101      	bne.n	800cd6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cd66:	2301      	movs	r3, #1
 800cd68:	e01d      	b.n	800cda6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cd70:	b2db      	uxtb	r3, r3
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d106      	bne.n	800cd84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	2200      	movs	r2, #0
 800cd7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cd7e:	6878      	ldr	r0, [r7, #4]
 800cd80:	f7f7 fe9e 	bl	8004ac0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	2202      	movs	r2, #2
 800cd88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681a      	ldr	r2, [r3, #0]
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	3304      	adds	r3, #4
 800cd94:	4619      	mov	r1, r3
 800cd96:	4610      	mov	r0, r2
 800cd98:	f000 fcd2 	bl	800d740 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	2201      	movs	r2, #1
 800cda0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cda4:	2300      	movs	r3, #0
}
 800cda6:	4618      	mov	r0, r3
 800cda8:	3708      	adds	r7, #8
 800cdaa:	46bd      	mov	sp, r7
 800cdac:	bd80      	pop	{r7, pc}

0800cdae <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cdae:	b480      	push	{r7}
 800cdb0:	b085      	sub	sp, #20
 800cdb2:	af00      	add	r7, sp, #0
 800cdb4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	2202      	movs	r2, #2
 800cdba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	689b      	ldr	r3, [r3, #8]
 800cdc4:	f003 0307 	and.w	r3, r3, #7
 800cdc8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	2b06      	cmp	r3, #6
 800cdce:	d007      	beq.n	800cde0 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	681a      	ldr	r2, [r3, #0]
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	f042 0201 	orr.w	r2, r2, #1
 800cdde:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	2201      	movs	r2, #1
 800cde4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800cde8:	2300      	movs	r3, #0
}
 800cdea:	4618      	mov	r0, r3
 800cdec:	3714      	adds	r7, #20
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf4:	4770      	bx	lr

0800cdf6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cdf6:	b480      	push	{r7}
 800cdf8:	b085      	sub	sp, #20
 800cdfa:	af00      	add	r7, sp, #0
 800cdfc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	68da      	ldr	r2, [r3, #12]
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	f042 0201 	orr.w	r2, r2, #1
 800ce0c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	689b      	ldr	r3, [r3, #8]
 800ce14:	f003 0307 	and.w	r3, r3, #7
 800ce18:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	2b06      	cmp	r3, #6
 800ce1e:	d007      	beq.n	800ce30 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	681a      	ldr	r2, [r3, #0]
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	f042 0201 	orr.w	r2, r2, #1
 800ce2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ce30:	2300      	movs	r3, #0
}
 800ce32:	4618      	mov	r0, r3
 800ce34:	3714      	adds	r7, #20
 800ce36:	46bd      	mov	sp, r7
 800ce38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce3c:	4770      	bx	lr

0800ce3e <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800ce3e:	b480      	push	{r7}
 800ce40:	b083      	sub	sp, #12
 800ce42:	af00      	add	r7, sp, #0
 800ce44:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	68da      	ldr	r2, [r3, #12]
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	f022 0201 	bic.w	r2, r2, #1
 800ce54:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	6a1a      	ldr	r2, [r3, #32]
 800ce5c:	f241 1311 	movw	r3, #4369	; 0x1111
 800ce60:	4013      	ands	r3, r2
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d10f      	bne.n	800ce86 <HAL_TIM_Base_Stop_IT+0x48>
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	6a1a      	ldr	r2, [r3, #32]
 800ce6c:	f240 4344 	movw	r3, #1092	; 0x444
 800ce70:	4013      	ands	r3, r2
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d107      	bne.n	800ce86 <HAL_TIM_Base_Stop_IT+0x48>
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	681a      	ldr	r2, [r3, #0]
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	f022 0201 	bic.w	r2, r2, #1
 800ce84:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ce86:	2300      	movs	r3, #0
}
 800ce88:	4618      	mov	r0, r3
 800ce8a:	370c      	adds	r7, #12
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce92:	4770      	bx	lr

0800ce94 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b082      	sub	sp, #8
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d101      	bne.n	800cea6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800cea2:	2301      	movs	r3, #1
 800cea4:	e01d      	b.n	800cee2 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ceac:	b2db      	uxtb	r3, r3
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d106      	bne.n	800cec0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	2200      	movs	r2, #0
 800ceb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800ceba:	6878      	ldr	r0, [r7, #4]
 800cebc:	f000 f815 	bl	800ceea <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	2202      	movs	r2, #2
 800cec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	681a      	ldr	r2, [r3, #0]
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	3304      	adds	r3, #4
 800ced0:	4619      	mov	r1, r3
 800ced2:	4610      	mov	r0, r2
 800ced4:	f000 fc34 	bl	800d740 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	2201      	movs	r2, #1
 800cedc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cee0:	2300      	movs	r3, #0
}
 800cee2:	4618      	mov	r0, r3
 800cee4:	3708      	adds	r7, #8
 800cee6:	46bd      	mov	sp, r7
 800cee8:	bd80      	pop	{r7, pc}

0800ceea <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800ceea:	b480      	push	{r7}
 800ceec:	b083      	sub	sp, #12
 800ceee:	af00      	add	r7, sp, #0
 800cef0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800cef2:	bf00      	nop
 800cef4:	370c      	adds	r7, #12
 800cef6:	46bd      	mov	sp, r7
 800cef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cefc:	4770      	bx	lr
	...

0800cf00 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b084      	sub	sp, #16
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
 800cf08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	2201      	movs	r2, #1
 800cf10:	6839      	ldr	r1, [r7, #0]
 800cf12:	4618      	mov	r0, r3
 800cf14:	f000 fefe 	bl	800dd14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	4a15      	ldr	r2, [pc, #84]	; (800cf74 <HAL_TIM_OC_Start+0x74>)
 800cf1e:	4293      	cmp	r3, r2
 800cf20:	d004      	beq.n	800cf2c <HAL_TIM_OC_Start+0x2c>
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	4a14      	ldr	r2, [pc, #80]	; (800cf78 <HAL_TIM_OC_Start+0x78>)
 800cf28:	4293      	cmp	r3, r2
 800cf2a:	d101      	bne.n	800cf30 <HAL_TIM_OC_Start+0x30>
 800cf2c:	2301      	movs	r3, #1
 800cf2e:	e000      	b.n	800cf32 <HAL_TIM_OC_Start+0x32>
 800cf30:	2300      	movs	r3, #0
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d007      	beq.n	800cf46 <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cf44:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	689b      	ldr	r3, [r3, #8]
 800cf4c:	f003 0307 	and.w	r3, r3, #7
 800cf50:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	2b06      	cmp	r3, #6
 800cf56:	d007      	beq.n	800cf68 <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	681a      	ldr	r2, [r3, #0]
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	f042 0201 	orr.w	r2, r2, #1
 800cf66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cf68:	2300      	movs	r3, #0
}
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	3710      	adds	r7, #16
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}
 800cf72:	bf00      	nop
 800cf74:	40010000 	.word	0x40010000
 800cf78:	40010400 	.word	0x40010400

0800cf7c <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cf7c:	b580      	push	{r7, lr}
 800cf7e:	b082      	sub	sp, #8
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	6078      	str	r0, [r7, #4]
 800cf84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	2200      	movs	r2, #0
 800cf8c:	6839      	ldr	r1, [r7, #0]
 800cf8e:	4618      	mov	r0, r3
 800cf90:	f000 fec0 	bl	800dd14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	4a20      	ldr	r2, [pc, #128]	; (800d01c <HAL_TIM_OC_Stop+0xa0>)
 800cf9a:	4293      	cmp	r3, r2
 800cf9c:	d004      	beq.n	800cfa8 <HAL_TIM_OC_Stop+0x2c>
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	4a1f      	ldr	r2, [pc, #124]	; (800d020 <HAL_TIM_OC_Stop+0xa4>)
 800cfa4:	4293      	cmp	r3, r2
 800cfa6:	d101      	bne.n	800cfac <HAL_TIM_OC_Stop+0x30>
 800cfa8:	2301      	movs	r3, #1
 800cfaa:	e000      	b.n	800cfae <HAL_TIM_OC_Stop+0x32>
 800cfac:	2300      	movs	r3, #0
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d017      	beq.n	800cfe2 <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	6a1a      	ldr	r2, [r3, #32]
 800cfb8:	f241 1311 	movw	r3, #4369	; 0x1111
 800cfbc:	4013      	ands	r3, r2
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d10f      	bne.n	800cfe2 <HAL_TIM_OC_Stop+0x66>
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	6a1a      	ldr	r2, [r3, #32]
 800cfc8:	f240 4344 	movw	r3, #1092	; 0x444
 800cfcc:	4013      	ands	r3, r2
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d107      	bne.n	800cfe2 <HAL_TIM_OC_Stop+0x66>
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800cfe0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	6a1a      	ldr	r2, [r3, #32]
 800cfe8:	f241 1311 	movw	r3, #4369	; 0x1111
 800cfec:	4013      	ands	r3, r2
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d10f      	bne.n	800d012 <HAL_TIM_OC_Stop+0x96>
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	6a1a      	ldr	r2, [r3, #32]
 800cff8:	f240 4344 	movw	r3, #1092	; 0x444
 800cffc:	4013      	ands	r3, r2
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d107      	bne.n	800d012 <HAL_TIM_OC_Stop+0x96>
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	681a      	ldr	r2, [r3, #0]
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	f022 0201 	bic.w	r2, r2, #1
 800d010:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d012:	2300      	movs	r3, #0
}
 800d014:	4618      	mov	r0, r3
 800d016:	3708      	adds	r7, #8
 800d018:	46bd      	mov	sp, r7
 800d01a:	bd80      	pop	{r7, pc}
 800d01c:	40010000 	.word	0x40010000
 800d020:	40010400 	.word	0x40010400

0800d024 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d024:	b580      	push	{r7, lr}
 800d026:	b082      	sub	sp, #8
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d101      	bne.n	800d036 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d032:	2301      	movs	r3, #1
 800d034:	e01d      	b.n	800d072 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d03c:	b2db      	uxtb	r3, r3
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d106      	bne.n	800d050 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2200      	movs	r2, #0
 800d046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d04a:	6878      	ldr	r0, [r7, #4]
 800d04c:	f000 f815 	bl	800d07a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	2202      	movs	r2, #2
 800d054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681a      	ldr	r2, [r3, #0]
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	3304      	adds	r3, #4
 800d060:	4619      	mov	r1, r3
 800d062:	4610      	mov	r0, r2
 800d064:	f000 fb6c 	bl	800d740 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	2201      	movs	r2, #1
 800d06c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d070:	2300      	movs	r3, #0
}
 800d072:	4618      	mov	r0, r3
 800d074:	3708      	adds	r7, #8
 800d076:	46bd      	mov	sp, r7
 800d078:	bd80      	pop	{r7, pc}

0800d07a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d07a:	b480      	push	{r7}
 800d07c:	b083      	sub	sp, #12
 800d07e:	af00      	add	r7, sp, #0
 800d080:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d082:	bf00      	nop
 800d084:	370c      	adds	r7, #12
 800d086:	46bd      	mov	sp, r7
 800d088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08c:	4770      	bx	lr
	...

0800d090 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b084      	sub	sp, #16
 800d094:	af00      	add	r7, sp, #0
 800d096:	6078      	str	r0, [r7, #4]
 800d098:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	2201      	movs	r2, #1
 800d0a0:	6839      	ldr	r1, [r7, #0]
 800d0a2:	4618      	mov	r0, r3
 800d0a4:	f000 fe36 	bl	800dd14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	4a15      	ldr	r2, [pc, #84]	; (800d104 <HAL_TIM_PWM_Start+0x74>)
 800d0ae:	4293      	cmp	r3, r2
 800d0b0:	d004      	beq.n	800d0bc <HAL_TIM_PWM_Start+0x2c>
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	4a14      	ldr	r2, [pc, #80]	; (800d108 <HAL_TIM_PWM_Start+0x78>)
 800d0b8:	4293      	cmp	r3, r2
 800d0ba:	d101      	bne.n	800d0c0 <HAL_TIM_PWM_Start+0x30>
 800d0bc:	2301      	movs	r3, #1
 800d0be:	e000      	b.n	800d0c2 <HAL_TIM_PWM_Start+0x32>
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d007      	beq.n	800d0d6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d0d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	689b      	ldr	r3, [r3, #8]
 800d0dc:	f003 0307 	and.w	r3, r3, #7
 800d0e0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	2b06      	cmp	r3, #6
 800d0e6:	d007      	beq.n	800d0f8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	681a      	ldr	r2, [r3, #0]
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	f042 0201 	orr.w	r2, r2, #1
 800d0f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d0f8:	2300      	movs	r3, #0
}
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	3710      	adds	r7, #16
 800d0fe:	46bd      	mov	sp, r7
 800d100:	bd80      	pop	{r7, pc}
 800d102:	bf00      	nop
 800d104:	40010000 	.word	0x40010000
 800d108:	40010400 	.word	0x40010400

0800d10c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b082      	sub	sp, #8
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	691b      	ldr	r3, [r3, #16]
 800d11a:	f003 0302 	and.w	r3, r3, #2
 800d11e:	2b02      	cmp	r3, #2
 800d120:	d122      	bne.n	800d168 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	68db      	ldr	r3, [r3, #12]
 800d128:	f003 0302 	and.w	r3, r3, #2
 800d12c:	2b02      	cmp	r3, #2
 800d12e:	d11b      	bne.n	800d168 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	f06f 0202 	mvn.w	r2, #2
 800d138:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	2201      	movs	r2, #1
 800d13e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	699b      	ldr	r3, [r3, #24]
 800d146:	f003 0303 	and.w	r3, r3, #3
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d003      	beq.n	800d156 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d14e:	6878      	ldr	r0, [r7, #4]
 800d150:	f000 fad8 	bl	800d704 <HAL_TIM_IC_CaptureCallback>
 800d154:	e005      	b.n	800d162 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d156:	6878      	ldr	r0, [r7, #4]
 800d158:	f000 faca 	bl	800d6f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d15c:	6878      	ldr	r0, [r7, #4]
 800d15e:	f000 fadb 	bl	800d718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	2200      	movs	r2, #0
 800d166:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	691b      	ldr	r3, [r3, #16]
 800d16e:	f003 0304 	and.w	r3, r3, #4
 800d172:	2b04      	cmp	r3, #4
 800d174:	d122      	bne.n	800d1bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	68db      	ldr	r3, [r3, #12]
 800d17c:	f003 0304 	and.w	r3, r3, #4
 800d180:	2b04      	cmp	r3, #4
 800d182:	d11b      	bne.n	800d1bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	f06f 0204 	mvn.w	r2, #4
 800d18c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	2202      	movs	r2, #2
 800d192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	699b      	ldr	r3, [r3, #24]
 800d19a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d003      	beq.n	800d1aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d1a2:	6878      	ldr	r0, [r7, #4]
 800d1a4:	f000 faae 	bl	800d704 <HAL_TIM_IC_CaptureCallback>
 800d1a8:	e005      	b.n	800d1b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d1aa:	6878      	ldr	r0, [r7, #4]
 800d1ac:	f000 faa0 	bl	800d6f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	f000 fab1 	bl	800d718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	2200      	movs	r2, #0
 800d1ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	691b      	ldr	r3, [r3, #16]
 800d1c2:	f003 0308 	and.w	r3, r3, #8
 800d1c6:	2b08      	cmp	r3, #8
 800d1c8:	d122      	bne.n	800d210 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	68db      	ldr	r3, [r3, #12]
 800d1d0:	f003 0308 	and.w	r3, r3, #8
 800d1d4:	2b08      	cmp	r3, #8
 800d1d6:	d11b      	bne.n	800d210 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	f06f 0208 	mvn.w	r2, #8
 800d1e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	2204      	movs	r2, #4
 800d1e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	69db      	ldr	r3, [r3, #28]
 800d1ee:	f003 0303 	and.w	r3, r3, #3
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d003      	beq.n	800d1fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d1f6:	6878      	ldr	r0, [r7, #4]
 800d1f8:	f000 fa84 	bl	800d704 <HAL_TIM_IC_CaptureCallback>
 800d1fc:	e005      	b.n	800d20a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d1fe:	6878      	ldr	r0, [r7, #4]
 800d200:	f000 fa76 	bl	800d6f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d204:	6878      	ldr	r0, [r7, #4]
 800d206:	f000 fa87 	bl	800d718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	2200      	movs	r2, #0
 800d20e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	691b      	ldr	r3, [r3, #16]
 800d216:	f003 0310 	and.w	r3, r3, #16
 800d21a:	2b10      	cmp	r3, #16
 800d21c:	d122      	bne.n	800d264 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	68db      	ldr	r3, [r3, #12]
 800d224:	f003 0310 	and.w	r3, r3, #16
 800d228:	2b10      	cmp	r3, #16
 800d22a:	d11b      	bne.n	800d264 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	f06f 0210 	mvn.w	r2, #16
 800d234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	2208      	movs	r2, #8
 800d23a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	69db      	ldr	r3, [r3, #28]
 800d242:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d246:	2b00      	cmp	r3, #0
 800d248:	d003      	beq.n	800d252 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d24a:	6878      	ldr	r0, [r7, #4]
 800d24c:	f000 fa5a 	bl	800d704 <HAL_TIM_IC_CaptureCallback>
 800d250:	e005      	b.n	800d25e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d252:	6878      	ldr	r0, [r7, #4]
 800d254:	f000 fa4c 	bl	800d6f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d258:	6878      	ldr	r0, [r7, #4]
 800d25a:	f000 fa5d 	bl	800d718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	2200      	movs	r2, #0
 800d262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	691b      	ldr	r3, [r3, #16]
 800d26a:	f003 0301 	and.w	r3, r3, #1
 800d26e:	2b01      	cmp	r3, #1
 800d270:	d10e      	bne.n	800d290 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	68db      	ldr	r3, [r3, #12]
 800d278:	f003 0301 	and.w	r3, r3, #1
 800d27c:	2b01      	cmp	r3, #1
 800d27e:	d107      	bne.n	800d290 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	f06f 0201 	mvn.w	r2, #1
 800d288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d28a:	6878      	ldr	r0, [r7, #4]
 800d28c:	f7f5 fed6 	bl	800303c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	691b      	ldr	r3, [r3, #16]
 800d296:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d29a:	2b80      	cmp	r3, #128	; 0x80
 800d29c:	d10e      	bne.n	800d2bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	68db      	ldr	r3, [r3, #12]
 800d2a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d2a8:	2b80      	cmp	r3, #128	; 0x80
 800d2aa:	d107      	bne.n	800d2bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d2b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d2b6:	6878      	ldr	r0, [r7, #4]
 800d2b8:	f000 fe2a 	bl	800df10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	691b      	ldr	r3, [r3, #16]
 800d2c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d2c6:	2b40      	cmp	r3, #64	; 0x40
 800d2c8:	d10e      	bne.n	800d2e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	68db      	ldr	r3, [r3, #12]
 800d2d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d2d4:	2b40      	cmp	r3, #64	; 0x40
 800d2d6:	d107      	bne.n	800d2e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d2e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d2e2:	6878      	ldr	r0, [r7, #4]
 800d2e4:	f000 fa22 	bl	800d72c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	691b      	ldr	r3, [r3, #16]
 800d2ee:	f003 0320 	and.w	r3, r3, #32
 800d2f2:	2b20      	cmp	r3, #32
 800d2f4:	d10e      	bne.n	800d314 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	68db      	ldr	r3, [r3, #12]
 800d2fc:	f003 0320 	and.w	r3, r3, #32
 800d300:	2b20      	cmp	r3, #32
 800d302:	d107      	bne.n	800d314 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	f06f 0220 	mvn.w	r2, #32
 800d30c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d30e:	6878      	ldr	r0, [r7, #4]
 800d310:	f000 fdf4 	bl	800defc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d314:	bf00      	nop
 800d316:	3708      	adds	r7, #8
 800d318:	46bd      	mov	sp, r7
 800d31a:	bd80      	pop	{r7, pc}

0800d31c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800d31c:	b580      	push	{r7, lr}
 800d31e:	b084      	sub	sp, #16
 800d320:	af00      	add	r7, sp, #0
 800d322:	60f8      	str	r0, [r7, #12]
 800d324:	60b9      	str	r1, [r7, #8]
 800d326:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d32e:	2b01      	cmp	r3, #1
 800d330:	d101      	bne.n	800d336 <HAL_TIM_OC_ConfigChannel+0x1a>
 800d332:	2302      	movs	r3, #2
 800d334:	e04e      	b.n	800d3d4 <HAL_TIM_OC_ConfigChannel+0xb8>
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	2201      	movs	r2, #1
 800d33a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	2202      	movs	r2, #2
 800d342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	2b0c      	cmp	r3, #12
 800d34a:	d839      	bhi.n	800d3c0 <HAL_TIM_OC_ConfigChannel+0xa4>
 800d34c:	a201      	add	r2, pc, #4	; (adr r2, 800d354 <HAL_TIM_OC_ConfigChannel+0x38>)
 800d34e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d352:	bf00      	nop
 800d354:	0800d389 	.word	0x0800d389
 800d358:	0800d3c1 	.word	0x0800d3c1
 800d35c:	0800d3c1 	.word	0x0800d3c1
 800d360:	0800d3c1 	.word	0x0800d3c1
 800d364:	0800d397 	.word	0x0800d397
 800d368:	0800d3c1 	.word	0x0800d3c1
 800d36c:	0800d3c1 	.word	0x0800d3c1
 800d370:	0800d3c1 	.word	0x0800d3c1
 800d374:	0800d3a5 	.word	0x0800d3a5
 800d378:	0800d3c1 	.word	0x0800d3c1
 800d37c:	0800d3c1 	.word	0x0800d3c1
 800d380:	0800d3c1 	.word	0x0800d3c1
 800d384:	0800d3b3 	.word	0x0800d3b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	68b9      	ldr	r1, [r7, #8]
 800d38e:	4618      	mov	r0, r3
 800d390:	f000 fa76 	bl	800d880 <TIM_OC1_SetConfig>
      break;
 800d394:	e015      	b.n	800d3c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	68b9      	ldr	r1, [r7, #8]
 800d39c:	4618      	mov	r0, r3
 800d39e:	f000 fadf 	bl	800d960 <TIM_OC2_SetConfig>
      break;
 800d3a2:	e00e      	b.n	800d3c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	68b9      	ldr	r1, [r7, #8]
 800d3aa:	4618      	mov	r0, r3
 800d3ac:	f000 fb4e 	bl	800da4c <TIM_OC3_SetConfig>
      break;
 800d3b0:	e007      	b.n	800d3c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	68b9      	ldr	r1, [r7, #8]
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	f000 fbbb 	bl	800db34 <TIM_OC4_SetConfig>
      break;
 800d3be:	e000      	b.n	800d3c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800d3c0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	2201      	movs	r2, #1
 800d3c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	2200      	movs	r2, #0
 800d3ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d3d2:	2300      	movs	r3, #0
}
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	3710      	adds	r7, #16
 800d3d8:	46bd      	mov	sp, r7
 800d3da:	bd80      	pop	{r7, pc}

0800d3dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d3dc:	b580      	push	{r7, lr}
 800d3de:	b084      	sub	sp, #16
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	60f8      	str	r0, [r7, #12]
 800d3e4:	60b9      	str	r1, [r7, #8]
 800d3e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d3ee:	2b01      	cmp	r3, #1
 800d3f0:	d101      	bne.n	800d3f6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d3f2:	2302      	movs	r3, #2
 800d3f4:	e0b4      	b.n	800d560 <HAL_TIM_PWM_ConfigChannel+0x184>
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	2201      	movs	r2, #1
 800d3fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	2202      	movs	r2, #2
 800d402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	2b0c      	cmp	r3, #12
 800d40a:	f200 809f 	bhi.w	800d54c <HAL_TIM_PWM_ConfigChannel+0x170>
 800d40e:	a201      	add	r2, pc, #4	; (adr r2, 800d414 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800d410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d414:	0800d449 	.word	0x0800d449
 800d418:	0800d54d 	.word	0x0800d54d
 800d41c:	0800d54d 	.word	0x0800d54d
 800d420:	0800d54d 	.word	0x0800d54d
 800d424:	0800d489 	.word	0x0800d489
 800d428:	0800d54d 	.word	0x0800d54d
 800d42c:	0800d54d 	.word	0x0800d54d
 800d430:	0800d54d 	.word	0x0800d54d
 800d434:	0800d4cb 	.word	0x0800d4cb
 800d438:	0800d54d 	.word	0x0800d54d
 800d43c:	0800d54d 	.word	0x0800d54d
 800d440:	0800d54d 	.word	0x0800d54d
 800d444:	0800d50b 	.word	0x0800d50b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	68b9      	ldr	r1, [r7, #8]
 800d44e:	4618      	mov	r0, r3
 800d450:	f000 fa16 	bl	800d880 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	699a      	ldr	r2, [r3, #24]
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	f042 0208 	orr.w	r2, r2, #8
 800d462:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	699a      	ldr	r2, [r3, #24]
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	f022 0204 	bic.w	r2, r2, #4
 800d472:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	6999      	ldr	r1, [r3, #24]
 800d47a:	68bb      	ldr	r3, [r7, #8]
 800d47c:	691a      	ldr	r2, [r3, #16]
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	430a      	orrs	r2, r1
 800d484:	619a      	str	r2, [r3, #24]
      break;
 800d486:	e062      	b.n	800d54e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	68b9      	ldr	r1, [r7, #8]
 800d48e:	4618      	mov	r0, r3
 800d490:	f000 fa66 	bl	800d960 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	699a      	ldr	r2, [r3, #24]
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d4a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	699a      	ldr	r2, [r3, #24]
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d4b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	6999      	ldr	r1, [r3, #24]
 800d4ba:	68bb      	ldr	r3, [r7, #8]
 800d4bc:	691b      	ldr	r3, [r3, #16]
 800d4be:	021a      	lsls	r2, r3, #8
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	430a      	orrs	r2, r1
 800d4c6:	619a      	str	r2, [r3, #24]
      break;
 800d4c8:	e041      	b.n	800d54e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	68b9      	ldr	r1, [r7, #8]
 800d4d0:	4618      	mov	r0, r3
 800d4d2:	f000 fabb 	bl	800da4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	69da      	ldr	r2, [r3, #28]
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	f042 0208 	orr.w	r2, r2, #8
 800d4e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	69da      	ldr	r2, [r3, #28]
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	f022 0204 	bic.w	r2, r2, #4
 800d4f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	69d9      	ldr	r1, [r3, #28]
 800d4fc:	68bb      	ldr	r3, [r7, #8]
 800d4fe:	691a      	ldr	r2, [r3, #16]
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	430a      	orrs	r2, r1
 800d506:	61da      	str	r2, [r3, #28]
      break;
 800d508:	e021      	b.n	800d54e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	68b9      	ldr	r1, [r7, #8]
 800d510:	4618      	mov	r0, r3
 800d512:	f000 fb0f 	bl	800db34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	69da      	ldr	r2, [r3, #28]
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d524:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	69da      	ldr	r2, [r3, #28]
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d534:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	69d9      	ldr	r1, [r3, #28]
 800d53c:	68bb      	ldr	r3, [r7, #8]
 800d53e:	691b      	ldr	r3, [r3, #16]
 800d540:	021a      	lsls	r2, r3, #8
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	430a      	orrs	r2, r1
 800d548:	61da      	str	r2, [r3, #28]
      break;
 800d54a:	e000      	b.n	800d54e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800d54c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	2201      	movs	r2, #1
 800d552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	2200      	movs	r2, #0
 800d55a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d55e:	2300      	movs	r3, #0
}
 800d560:	4618      	mov	r0, r3
 800d562:	3710      	adds	r7, #16
 800d564:	46bd      	mov	sp, r7
 800d566:	bd80      	pop	{r7, pc}

0800d568 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d568:	b580      	push	{r7, lr}
 800d56a:	b084      	sub	sp, #16
 800d56c:	af00      	add	r7, sp, #0
 800d56e:	6078      	str	r0, [r7, #4]
 800d570:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d578:	2b01      	cmp	r3, #1
 800d57a:	d101      	bne.n	800d580 <HAL_TIM_ConfigClockSource+0x18>
 800d57c:	2302      	movs	r3, #2
 800d57e:	e0b3      	b.n	800d6e8 <HAL_TIM_ConfigClockSource+0x180>
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	2201      	movs	r2, #1
 800d584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	2202      	movs	r2, #2
 800d58c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	689b      	ldr	r3, [r3, #8]
 800d596:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d59e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d5a6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	68fa      	ldr	r2, [r7, #12]
 800d5ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d5b8:	d03e      	beq.n	800d638 <HAL_TIM_ConfigClockSource+0xd0>
 800d5ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d5be:	f200 8087 	bhi.w	800d6d0 <HAL_TIM_ConfigClockSource+0x168>
 800d5c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d5c6:	f000 8085 	beq.w	800d6d4 <HAL_TIM_ConfigClockSource+0x16c>
 800d5ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d5ce:	d87f      	bhi.n	800d6d0 <HAL_TIM_ConfigClockSource+0x168>
 800d5d0:	2b70      	cmp	r3, #112	; 0x70
 800d5d2:	d01a      	beq.n	800d60a <HAL_TIM_ConfigClockSource+0xa2>
 800d5d4:	2b70      	cmp	r3, #112	; 0x70
 800d5d6:	d87b      	bhi.n	800d6d0 <HAL_TIM_ConfigClockSource+0x168>
 800d5d8:	2b60      	cmp	r3, #96	; 0x60
 800d5da:	d050      	beq.n	800d67e <HAL_TIM_ConfigClockSource+0x116>
 800d5dc:	2b60      	cmp	r3, #96	; 0x60
 800d5de:	d877      	bhi.n	800d6d0 <HAL_TIM_ConfigClockSource+0x168>
 800d5e0:	2b50      	cmp	r3, #80	; 0x50
 800d5e2:	d03c      	beq.n	800d65e <HAL_TIM_ConfigClockSource+0xf6>
 800d5e4:	2b50      	cmp	r3, #80	; 0x50
 800d5e6:	d873      	bhi.n	800d6d0 <HAL_TIM_ConfigClockSource+0x168>
 800d5e8:	2b40      	cmp	r3, #64	; 0x40
 800d5ea:	d058      	beq.n	800d69e <HAL_TIM_ConfigClockSource+0x136>
 800d5ec:	2b40      	cmp	r3, #64	; 0x40
 800d5ee:	d86f      	bhi.n	800d6d0 <HAL_TIM_ConfigClockSource+0x168>
 800d5f0:	2b30      	cmp	r3, #48	; 0x30
 800d5f2:	d064      	beq.n	800d6be <HAL_TIM_ConfigClockSource+0x156>
 800d5f4:	2b30      	cmp	r3, #48	; 0x30
 800d5f6:	d86b      	bhi.n	800d6d0 <HAL_TIM_ConfigClockSource+0x168>
 800d5f8:	2b20      	cmp	r3, #32
 800d5fa:	d060      	beq.n	800d6be <HAL_TIM_ConfigClockSource+0x156>
 800d5fc:	2b20      	cmp	r3, #32
 800d5fe:	d867      	bhi.n	800d6d0 <HAL_TIM_ConfigClockSource+0x168>
 800d600:	2b00      	cmp	r3, #0
 800d602:	d05c      	beq.n	800d6be <HAL_TIM_ConfigClockSource+0x156>
 800d604:	2b10      	cmp	r3, #16
 800d606:	d05a      	beq.n	800d6be <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800d608:	e062      	b.n	800d6d0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	6818      	ldr	r0, [r3, #0]
 800d60e:	683b      	ldr	r3, [r7, #0]
 800d610:	6899      	ldr	r1, [r3, #8]
 800d612:	683b      	ldr	r3, [r7, #0]
 800d614:	685a      	ldr	r2, [r3, #4]
 800d616:	683b      	ldr	r3, [r7, #0]
 800d618:	68db      	ldr	r3, [r3, #12]
 800d61a:	f000 fb5b 	bl	800dcd4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	689b      	ldr	r3, [r3, #8]
 800d624:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d62c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	68fa      	ldr	r2, [r7, #12]
 800d634:	609a      	str	r2, [r3, #8]
      break;
 800d636:	e04e      	b.n	800d6d6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	6818      	ldr	r0, [r3, #0]
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	6899      	ldr	r1, [r3, #8]
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	685a      	ldr	r2, [r3, #4]
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	68db      	ldr	r3, [r3, #12]
 800d648:	f000 fb44 	bl	800dcd4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	689a      	ldr	r2, [r3, #8]
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d65a:	609a      	str	r2, [r3, #8]
      break;
 800d65c:	e03b      	b.n	800d6d6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	6818      	ldr	r0, [r3, #0]
 800d662:	683b      	ldr	r3, [r7, #0]
 800d664:	6859      	ldr	r1, [r3, #4]
 800d666:	683b      	ldr	r3, [r7, #0]
 800d668:	68db      	ldr	r3, [r3, #12]
 800d66a:	461a      	mov	r2, r3
 800d66c:	f000 fab8 	bl	800dbe0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	2150      	movs	r1, #80	; 0x50
 800d676:	4618      	mov	r0, r3
 800d678:	f000 fb11 	bl	800dc9e <TIM_ITRx_SetConfig>
      break;
 800d67c:	e02b      	b.n	800d6d6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	6818      	ldr	r0, [r3, #0]
 800d682:	683b      	ldr	r3, [r7, #0]
 800d684:	6859      	ldr	r1, [r3, #4]
 800d686:	683b      	ldr	r3, [r7, #0]
 800d688:	68db      	ldr	r3, [r3, #12]
 800d68a:	461a      	mov	r2, r3
 800d68c:	f000 fad7 	bl	800dc3e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	2160      	movs	r1, #96	; 0x60
 800d696:	4618      	mov	r0, r3
 800d698:	f000 fb01 	bl	800dc9e <TIM_ITRx_SetConfig>
      break;
 800d69c:	e01b      	b.n	800d6d6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	6818      	ldr	r0, [r3, #0]
 800d6a2:	683b      	ldr	r3, [r7, #0]
 800d6a4:	6859      	ldr	r1, [r3, #4]
 800d6a6:	683b      	ldr	r3, [r7, #0]
 800d6a8:	68db      	ldr	r3, [r3, #12]
 800d6aa:	461a      	mov	r2, r3
 800d6ac:	f000 fa98 	bl	800dbe0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	2140      	movs	r1, #64	; 0x40
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	f000 faf1 	bl	800dc9e <TIM_ITRx_SetConfig>
      break;
 800d6bc:	e00b      	b.n	800d6d6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	681a      	ldr	r2, [r3, #0]
 800d6c2:	683b      	ldr	r3, [r7, #0]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	4619      	mov	r1, r3
 800d6c8:	4610      	mov	r0, r2
 800d6ca:	f000 fae8 	bl	800dc9e <TIM_ITRx_SetConfig>
      break;
 800d6ce:	e002      	b.n	800d6d6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800d6d0:	bf00      	nop
 800d6d2:	e000      	b.n	800d6d6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800d6d4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	2201      	movs	r2, #1
 800d6da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	2200      	movs	r2, #0
 800d6e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d6e6:	2300      	movs	r3, #0
}
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	3710      	adds	r7, #16
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	bd80      	pop	{r7, pc}

0800d6f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d6f0:	b480      	push	{r7}
 800d6f2:	b083      	sub	sp, #12
 800d6f4:	af00      	add	r7, sp, #0
 800d6f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d6f8:	bf00      	nop
 800d6fa:	370c      	adds	r7, #12
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d702:	4770      	bx	lr

0800d704 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d704:	b480      	push	{r7}
 800d706:	b083      	sub	sp, #12
 800d708:	af00      	add	r7, sp, #0
 800d70a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d70c:	bf00      	nop
 800d70e:	370c      	adds	r7, #12
 800d710:	46bd      	mov	sp, r7
 800d712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d716:	4770      	bx	lr

0800d718 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d718:	b480      	push	{r7}
 800d71a:	b083      	sub	sp, #12
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d720:	bf00      	nop
 800d722:	370c      	adds	r7, #12
 800d724:	46bd      	mov	sp, r7
 800d726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d72a:	4770      	bx	lr

0800d72c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d72c:	b480      	push	{r7}
 800d72e:	b083      	sub	sp, #12
 800d730:	af00      	add	r7, sp, #0
 800d732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d734:	bf00      	nop
 800d736:	370c      	adds	r7, #12
 800d738:	46bd      	mov	sp, r7
 800d73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73e:	4770      	bx	lr

0800d740 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d740:	b480      	push	{r7}
 800d742:	b085      	sub	sp, #20
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
 800d748:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	4a40      	ldr	r2, [pc, #256]	; (800d854 <TIM_Base_SetConfig+0x114>)
 800d754:	4293      	cmp	r3, r2
 800d756:	d013      	beq.n	800d780 <TIM_Base_SetConfig+0x40>
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d75e:	d00f      	beq.n	800d780 <TIM_Base_SetConfig+0x40>
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	4a3d      	ldr	r2, [pc, #244]	; (800d858 <TIM_Base_SetConfig+0x118>)
 800d764:	4293      	cmp	r3, r2
 800d766:	d00b      	beq.n	800d780 <TIM_Base_SetConfig+0x40>
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	4a3c      	ldr	r2, [pc, #240]	; (800d85c <TIM_Base_SetConfig+0x11c>)
 800d76c:	4293      	cmp	r3, r2
 800d76e:	d007      	beq.n	800d780 <TIM_Base_SetConfig+0x40>
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	4a3b      	ldr	r2, [pc, #236]	; (800d860 <TIM_Base_SetConfig+0x120>)
 800d774:	4293      	cmp	r3, r2
 800d776:	d003      	beq.n	800d780 <TIM_Base_SetConfig+0x40>
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	4a3a      	ldr	r2, [pc, #232]	; (800d864 <TIM_Base_SetConfig+0x124>)
 800d77c:	4293      	cmp	r3, r2
 800d77e:	d108      	bne.n	800d792 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d786:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d788:	683b      	ldr	r3, [r7, #0]
 800d78a:	685b      	ldr	r3, [r3, #4]
 800d78c:	68fa      	ldr	r2, [r7, #12]
 800d78e:	4313      	orrs	r3, r2
 800d790:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	4a2f      	ldr	r2, [pc, #188]	; (800d854 <TIM_Base_SetConfig+0x114>)
 800d796:	4293      	cmp	r3, r2
 800d798:	d02b      	beq.n	800d7f2 <TIM_Base_SetConfig+0xb2>
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d7a0:	d027      	beq.n	800d7f2 <TIM_Base_SetConfig+0xb2>
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	4a2c      	ldr	r2, [pc, #176]	; (800d858 <TIM_Base_SetConfig+0x118>)
 800d7a6:	4293      	cmp	r3, r2
 800d7a8:	d023      	beq.n	800d7f2 <TIM_Base_SetConfig+0xb2>
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	4a2b      	ldr	r2, [pc, #172]	; (800d85c <TIM_Base_SetConfig+0x11c>)
 800d7ae:	4293      	cmp	r3, r2
 800d7b0:	d01f      	beq.n	800d7f2 <TIM_Base_SetConfig+0xb2>
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	4a2a      	ldr	r2, [pc, #168]	; (800d860 <TIM_Base_SetConfig+0x120>)
 800d7b6:	4293      	cmp	r3, r2
 800d7b8:	d01b      	beq.n	800d7f2 <TIM_Base_SetConfig+0xb2>
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	4a29      	ldr	r2, [pc, #164]	; (800d864 <TIM_Base_SetConfig+0x124>)
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	d017      	beq.n	800d7f2 <TIM_Base_SetConfig+0xb2>
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	4a28      	ldr	r2, [pc, #160]	; (800d868 <TIM_Base_SetConfig+0x128>)
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	d013      	beq.n	800d7f2 <TIM_Base_SetConfig+0xb2>
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	4a27      	ldr	r2, [pc, #156]	; (800d86c <TIM_Base_SetConfig+0x12c>)
 800d7ce:	4293      	cmp	r3, r2
 800d7d0:	d00f      	beq.n	800d7f2 <TIM_Base_SetConfig+0xb2>
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	4a26      	ldr	r2, [pc, #152]	; (800d870 <TIM_Base_SetConfig+0x130>)
 800d7d6:	4293      	cmp	r3, r2
 800d7d8:	d00b      	beq.n	800d7f2 <TIM_Base_SetConfig+0xb2>
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	4a25      	ldr	r2, [pc, #148]	; (800d874 <TIM_Base_SetConfig+0x134>)
 800d7de:	4293      	cmp	r3, r2
 800d7e0:	d007      	beq.n	800d7f2 <TIM_Base_SetConfig+0xb2>
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	4a24      	ldr	r2, [pc, #144]	; (800d878 <TIM_Base_SetConfig+0x138>)
 800d7e6:	4293      	cmp	r3, r2
 800d7e8:	d003      	beq.n	800d7f2 <TIM_Base_SetConfig+0xb2>
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	4a23      	ldr	r2, [pc, #140]	; (800d87c <TIM_Base_SetConfig+0x13c>)
 800d7ee:	4293      	cmp	r3, r2
 800d7f0:	d108      	bne.n	800d804 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d7f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	68db      	ldr	r3, [r3, #12]
 800d7fe:	68fa      	ldr	r2, [r7, #12]
 800d800:	4313      	orrs	r3, r2
 800d802:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d80a:	683b      	ldr	r3, [r7, #0]
 800d80c:	695b      	ldr	r3, [r3, #20]
 800d80e:	4313      	orrs	r3, r2
 800d810:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	68fa      	ldr	r2, [r7, #12]
 800d816:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d818:	683b      	ldr	r3, [r7, #0]
 800d81a:	689a      	ldr	r2, [r3, #8]
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d820:	683b      	ldr	r3, [r7, #0]
 800d822:	681a      	ldr	r2, [r3, #0]
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	4a0a      	ldr	r2, [pc, #40]	; (800d854 <TIM_Base_SetConfig+0x114>)
 800d82c:	4293      	cmp	r3, r2
 800d82e:	d003      	beq.n	800d838 <TIM_Base_SetConfig+0xf8>
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	4a0c      	ldr	r2, [pc, #48]	; (800d864 <TIM_Base_SetConfig+0x124>)
 800d834:	4293      	cmp	r3, r2
 800d836:	d103      	bne.n	800d840 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d838:	683b      	ldr	r3, [r7, #0]
 800d83a:	691a      	ldr	r2, [r3, #16]
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	2201      	movs	r2, #1
 800d844:	615a      	str	r2, [r3, #20]
}
 800d846:	bf00      	nop
 800d848:	3714      	adds	r7, #20
 800d84a:	46bd      	mov	sp, r7
 800d84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d850:	4770      	bx	lr
 800d852:	bf00      	nop
 800d854:	40010000 	.word	0x40010000
 800d858:	40000400 	.word	0x40000400
 800d85c:	40000800 	.word	0x40000800
 800d860:	40000c00 	.word	0x40000c00
 800d864:	40010400 	.word	0x40010400
 800d868:	40014000 	.word	0x40014000
 800d86c:	40014400 	.word	0x40014400
 800d870:	40014800 	.word	0x40014800
 800d874:	40001800 	.word	0x40001800
 800d878:	40001c00 	.word	0x40001c00
 800d87c:	40002000 	.word	0x40002000

0800d880 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d880:	b480      	push	{r7}
 800d882:	b087      	sub	sp, #28
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
 800d888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	6a1b      	ldr	r3, [r3, #32]
 800d88e:	f023 0201 	bic.w	r2, r3, #1
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	6a1b      	ldr	r3, [r3, #32]
 800d89a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	685b      	ldr	r3, [r3, #4]
 800d8a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	699b      	ldr	r3, [r3, #24]
 800d8a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d8ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	f023 0303 	bic.w	r3, r3, #3
 800d8b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d8b8:	683b      	ldr	r3, [r7, #0]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	68fa      	ldr	r2, [r7, #12]
 800d8be:	4313      	orrs	r3, r2
 800d8c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d8c2:	697b      	ldr	r3, [r7, #20]
 800d8c4:	f023 0302 	bic.w	r3, r3, #2
 800d8c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	689b      	ldr	r3, [r3, #8]
 800d8ce:	697a      	ldr	r2, [r7, #20]
 800d8d0:	4313      	orrs	r3, r2
 800d8d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	4a20      	ldr	r2, [pc, #128]	; (800d958 <TIM_OC1_SetConfig+0xd8>)
 800d8d8:	4293      	cmp	r3, r2
 800d8da:	d003      	beq.n	800d8e4 <TIM_OC1_SetConfig+0x64>
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	4a1f      	ldr	r2, [pc, #124]	; (800d95c <TIM_OC1_SetConfig+0xdc>)
 800d8e0:	4293      	cmp	r3, r2
 800d8e2:	d10c      	bne.n	800d8fe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d8e4:	697b      	ldr	r3, [r7, #20]
 800d8e6:	f023 0308 	bic.w	r3, r3, #8
 800d8ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d8ec:	683b      	ldr	r3, [r7, #0]
 800d8ee:	68db      	ldr	r3, [r3, #12]
 800d8f0:	697a      	ldr	r2, [r7, #20]
 800d8f2:	4313      	orrs	r3, r2
 800d8f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d8f6:	697b      	ldr	r3, [r7, #20]
 800d8f8:	f023 0304 	bic.w	r3, r3, #4
 800d8fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	4a15      	ldr	r2, [pc, #84]	; (800d958 <TIM_OC1_SetConfig+0xd8>)
 800d902:	4293      	cmp	r3, r2
 800d904:	d003      	beq.n	800d90e <TIM_OC1_SetConfig+0x8e>
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	4a14      	ldr	r2, [pc, #80]	; (800d95c <TIM_OC1_SetConfig+0xdc>)
 800d90a:	4293      	cmp	r3, r2
 800d90c:	d111      	bne.n	800d932 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d90e:	693b      	ldr	r3, [r7, #16]
 800d910:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d914:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d916:	693b      	ldr	r3, [r7, #16]
 800d918:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d91c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d91e:	683b      	ldr	r3, [r7, #0]
 800d920:	695b      	ldr	r3, [r3, #20]
 800d922:	693a      	ldr	r2, [r7, #16]
 800d924:	4313      	orrs	r3, r2
 800d926:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	699b      	ldr	r3, [r3, #24]
 800d92c:	693a      	ldr	r2, [r7, #16]
 800d92e:	4313      	orrs	r3, r2
 800d930:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	693a      	ldr	r2, [r7, #16]
 800d936:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	68fa      	ldr	r2, [r7, #12]
 800d93c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	685a      	ldr	r2, [r3, #4]
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	697a      	ldr	r2, [r7, #20]
 800d94a:	621a      	str	r2, [r3, #32]
}
 800d94c:	bf00      	nop
 800d94e:	371c      	adds	r7, #28
 800d950:	46bd      	mov	sp, r7
 800d952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d956:	4770      	bx	lr
 800d958:	40010000 	.word	0x40010000
 800d95c:	40010400 	.word	0x40010400

0800d960 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d960:	b480      	push	{r7}
 800d962:	b087      	sub	sp, #28
 800d964:	af00      	add	r7, sp, #0
 800d966:	6078      	str	r0, [r7, #4]
 800d968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	6a1b      	ldr	r3, [r3, #32]
 800d96e:	f023 0210 	bic.w	r2, r3, #16
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	6a1b      	ldr	r3, [r3, #32]
 800d97a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	685b      	ldr	r3, [r3, #4]
 800d980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	699b      	ldr	r3, [r3, #24]
 800d986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d98e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d996:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d998:	683b      	ldr	r3, [r7, #0]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	021b      	lsls	r3, r3, #8
 800d99e:	68fa      	ldr	r2, [r7, #12]
 800d9a0:	4313      	orrs	r3, r2
 800d9a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d9a4:	697b      	ldr	r3, [r7, #20]
 800d9a6:	f023 0320 	bic.w	r3, r3, #32
 800d9aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	689b      	ldr	r3, [r3, #8]
 800d9b0:	011b      	lsls	r3, r3, #4
 800d9b2:	697a      	ldr	r2, [r7, #20]
 800d9b4:	4313      	orrs	r3, r2
 800d9b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	4a22      	ldr	r2, [pc, #136]	; (800da44 <TIM_OC2_SetConfig+0xe4>)
 800d9bc:	4293      	cmp	r3, r2
 800d9be:	d003      	beq.n	800d9c8 <TIM_OC2_SetConfig+0x68>
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	4a21      	ldr	r2, [pc, #132]	; (800da48 <TIM_OC2_SetConfig+0xe8>)
 800d9c4:	4293      	cmp	r3, r2
 800d9c6:	d10d      	bne.n	800d9e4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d9c8:	697b      	ldr	r3, [r7, #20]
 800d9ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d9ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d9d0:	683b      	ldr	r3, [r7, #0]
 800d9d2:	68db      	ldr	r3, [r3, #12]
 800d9d4:	011b      	lsls	r3, r3, #4
 800d9d6:	697a      	ldr	r2, [r7, #20]
 800d9d8:	4313      	orrs	r3, r2
 800d9da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d9dc:	697b      	ldr	r3, [r7, #20]
 800d9de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d9e2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	4a17      	ldr	r2, [pc, #92]	; (800da44 <TIM_OC2_SetConfig+0xe4>)
 800d9e8:	4293      	cmp	r3, r2
 800d9ea:	d003      	beq.n	800d9f4 <TIM_OC2_SetConfig+0x94>
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	4a16      	ldr	r2, [pc, #88]	; (800da48 <TIM_OC2_SetConfig+0xe8>)
 800d9f0:	4293      	cmp	r3, r2
 800d9f2:	d113      	bne.n	800da1c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d9f4:	693b      	ldr	r3, [r7, #16]
 800d9f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d9fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d9fc:	693b      	ldr	r3, [r7, #16]
 800d9fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800da02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	695b      	ldr	r3, [r3, #20]
 800da08:	009b      	lsls	r3, r3, #2
 800da0a:	693a      	ldr	r2, [r7, #16]
 800da0c:	4313      	orrs	r3, r2
 800da0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800da10:	683b      	ldr	r3, [r7, #0]
 800da12:	699b      	ldr	r3, [r3, #24]
 800da14:	009b      	lsls	r3, r3, #2
 800da16:	693a      	ldr	r2, [r7, #16]
 800da18:	4313      	orrs	r3, r2
 800da1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	693a      	ldr	r2, [r7, #16]
 800da20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	68fa      	ldr	r2, [r7, #12]
 800da26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800da28:	683b      	ldr	r3, [r7, #0]
 800da2a:	685a      	ldr	r2, [r3, #4]
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	697a      	ldr	r2, [r7, #20]
 800da34:	621a      	str	r2, [r3, #32]
}
 800da36:	bf00      	nop
 800da38:	371c      	adds	r7, #28
 800da3a:	46bd      	mov	sp, r7
 800da3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da40:	4770      	bx	lr
 800da42:	bf00      	nop
 800da44:	40010000 	.word	0x40010000
 800da48:	40010400 	.word	0x40010400

0800da4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800da4c:	b480      	push	{r7}
 800da4e:	b087      	sub	sp, #28
 800da50:	af00      	add	r7, sp, #0
 800da52:	6078      	str	r0, [r7, #4]
 800da54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	6a1b      	ldr	r3, [r3, #32]
 800da5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	6a1b      	ldr	r3, [r3, #32]
 800da66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	685b      	ldr	r3, [r3, #4]
 800da6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	69db      	ldr	r3, [r3, #28]
 800da72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800da7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	f023 0303 	bic.w	r3, r3, #3
 800da82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	68fa      	ldr	r2, [r7, #12]
 800da8a:	4313      	orrs	r3, r2
 800da8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800da8e:	697b      	ldr	r3, [r7, #20]
 800da90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800da94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	689b      	ldr	r3, [r3, #8]
 800da9a:	021b      	lsls	r3, r3, #8
 800da9c:	697a      	ldr	r2, [r7, #20]
 800da9e:	4313      	orrs	r3, r2
 800daa0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	4a21      	ldr	r2, [pc, #132]	; (800db2c <TIM_OC3_SetConfig+0xe0>)
 800daa6:	4293      	cmp	r3, r2
 800daa8:	d003      	beq.n	800dab2 <TIM_OC3_SetConfig+0x66>
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	4a20      	ldr	r2, [pc, #128]	; (800db30 <TIM_OC3_SetConfig+0xe4>)
 800daae:	4293      	cmp	r3, r2
 800dab0:	d10d      	bne.n	800dace <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800dab2:	697b      	ldr	r3, [r7, #20]
 800dab4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dab8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800daba:	683b      	ldr	r3, [r7, #0]
 800dabc:	68db      	ldr	r3, [r3, #12]
 800dabe:	021b      	lsls	r3, r3, #8
 800dac0:	697a      	ldr	r2, [r7, #20]
 800dac2:	4313      	orrs	r3, r2
 800dac4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800dac6:	697b      	ldr	r3, [r7, #20]
 800dac8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800dacc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	4a16      	ldr	r2, [pc, #88]	; (800db2c <TIM_OC3_SetConfig+0xe0>)
 800dad2:	4293      	cmp	r3, r2
 800dad4:	d003      	beq.n	800dade <TIM_OC3_SetConfig+0x92>
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	4a15      	ldr	r2, [pc, #84]	; (800db30 <TIM_OC3_SetConfig+0xe4>)
 800dada:	4293      	cmp	r3, r2
 800dadc:	d113      	bne.n	800db06 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800dade:	693b      	ldr	r3, [r7, #16]
 800dae0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dae4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800dae6:	693b      	ldr	r3, [r7, #16]
 800dae8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800daec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800daee:	683b      	ldr	r3, [r7, #0]
 800daf0:	695b      	ldr	r3, [r3, #20]
 800daf2:	011b      	lsls	r3, r3, #4
 800daf4:	693a      	ldr	r2, [r7, #16]
 800daf6:	4313      	orrs	r3, r2
 800daf8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800dafa:	683b      	ldr	r3, [r7, #0]
 800dafc:	699b      	ldr	r3, [r3, #24]
 800dafe:	011b      	lsls	r3, r3, #4
 800db00:	693a      	ldr	r2, [r7, #16]
 800db02:	4313      	orrs	r3, r2
 800db04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	693a      	ldr	r2, [r7, #16]
 800db0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	68fa      	ldr	r2, [r7, #12]
 800db10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800db12:	683b      	ldr	r3, [r7, #0]
 800db14:	685a      	ldr	r2, [r3, #4]
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	697a      	ldr	r2, [r7, #20]
 800db1e:	621a      	str	r2, [r3, #32]
}
 800db20:	bf00      	nop
 800db22:	371c      	adds	r7, #28
 800db24:	46bd      	mov	sp, r7
 800db26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db2a:	4770      	bx	lr
 800db2c:	40010000 	.word	0x40010000
 800db30:	40010400 	.word	0x40010400

0800db34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800db34:	b480      	push	{r7}
 800db36:	b087      	sub	sp, #28
 800db38:	af00      	add	r7, sp, #0
 800db3a:	6078      	str	r0, [r7, #4]
 800db3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	6a1b      	ldr	r3, [r3, #32]
 800db42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	6a1b      	ldr	r3, [r3, #32]
 800db4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	685b      	ldr	r3, [r3, #4]
 800db54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	69db      	ldr	r3, [r3, #28]
 800db5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800db62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800db6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800db6c:	683b      	ldr	r3, [r7, #0]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	021b      	lsls	r3, r3, #8
 800db72:	68fa      	ldr	r2, [r7, #12]
 800db74:	4313      	orrs	r3, r2
 800db76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800db78:	693b      	ldr	r3, [r7, #16]
 800db7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800db7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800db80:	683b      	ldr	r3, [r7, #0]
 800db82:	689b      	ldr	r3, [r3, #8]
 800db84:	031b      	lsls	r3, r3, #12
 800db86:	693a      	ldr	r2, [r7, #16]
 800db88:	4313      	orrs	r3, r2
 800db8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	4a12      	ldr	r2, [pc, #72]	; (800dbd8 <TIM_OC4_SetConfig+0xa4>)
 800db90:	4293      	cmp	r3, r2
 800db92:	d003      	beq.n	800db9c <TIM_OC4_SetConfig+0x68>
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	4a11      	ldr	r2, [pc, #68]	; (800dbdc <TIM_OC4_SetConfig+0xa8>)
 800db98:	4293      	cmp	r3, r2
 800db9a:	d109      	bne.n	800dbb0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800db9c:	697b      	ldr	r3, [r7, #20]
 800db9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800dba2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	695b      	ldr	r3, [r3, #20]
 800dba8:	019b      	lsls	r3, r3, #6
 800dbaa:	697a      	ldr	r2, [r7, #20]
 800dbac:	4313      	orrs	r3, r2
 800dbae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	697a      	ldr	r2, [r7, #20]
 800dbb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	68fa      	ldr	r2, [r7, #12]
 800dbba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800dbbc:	683b      	ldr	r3, [r7, #0]
 800dbbe:	685a      	ldr	r2, [r3, #4]
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	693a      	ldr	r2, [r7, #16]
 800dbc8:	621a      	str	r2, [r3, #32]
}
 800dbca:	bf00      	nop
 800dbcc:	371c      	adds	r7, #28
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd4:	4770      	bx	lr
 800dbd6:	bf00      	nop
 800dbd8:	40010000 	.word	0x40010000
 800dbdc:	40010400 	.word	0x40010400

0800dbe0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dbe0:	b480      	push	{r7}
 800dbe2:	b087      	sub	sp, #28
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	60f8      	str	r0, [r7, #12]
 800dbe8:	60b9      	str	r1, [r7, #8]
 800dbea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	6a1b      	ldr	r3, [r3, #32]
 800dbf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	6a1b      	ldr	r3, [r3, #32]
 800dbf6:	f023 0201 	bic.w	r2, r3, #1
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	699b      	ldr	r3, [r3, #24]
 800dc02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dc04:	693b      	ldr	r3, [r7, #16]
 800dc06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800dc0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	011b      	lsls	r3, r3, #4
 800dc10:	693a      	ldr	r2, [r7, #16]
 800dc12:	4313      	orrs	r3, r2
 800dc14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dc16:	697b      	ldr	r3, [r7, #20]
 800dc18:	f023 030a 	bic.w	r3, r3, #10
 800dc1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800dc1e:	697a      	ldr	r2, [r7, #20]
 800dc20:	68bb      	ldr	r3, [r7, #8]
 800dc22:	4313      	orrs	r3, r2
 800dc24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	693a      	ldr	r2, [r7, #16]
 800dc2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	697a      	ldr	r2, [r7, #20]
 800dc30:	621a      	str	r2, [r3, #32]
}
 800dc32:	bf00      	nop
 800dc34:	371c      	adds	r7, #28
 800dc36:	46bd      	mov	sp, r7
 800dc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc3c:	4770      	bx	lr

0800dc3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dc3e:	b480      	push	{r7}
 800dc40:	b087      	sub	sp, #28
 800dc42:	af00      	add	r7, sp, #0
 800dc44:	60f8      	str	r0, [r7, #12]
 800dc46:	60b9      	str	r1, [r7, #8]
 800dc48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	6a1b      	ldr	r3, [r3, #32]
 800dc4e:	f023 0210 	bic.w	r2, r3, #16
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	699b      	ldr	r3, [r3, #24]
 800dc5a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	6a1b      	ldr	r3, [r3, #32]
 800dc60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800dc62:	697b      	ldr	r3, [r7, #20]
 800dc64:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800dc68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	031b      	lsls	r3, r3, #12
 800dc6e:	697a      	ldr	r2, [r7, #20]
 800dc70:	4313      	orrs	r3, r2
 800dc72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800dc74:	693b      	ldr	r3, [r7, #16]
 800dc76:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800dc7a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800dc7c:	68bb      	ldr	r3, [r7, #8]
 800dc7e:	011b      	lsls	r3, r3, #4
 800dc80:	693a      	ldr	r2, [r7, #16]
 800dc82:	4313      	orrs	r3, r2
 800dc84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	697a      	ldr	r2, [r7, #20]
 800dc8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	693a      	ldr	r2, [r7, #16]
 800dc90:	621a      	str	r2, [r3, #32]
}
 800dc92:	bf00      	nop
 800dc94:	371c      	adds	r7, #28
 800dc96:	46bd      	mov	sp, r7
 800dc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc9c:	4770      	bx	lr

0800dc9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800dc9e:	b480      	push	{r7}
 800dca0:	b085      	sub	sp, #20
 800dca2:	af00      	add	r7, sp, #0
 800dca4:	6078      	str	r0, [r7, #4]
 800dca6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	689b      	ldr	r3, [r3, #8]
 800dcac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dcb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800dcb6:	683a      	ldr	r2, [r7, #0]
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	4313      	orrs	r3, r2
 800dcbc:	f043 0307 	orr.w	r3, r3, #7
 800dcc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	68fa      	ldr	r2, [r7, #12]
 800dcc6:	609a      	str	r2, [r3, #8]
}
 800dcc8:	bf00      	nop
 800dcca:	3714      	adds	r7, #20
 800dccc:	46bd      	mov	sp, r7
 800dcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd2:	4770      	bx	lr

0800dcd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800dcd4:	b480      	push	{r7}
 800dcd6:	b087      	sub	sp, #28
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	60f8      	str	r0, [r7, #12]
 800dcdc:	60b9      	str	r1, [r7, #8]
 800dcde:	607a      	str	r2, [r7, #4]
 800dce0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	689b      	ldr	r3, [r3, #8]
 800dce6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dce8:	697b      	ldr	r3, [r7, #20]
 800dcea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800dcee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800dcf0:	683b      	ldr	r3, [r7, #0]
 800dcf2:	021a      	lsls	r2, r3, #8
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	431a      	orrs	r2, r3
 800dcf8:	68bb      	ldr	r3, [r7, #8]
 800dcfa:	4313      	orrs	r3, r2
 800dcfc:	697a      	ldr	r2, [r7, #20]
 800dcfe:	4313      	orrs	r3, r2
 800dd00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	697a      	ldr	r2, [r7, #20]
 800dd06:	609a      	str	r2, [r3, #8]
}
 800dd08:	bf00      	nop
 800dd0a:	371c      	adds	r7, #28
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd12:	4770      	bx	lr

0800dd14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800dd14:	b480      	push	{r7}
 800dd16:	b087      	sub	sp, #28
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	60f8      	str	r0, [r7, #12]
 800dd1c:	60b9      	str	r1, [r7, #8]
 800dd1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800dd20:	68bb      	ldr	r3, [r7, #8]
 800dd22:	f003 031f 	and.w	r3, r3, #31
 800dd26:	2201      	movs	r2, #1
 800dd28:	fa02 f303 	lsl.w	r3, r2, r3
 800dd2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	6a1a      	ldr	r2, [r3, #32]
 800dd32:	697b      	ldr	r3, [r7, #20]
 800dd34:	43db      	mvns	r3, r3
 800dd36:	401a      	ands	r2, r3
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	6a1a      	ldr	r2, [r3, #32]
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	f003 031f 	and.w	r3, r3, #31
 800dd46:	6879      	ldr	r1, [r7, #4]
 800dd48:	fa01 f303 	lsl.w	r3, r1, r3
 800dd4c:	431a      	orrs	r2, r3
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	621a      	str	r2, [r3, #32]
}
 800dd52:	bf00      	nop
 800dd54:	371c      	adds	r7, #28
 800dd56:	46bd      	mov	sp, r7
 800dd58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd5c:	4770      	bx	lr
	...

0800dd60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dd60:	b480      	push	{r7}
 800dd62:	b085      	sub	sp, #20
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	6078      	str	r0, [r7, #4]
 800dd68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dd70:	2b01      	cmp	r3, #1
 800dd72:	d101      	bne.n	800dd78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dd74:	2302      	movs	r3, #2
 800dd76:	e05a      	b.n	800de2e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	2201      	movs	r2, #1
 800dd7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	2202      	movs	r2, #2
 800dd84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	685b      	ldr	r3, [r3, #4]
 800dd8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	689b      	ldr	r3, [r3, #8]
 800dd96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dd9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dda0:	683b      	ldr	r3, [r7, #0]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	68fa      	ldr	r2, [r7, #12]
 800dda6:	4313      	orrs	r3, r2
 800dda8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	68fa      	ldr	r2, [r7, #12]
 800ddb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	4a21      	ldr	r2, [pc, #132]	; (800de3c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ddb8:	4293      	cmp	r3, r2
 800ddba:	d022      	beq.n	800de02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ddc4:	d01d      	beq.n	800de02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	4a1d      	ldr	r2, [pc, #116]	; (800de40 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ddcc:	4293      	cmp	r3, r2
 800ddce:	d018      	beq.n	800de02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	4a1b      	ldr	r2, [pc, #108]	; (800de44 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ddd6:	4293      	cmp	r3, r2
 800ddd8:	d013      	beq.n	800de02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	4a1a      	ldr	r2, [pc, #104]	; (800de48 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800dde0:	4293      	cmp	r3, r2
 800dde2:	d00e      	beq.n	800de02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	4a18      	ldr	r2, [pc, #96]	; (800de4c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ddea:	4293      	cmp	r3, r2
 800ddec:	d009      	beq.n	800de02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	4a17      	ldr	r2, [pc, #92]	; (800de50 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ddf4:	4293      	cmp	r3, r2
 800ddf6:	d004      	beq.n	800de02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	4a15      	ldr	r2, [pc, #84]	; (800de54 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ddfe:	4293      	cmp	r3, r2
 800de00:	d10c      	bne.n	800de1c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800de02:	68bb      	ldr	r3, [r7, #8]
 800de04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800de08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800de0a:	683b      	ldr	r3, [r7, #0]
 800de0c:	685b      	ldr	r3, [r3, #4]
 800de0e:	68ba      	ldr	r2, [r7, #8]
 800de10:	4313      	orrs	r3, r2
 800de12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	68ba      	ldr	r2, [r7, #8]
 800de1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	2201      	movs	r2, #1
 800de20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	2200      	movs	r2, #0
 800de28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800de2c:	2300      	movs	r3, #0
}
 800de2e:	4618      	mov	r0, r3
 800de30:	3714      	adds	r7, #20
 800de32:	46bd      	mov	sp, r7
 800de34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de38:	4770      	bx	lr
 800de3a:	bf00      	nop
 800de3c:	40010000 	.word	0x40010000
 800de40:	40000400 	.word	0x40000400
 800de44:	40000800 	.word	0x40000800
 800de48:	40000c00 	.word	0x40000c00
 800de4c:	40010400 	.word	0x40010400
 800de50:	40014000 	.word	0x40014000
 800de54:	40001800 	.word	0x40001800

0800de58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800de58:	b480      	push	{r7}
 800de5a:	b085      	sub	sp, #20
 800de5c:	af00      	add	r7, sp, #0
 800de5e:	6078      	str	r0, [r7, #4]
 800de60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800de62:	2300      	movs	r3, #0
 800de64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800de6c:	2b01      	cmp	r3, #1
 800de6e:	d101      	bne.n	800de74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800de70:	2302      	movs	r3, #2
 800de72:	e03d      	b.n	800def0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	2201      	movs	r2, #1
 800de78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	68db      	ldr	r3, [r3, #12]
 800de86:	4313      	orrs	r3, r2
 800de88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800de90:	683b      	ldr	r3, [r7, #0]
 800de92:	689b      	ldr	r3, [r3, #8]
 800de94:	4313      	orrs	r3, r2
 800de96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	685b      	ldr	r3, [r3, #4]
 800dea2:	4313      	orrs	r3, r2
 800dea4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800deac:	683b      	ldr	r3, [r7, #0]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	4313      	orrs	r3, r2
 800deb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800deba:	683b      	ldr	r3, [r7, #0]
 800debc:	691b      	ldr	r3, [r3, #16]
 800debe:	4313      	orrs	r3, r2
 800dec0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800dec8:	683b      	ldr	r3, [r7, #0]
 800deca:	695b      	ldr	r3, [r3, #20]
 800decc:	4313      	orrs	r3, r2
 800dece:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ded6:	683b      	ldr	r3, [r7, #0]
 800ded8:	69db      	ldr	r3, [r3, #28]
 800deda:	4313      	orrs	r3, r2
 800dedc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	68fa      	ldr	r2, [r7, #12]
 800dee4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	2200      	movs	r2, #0
 800deea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800deee:	2300      	movs	r3, #0
}
 800def0:	4618      	mov	r0, r3
 800def2:	3714      	adds	r7, #20
 800def4:	46bd      	mov	sp, r7
 800def6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defa:	4770      	bx	lr

0800defc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800defc:	b480      	push	{r7}
 800defe:	b083      	sub	sp, #12
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800df04:	bf00      	nop
 800df06:	370c      	adds	r7, #12
 800df08:	46bd      	mov	sp, r7
 800df0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0e:	4770      	bx	lr

0800df10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800df10:	b480      	push	{r7}
 800df12:	b083      	sub	sp, #12
 800df14:	af00      	add	r7, sp, #0
 800df16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800df18:	bf00      	nop
 800df1a:	370c      	adds	r7, #12
 800df1c:	46bd      	mov	sp, r7
 800df1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df22:	4770      	bx	lr

0800df24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800df24:	b580      	push	{r7, lr}
 800df26:	b082      	sub	sp, #8
 800df28:	af00      	add	r7, sp, #0
 800df2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d101      	bne.n	800df36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800df32:	2301      	movs	r3, #1
 800df34:	e03f      	b.n	800dfb6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800df3c:	b2db      	uxtb	r3, r3
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d106      	bne.n	800df50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	2200      	movs	r2, #0
 800df46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800df4a:	6878      	ldr	r0, [r7, #4]
 800df4c:	f7f6 fef6 	bl	8004d3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	2224      	movs	r2, #36	; 0x24
 800df54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	68da      	ldr	r2, [r3, #12]
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800df66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800df68:	6878      	ldr	r0, [r7, #4]
 800df6a:	f000 f829 	bl	800dfc0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	691a      	ldr	r2, [r3, #16]
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800df7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	695a      	ldr	r2, [r3, #20]
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800df8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	68da      	ldr	r2, [r3, #12]
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800df9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	2220      	movs	r2, #32
 800dfa8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	2220      	movs	r2, #32
 800dfb0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800dfb4:	2300      	movs	r3, #0
}
 800dfb6:	4618      	mov	r0, r3
 800dfb8:	3708      	adds	r7, #8
 800dfba:	46bd      	mov	sp, r7
 800dfbc:	bd80      	pop	{r7, pc}
	...

0800dfc0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dfc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfc4:	b0bd      	sub	sp, #244	; 0xf4
 800dfc6:	af00      	add	r7, sp, #0
 800dfc8:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dfcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	691b      	ldr	r3, [r3, #16]
 800dfd4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800dfd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dfdc:	68d9      	ldr	r1, [r3, #12]
 800dfde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dfe2:	681a      	ldr	r2, [r3, #0]
 800dfe4:	ea40 0301 	orr.w	r3, r0, r1
 800dfe8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800dfea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dfee:	689a      	ldr	r2, [r3, #8]
 800dff0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dff4:	691b      	ldr	r3, [r3, #16]
 800dff6:	431a      	orrs	r2, r3
 800dff8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dffc:	695b      	ldr	r3, [r3, #20]
 800dffe:	431a      	orrs	r2, r3
 800e000:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e004:	69db      	ldr	r3, [r3, #28]
 800e006:	4313      	orrs	r3, r2
 800e008:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800e00c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	68db      	ldr	r3, [r3, #12]
 800e014:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800e018:	f021 010c 	bic.w	r1, r1, #12
 800e01c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e020:	681a      	ldr	r2, [r3, #0]
 800e022:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800e026:	430b      	orrs	r3, r1
 800e028:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e02a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	695b      	ldr	r3, [r3, #20]
 800e032:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800e036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e03a:	6999      	ldr	r1, [r3, #24]
 800e03c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e040:	681a      	ldr	r2, [r3, #0]
 800e042:	ea40 0301 	orr.w	r3, r0, r1
 800e046:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e048:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e04c:	69db      	ldr	r3, [r3, #28]
 800e04e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e052:	f040 81a5 	bne.w	800e3a0 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e05a:	681a      	ldr	r2, [r3, #0]
 800e05c:	4bcd      	ldr	r3, [pc, #820]	; (800e394 <UART_SetConfig+0x3d4>)
 800e05e:	429a      	cmp	r2, r3
 800e060:	d006      	beq.n	800e070 <UART_SetConfig+0xb0>
 800e062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e066:	681a      	ldr	r2, [r3, #0]
 800e068:	4bcb      	ldr	r3, [pc, #812]	; (800e398 <UART_SetConfig+0x3d8>)
 800e06a:	429a      	cmp	r2, r3
 800e06c:	f040 80cb 	bne.w	800e206 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e070:	f7fd f858 	bl	800b124 <HAL_RCC_GetPCLK2Freq>
 800e074:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e078:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e07c:	461c      	mov	r4, r3
 800e07e:	f04f 0500 	mov.w	r5, #0
 800e082:	4622      	mov	r2, r4
 800e084:	462b      	mov	r3, r5
 800e086:	1891      	adds	r1, r2, r2
 800e088:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800e08c:	415b      	adcs	r3, r3
 800e08e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800e092:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800e096:	1912      	adds	r2, r2, r4
 800e098:	eb45 0303 	adc.w	r3, r5, r3
 800e09c:	f04f 0000 	mov.w	r0, #0
 800e0a0:	f04f 0100 	mov.w	r1, #0
 800e0a4:	00d9      	lsls	r1, r3, #3
 800e0a6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e0aa:	00d0      	lsls	r0, r2, #3
 800e0ac:	4602      	mov	r2, r0
 800e0ae:	460b      	mov	r3, r1
 800e0b0:	1911      	adds	r1, r2, r4
 800e0b2:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800e0b6:	416b      	adcs	r3, r5
 800e0b8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800e0bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e0c0:	685b      	ldr	r3, [r3, #4]
 800e0c2:	461a      	mov	r2, r3
 800e0c4:	f04f 0300 	mov.w	r3, #0
 800e0c8:	1891      	adds	r1, r2, r2
 800e0ca:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800e0ce:	415b      	adcs	r3, r3
 800e0d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800e0d4:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800e0d8:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800e0dc:	f7f2 fcbe 	bl	8000a5c <__aeabi_uldivmod>
 800e0e0:	4602      	mov	r2, r0
 800e0e2:	460b      	mov	r3, r1
 800e0e4:	4bad      	ldr	r3, [pc, #692]	; (800e39c <UART_SetConfig+0x3dc>)
 800e0e6:	fba3 2302 	umull	r2, r3, r3, r2
 800e0ea:	095b      	lsrs	r3, r3, #5
 800e0ec:	011e      	lsls	r6, r3, #4
 800e0ee:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e0f2:	461c      	mov	r4, r3
 800e0f4:	f04f 0500 	mov.w	r5, #0
 800e0f8:	4622      	mov	r2, r4
 800e0fa:	462b      	mov	r3, r5
 800e0fc:	1891      	adds	r1, r2, r2
 800e0fe:	67b9      	str	r1, [r7, #120]	; 0x78
 800e100:	415b      	adcs	r3, r3
 800e102:	67fb      	str	r3, [r7, #124]	; 0x7c
 800e104:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800e108:	1912      	adds	r2, r2, r4
 800e10a:	eb45 0303 	adc.w	r3, r5, r3
 800e10e:	f04f 0000 	mov.w	r0, #0
 800e112:	f04f 0100 	mov.w	r1, #0
 800e116:	00d9      	lsls	r1, r3, #3
 800e118:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e11c:	00d0      	lsls	r0, r2, #3
 800e11e:	4602      	mov	r2, r0
 800e120:	460b      	mov	r3, r1
 800e122:	1911      	adds	r1, r2, r4
 800e124:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800e128:	416b      	adcs	r3, r5
 800e12a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800e12e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e132:	685b      	ldr	r3, [r3, #4]
 800e134:	461a      	mov	r2, r3
 800e136:	f04f 0300 	mov.w	r3, #0
 800e13a:	1891      	adds	r1, r2, r2
 800e13c:	6739      	str	r1, [r7, #112]	; 0x70
 800e13e:	415b      	adcs	r3, r3
 800e140:	677b      	str	r3, [r7, #116]	; 0x74
 800e142:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800e146:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800e14a:	f7f2 fc87 	bl	8000a5c <__aeabi_uldivmod>
 800e14e:	4602      	mov	r2, r0
 800e150:	460b      	mov	r3, r1
 800e152:	4b92      	ldr	r3, [pc, #584]	; (800e39c <UART_SetConfig+0x3dc>)
 800e154:	fba3 1302 	umull	r1, r3, r3, r2
 800e158:	095b      	lsrs	r3, r3, #5
 800e15a:	2164      	movs	r1, #100	; 0x64
 800e15c:	fb01 f303 	mul.w	r3, r1, r3
 800e160:	1ad3      	subs	r3, r2, r3
 800e162:	00db      	lsls	r3, r3, #3
 800e164:	3332      	adds	r3, #50	; 0x32
 800e166:	4a8d      	ldr	r2, [pc, #564]	; (800e39c <UART_SetConfig+0x3dc>)
 800e168:	fba2 2303 	umull	r2, r3, r2, r3
 800e16c:	095b      	lsrs	r3, r3, #5
 800e16e:	005b      	lsls	r3, r3, #1
 800e170:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e174:	441e      	add	r6, r3
 800e176:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e17a:	4618      	mov	r0, r3
 800e17c:	f04f 0100 	mov.w	r1, #0
 800e180:	4602      	mov	r2, r0
 800e182:	460b      	mov	r3, r1
 800e184:	1894      	adds	r4, r2, r2
 800e186:	66bc      	str	r4, [r7, #104]	; 0x68
 800e188:	415b      	adcs	r3, r3
 800e18a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e18c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800e190:	1812      	adds	r2, r2, r0
 800e192:	eb41 0303 	adc.w	r3, r1, r3
 800e196:	f04f 0400 	mov.w	r4, #0
 800e19a:	f04f 0500 	mov.w	r5, #0
 800e19e:	00dd      	lsls	r5, r3, #3
 800e1a0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e1a4:	00d4      	lsls	r4, r2, #3
 800e1a6:	4622      	mov	r2, r4
 800e1a8:	462b      	mov	r3, r5
 800e1aa:	1814      	adds	r4, r2, r0
 800e1ac:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800e1b0:	414b      	adcs	r3, r1
 800e1b2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800e1b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e1ba:	685b      	ldr	r3, [r3, #4]
 800e1bc:	461a      	mov	r2, r3
 800e1be:	f04f 0300 	mov.w	r3, #0
 800e1c2:	1891      	adds	r1, r2, r2
 800e1c4:	6639      	str	r1, [r7, #96]	; 0x60
 800e1c6:	415b      	adcs	r3, r3
 800e1c8:	667b      	str	r3, [r7, #100]	; 0x64
 800e1ca:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800e1ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800e1d2:	f7f2 fc43 	bl	8000a5c <__aeabi_uldivmod>
 800e1d6:	4602      	mov	r2, r0
 800e1d8:	460b      	mov	r3, r1
 800e1da:	4b70      	ldr	r3, [pc, #448]	; (800e39c <UART_SetConfig+0x3dc>)
 800e1dc:	fba3 1302 	umull	r1, r3, r3, r2
 800e1e0:	095b      	lsrs	r3, r3, #5
 800e1e2:	2164      	movs	r1, #100	; 0x64
 800e1e4:	fb01 f303 	mul.w	r3, r1, r3
 800e1e8:	1ad3      	subs	r3, r2, r3
 800e1ea:	00db      	lsls	r3, r3, #3
 800e1ec:	3332      	adds	r3, #50	; 0x32
 800e1ee:	4a6b      	ldr	r2, [pc, #428]	; (800e39c <UART_SetConfig+0x3dc>)
 800e1f0:	fba2 2303 	umull	r2, r3, r2, r3
 800e1f4:	095b      	lsrs	r3, r3, #5
 800e1f6:	f003 0207 	and.w	r2, r3, #7
 800e1fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	4432      	add	r2, r6
 800e202:	609a      	str	r2, [r3, #8]
 800e204:	e26d      	b.n	800e6e2 <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e206:	f7fc ff79 	bl	800b0fc <HAL_RCC_GetPCLK1Freq>
 800e20a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e20e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e212:	461c      	mov	r4, r3
 800e214:	f04f 0500 	mov.w	r5, #0
 800e218:	4622      	mov	r2, r4
 800e21a:	462b      	mov	r3, r5
 800e21c:	1891      	adds	r1, r2, r2
 800e21e:	65b9      	str	r1, [r7, #88]	; 0x58
 800e220:	415b      	adcs	r3, r3
 800e222:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e224:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800e228:	1912      	adds	r2, r2, r4
 800e22a:	eb45 0303 	adc.w	r3, r5, r3
 800e22e:	f04f 0000 	mov.w	r0, #0
 800e232:	f04f 0100 	mov.w	r1, #0
 800e236:	00d9      	lsls	r1, r3, #3
 800e238:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e23c:	00d0      	lsls	r0, r2, #3
 800e23e:	4602      	mov	r2, r0
 800e240:	460b      	mov	r3, r1
 800e242:	1911      	adds	r1, r2, r4
 800e244:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800e248:	416b      	adcs	r3, r5
 800e24a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e24e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e252:	685b      	ldr	r3, [r3, #4]
 800e254:	461a      	mov	r2, r3
 800e256:	f04f 0300 	mov.w	r3, #0
 800e25a:	1891      	adds	r1, r2, r2
 800e25c:	6539      	str	r1, [r7, #80]	; 0x50
 800e25e:	415b      	adcs	r3, r3
 800e260:	657b      	str	r3, [r7, #84]	; 0x54
 800e262:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800e266:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800e26a:	f7f2 fbf7 	bl	8000a5c <__aeabi_uldivmod>
 800e26e:	4602      	mov	r2, r0
 800e270:	460b      	mov	r3, r1
 800e272:	4b4a      	ldr	r3, [pc, #296]	; (800e39c <UART_SetConfig+0x3dc>)
 800e274:	fba3 2302 	umull	r2, r3, r3, r2
 800e278:	095b      	lsrs	r3, r3, #5
 800e27a:	011e      	lsls	r6, r3, #4
 800e27c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e280:	461c      	mov	r4, r3
 800e282:	f04f 0500 	mov.w	r5, #0
 800e286:	4622      	mov	r2, r4
 800e288:	462b      	mov	r3, r5
 800e28a:	1891      	adds	r1, r2, r2
 800e28c:	64b9      	str	r1, [r7, #72]	; 0x48
 800e28e:	415b      	adcs	r3, r3
 800e290:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e292:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800e296:	1912      	adds	r2, r2, r4
 800e298:	eb45 0303 	adc.w	r3, r5, r3
 800e29c:	f04f 0000 	mov.w	r0, #0
 800e2a0:	f04f 0100 	mov.w	r1, #0
 800e2a4:	00d9      	lsls	r1, r3, #3
 800e2a6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e2aa:	00d0      	lsls	r0, r2, #3
 800e2ac:	4602      	mov	r2, r0
 800e2ae:	460b      	mov	r3, r1
 800e2b0:	1911      	adds	r1, r2, r4
 800e2b2:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800e2b6:	416b      	adcs	r3, r5
 800e2b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800e2bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e2c0:	685b      	ldr	r3, [r3, #4]
 800e2c2:	461a      	mov	r2, r3
 800e2c4:	f04f 0300 	mov.w	r3, #0
 800e2c8:	1891      	adds	r1, r2, r2
 800e2ca:	6439      	str	r1, [r7, #64]	; 0x40
 800e2cc:	415b      	adcs	r3, r3
 800e2ce:	647b      	str	r3, [r7, #68]	; 0x44
 800e2d0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800e2d4:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800e2d8:	f7f2 fbc0 	bl	8000a5c <__aeabi_uldivmod>
 800e2dc:	4602      	mov	r2, r0
 800e2de:	460b      	mov	r3, r1
 800e2e0:	4b2e      	ldr	r3, [pc, #184]	; (800e39c <UART_SetConfig+0x3dc>)
 800e2e2:	fba3 1302 	umull	r1, r3, r3, r2
 800e2e6:	095b      	lsrs	r3, r3, #5
 800e2e8:	2164      	movs	r1, #100	; 0x64
 800e2ea:	fb01 f303 	mul.w	r3, r1, r3
 800e2ee:	1ad3      	subs	r3, r2, r3
 800e2f0:	00db      	lsls	r3, r3, #3
 800e2f2:	3332      	adds	r3, #50	; 0x32
 800e2f4:	4a29      	ldr	r2, [pc, #164]	; (800e39c <UART_SetConfig+0x3dc>)
 800e2f6:	fba2 2303 	umull	r2, r3, r2, r3
 800e2fa:	095b      	lsrs	r3, r3, #5
 800e2fc:	005b      	lsls	r3, r3, #1
 800e2fe:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e302:	441e      	add	r6, r3
 800e304:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e308:	4618      	mov	r0, r3
 800e30a:	f04f 0100 	mov.w	r1, #0
 800e30e:	4602      	mov	r2, r0
 800e310:	460b      	mov	r3, r1
 800e312:	1894      	adds	r4, r2, r2
 800e314:	63bc      	str	r4, [r7, #56]	; 0x38
 800e316:	415b      	adcs	r3, r3
 800e318:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e31a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800e31e:	1812      	adds	r2, r2, r0
 800e320:	eb41 0303 	adc.w	r3, r1, r3
 800e324:	f04f 0400 	mov.w	r4, #0
 800e328:	f04f 0500 	mov.w	r5, #0
 800e32c:	00dd      	lsls	r5, r3, #3
 800e32e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e332:	00d4      	lsls	r4, r2, #3
 800e334:	4622      	mov	r2, r4
 800e336:	462b      	mov	r3, r5
 800e338:	1814      	adds	r4, r2, r0
 800e33a:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800e33e:	414b      	adcs	r3, r1
 800e340:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e348:	685b      	ldr	r3, [r3, #4]
 800e34a:	461a      	mov	r2, r3
 800e34c:	f04f 0300 	mov.w	r3, #0
 800e350:	1891      	adds	r1, r2, r2
 800e352:	6339      	str	r1, [r7, #48]	; 0x30
 800e354:	415b      	adcs	r3, r3
 800e356:	637b      	str	r3, [r7, #52]	; 0x34
 800e358:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e35c:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800e360:	f7f2 fb7c 	bl	8000a5c <__aeabi_uldivmod>
 800e364:	4602      	mov	r2, r0
 800e366:	460b      	mov	r3, r1
 800e368:	4b0c      	ldr	r3, [pc, #48]	; (800e39c <UART_SetConfig+0x3dc>)
 800e36a:	fba3 1302 	umull	r1, r3, r3, r2
 800e36e:	095b      	lsrs	r3, r3, #5
 800e370:	2164      	movs	r1, #100	; 0x64
 800e372:	fb01 f303 	mul.w	r3, r1, r3
 800e376:	1ad3      	subs	r3, r2, r3
 800e378:	00db      	lsls	r3, r3, #3
 800e37a:	3332      	adds	r3, #50	; 0x32
 800e37c:	4a07      	ldr	r2, [pc, #28]	; (800e39c <UART_SetConfig+0x3dc>)
 800e37e:	fba2 2303 	umull	r2, r3, r2, r3
 800e382:	095b      	lsrs	r3, r3, #5
 800e384:	f003 0207 	and.w	r2, r3, #7
 800e388:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	4432      	add	r2, r6
 800e390:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800e392:	e1a6      	b.n	800e6e2 <UART_SetConfig+0x722>
 800e394:	40011000 	.word	0x40011000
 800e398:	40011400 	.word	0x40011400
 800e39c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e3a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e3a4:	681a      	ldr	r2, [r3, #0]
 800e3a6:	4bd1      	ldr	r3, [pc, #836]	; (800e6ec <UART_SetConfig+0x72c>)
 800e3a8:	429a      	cmp	r2, r3
 800e3aa:	d006      	beq.n	800e3ba <UART_SetConfig+0x3fa>
 800e3ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e3b0:	681a      	ldr	r2, [r3, #0]
 800e3b2:	4bcf      	ldr	r3, [pc, #828]	; (800e6f0 <UART_SetConfig+0x730>)
 800e3b4:	429a      	cmp	r2, r3
 800e3b6:	f040 80ca 	bne.w	800e54e <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 800e3ba:	f7fc feb3 	bl	800b124 <HAL_RCC_GetPCLK2Freq>
 800e3be:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e3c2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e3c6:	461c      	mov	r4, r3
 800e3c8:	f04f 0500 	mov.w	r5, #0
 800e3cc:	4622      	mov	r2, r4
 800e3ce:	462b      	mov	r3, r5
 800e3d0:	1891      	adds	r1, r2, r2
 800e3d2:	62b9      	str	r1, [r7, #40]	; 0x28
 800e3d4:	415b      	adcs	r3, r3
 800e3d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e3d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e3dc:	1912      	adds	r2, r2, r4
 800e3de:	eb45 0303 	adc.w	r3, r5, r3
 800e3e2:	f04f 0000 	mov.w	r0, #0
 800e3e6:	f04f 0100 	mov.w	r1, #0
 800e3ea:	00d9      	lsls	r1, r3, #3
 800e3ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e3f0:	00d0      	lsls	r0, r2, #3
 800e3f2:	4602      	mov	r2, r0
 800e3f4:	460b      	mov	r3, r1
 800e3f6:	eb12 0a04 	adds.w	sl, r2, r4
 800e3fa:	eb43 0b05 	adc.w	fp, r3, r5
 800e3fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e402:	685b      	ldr	r3, [r3, #4]
 800e404:	4618      	mov	r0, r3
 800e406:	f04f 0100 	mov.w	r1, #0
 800e40a:	f04f 0200 	mov.w	r2, #0
 800e40e:	f04f 0300 	mov.w	r3, #0
 800e412:	008b      	lsls	r3, r1, #2
 800e414:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800e418:	0082      	lsls	r2, r0, #2
 800e41a:	4650      	mov	r0, sl
 800e41c:	4659      	mov	r1, fp
 800e41e:	f7f2 fb1d 	bl	8000a5c <__aeabi_uldivmod>
 800e422:	4602      	mov	r2, r0
 800e424:	460b      	mov	r3, r1
 800e426:	4bb3      	ldr	r3, [pc, #716]	; (800e6f4 <UART_SetConfig+0x734>)
 800e428:	fba3 2302 	umull	r2, r3, r3, r2
 800e42c:	095b      	lsrs	r3, r3, #5
 800e42e:	011e      	lsls	r6, r3, #4
 800e430:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e434:	4618      	mov	r0, r3
 800e436:	f04f 0100 	mov.w	r1, #0
 800e43a:	4602      	mov	r2, r0
 800e43c:	460b      	mov	r3, r1
 800e43e:	1894      	adds	r4, r2, r2
 800e440:	623c      	str	r4, [r7, #32]
 800e442:	415b      	adcs	r3, r3
 800e444:	627b      	str	r3, [r7, #36]	; 0x24
 800e446:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e44a:	1812      	adds	r2, r2, r0
 800e44c:	eb41 0303 	adc.w	r3, r1, r3
 800e450:	f04f 0400 	mov.w	r4, #0
 800e454:	f04f 0500 	mov.w	r5, #0
 800e458:	00dd      	lsls	r5, r3, #3
 800e45a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e45e:	00d4      	lsls	r4, r2, #3
 800e460:	4622      	mov	r2, r4
 800e462:	462b      	mov	r3, r5
 800e464:	1814      	adds	r4, r2, r0
 800e466:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800e46a:	414b      	adcs	r3, r1
 800e46c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e470:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e474:	685b      	ldr	r3, [r3, #4]
 800e476:	4618      	mov	r0, r3
 800e478:	f04f 0100 	mov.w	r1, #0
 800e47c:	f04f 0200 	mov.w	r2, #0
 800e480:	f04f 0300 	mov.w	r3, #0
 800e484:	008b      	lsls	r3, r1, #2
 800e486:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800e48a:	0082      	lsls	r2, r0, #2
 800e48c:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800e490:	f7f2 fae4 	bl	8000a5c <__aeabi_uldivmod>
 800e494:	4602      	mov	r2, r0
 800e496:	460b      	mov	r3, r1
 800e498:	4b96      	ldr	r3, [pc, #600]	; (800e6f4 <UART_SetConfig+0x734>)
 800e49a:	fba3 1302 	umull	r1, r3, r3, r2
 800e49e:	095b      	lsrs	r3, r3, #5
 800e4a0:	2164      	movs	r1, #100	; 0x64
 800e4a2:	fb01 f303 	mul.w	r3, r1, r3
 800e4a6:	1ad3      	subs	r3, r2, r3
 800e4a8:	011b      	lsls	r3, r3, #4
 800e4aa:	3332      	adds	r3, #50	; 0x32
 800e4ac:	4a91      	ldr	r2, [pc, #580]	; (800e6f4 <UART_SetConfig+0x734>)
 800e4ae:	fba2 2303 	umull	r2, r3, r2, r3
 800e4b2:	095b      	lsrs	r3, r3, #5
 800e4b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e4b8:	441e      	add	r6, r3
 800e4ba:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e4be:	4618      	mov	r0, r3
 800e4c0:	f04f 0100 	mov.w	r1, #0
 800e4c4:	4602      	mov	r2, r0
 800e4c6:	460b      	mov	r3, r1
 800e4c8:	1894      	adds	r4, r2, r2
 800e4ca:	61bc      	str	r4, [r7, #24]
 800e4cc:	415b      	adcs	r3, r3
 800e4ce:	61fb      	str	r3, [r7, #28]
 800e4d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e4d4:	1812      	adds	r2, r2, r0
 800e4d6:	eb41 0303 	adc.w	r3, r1, r3
 800e4da:	f04f 0400 	mov.w	r4, #0
 800e4de:	f04f 0500 	mov.w	r5, #0
 800e4e2:	00dd      	lsls	r5, r3, #3
 800e4e4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e4e8:	00d4      	lsls	r4, r2, #3
 800e4ea:	4622      	mov	r2, r4
 800e4ec:	462b      	mov	r3, r5
 800e4ee:	1814      	adds	r4, r2, r0
 800e4f0:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800e4f4:	414b      	adcs	r3, r1
 800e4f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800e4fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e4fe:	685b      	ldr	r3, [r3, #4]
 800e500:	4618      	mov	r0, r3
 800e502:	f04f 0100 	mov.w	r1, #0
 800e506:	f04f 0200 	mov.w	r2, #0
 800e50a:	f04f 0300 	mov.w	r3, #0
 800e50e:	008b      	lsls	r3, r1, #2
 800e510:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800e514:	0082      	lsls	r2, r0, #2
 800e516:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800e51a:	f7f2 fa9f 	bl	8000a5c <__aeabi_uldivmod>
 800e51e:	4602      	mov	r2, r0
 800e520:	460b      	mov	r3, r1
 800e522:	4b74      	ldr	r3, [pc, #464]	; (800e6f4 <UART_SetConfig+0x734>)
 800e524:	fba3 1302 	umull	r1, r3, r3, r2
 800e528:	095b      	lsrs	r3, r3, #5
 800e52a:	2164      	movs	r1, #100	; 0x64
 800e52c:	fb01 f303 	mul.w	r3, r1, r3
 800e530:	1ad3      	subs	r3, r2, r3
 800e532:	011b      	lsls	r3, r3, #4
 800e534:	3332      	adds	r3, #50	; 0x32
 800e536:	4a6f      	ldr	r2, [pc, #444]	; (800e6f4 <UART_SetConfig+0x734>)
 800e538:	fba2 2303 	umull	r2, r3, r2, r3
 800e53c:	095b      	lsrs	r3, r3, #5
 800e53e:	f003 020f 	and.w	r2, r3, #15
 800e542:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	4432      	add	r2, r6
 800e54a:	609a      	str	r2, [r3, #8]
 800e54c:	e0c9      	b.n	800e6e2 <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800e54e:	f7fc fdd5 	bl	800b0fc <HAL_RCC_GetPCLK1Freq>
 800e552:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e556:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e55a:	461c      	mov	r4, r3
 800e55c:	f04f 0500 	mov.w	r5, #0
 800e560:	4622      	mov	r2, r4
 800e562:	462b      	mov	r3, r5
 800e564:	1891      	adds	r1, r2, r2
 800e566:	6139      	str	r1, [r7, #16]
 800e568:	415b      	adcs	r3, r3
 800e56a:	617b      	str	r3, [r7, #20]
 800e56c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e570:	1912      	adds	r2, r2, r4
 800e572:	eb45 0303 	adc.w	r3, r5, r3
 800e576:	f04f 0000 	mov.w	r0, #0
 800e57a:	f04f 0100 	mov.w	r1, #0
 800e57e:	00d9      	lsls	r1, r3, #3
 800e580:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e584:	00d0      	lsls	r0, r2, #3
 800e586:	4602      	mov	r2, r0
 800e588:	460b      	mov	r3, r1
 800e58a:	eb12 0804 	adds.w	r8, r2, r4
 800e58e:	eb43 0905 	adc.w	r9, r3, r5
 800e592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e596:	685b      	ldr	r3, [r3, #4]
 800e598:	4618      	mov	r0, r3
 800e59a:	f04f 0100 	mov.w	r1, #0
 800e59e:	f04f 0200 	mov.w	r2, #0
 800e5a2:	f04f 0300 	mov.w	r3, #0
 800e5a6:	008b      	lsls	r3, r1, #2
 800e5a8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800e5ac:	0082      	lsls	r2, r0, #2
 800e5ae:	4640      	mov	r0, r8
 800e5b0:	4649      	mov	r1, r9
 800e5b2:	f7f2 fa53 	bl	8000a5c <__aeabi_uldivmod>
 800e5b6:	4602      	mov	r2, r0
 800e5b8:	460b      	mov	r3, r1
 800e5ba:	4b4e      	ldr	r3, [pc, #312]	; (800e6f4 <UART_SetConfig+0x734>)
 800e5bc:	fba3 2302 	umull	r2, r3, r3, r2
 800e5c0:	095b      	lsrs	r3, r3, #5
 800e5c2:	011e      	lsls	r6, r3, #4
 800e5c4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	f04f 0100 	mov.w	r1, #0
 800e5ce:	4602      	mov	r2, r0
 800e5d0:	460b      	mov	r3, r1
 800e5d2:	1894      	adds	r4, r2, r2
 800e5d4:	60bc      	str	r4, [r7, #8]
 800e5d6:	415b      	adcs	r3, r3
 800e5d8:	60fb      	str	r3, [r7, #12]
 800e5da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e5de:	1812      	adds	r2, r2, r0
 800e5e0:	eb41 0303 	adc.w	r3, r1, r3
 800e5e4:	f04f 0400 	mov.w	r4, #0
 800e5e8:	f04f 0500 	mov.w	r5, #0
 800e5ec:	00dd      	lsls	r5, r3, #3
 800e5ee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e5f2:	00d4      	lsls	r4, r2, #3
 800e5f4:	4622      	mov	r2, r4
 800e5f6:	462b      	mov	r3, r5
 800e5f8:	1814      	adds	r4, r2, r0
 800e5fa:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800e5fe:	414b      	adcs	r3, r1
 800e600:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800e604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e608:	685b      	ldr	r3, [r3, #4]
 800e60a:	4618      	mov	r0, r3
 800e60c:	f04f 0100 	mov.w	r1, #0
 800e610:	f04f 0200 	mov.w	r2, #0
 800e614:	f04f 0300 	mov.w	r3, #0
 800e618:	008b      	lsls	r3, r1, #2
 800e61a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800e61e:	0082      	lsls	r2, r0, #2
 800e620:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800e624:	f7f2 fa1a 	bl	8000a5c <__aeabi_uldivmod>
 800e628:	4602      	mov	r2, r0
 800e62a:	460b      	mov	r3, r1
 800e62c:	4b31      	ldr	r3, [pc, #196]	; (800e6f4 <UART_SetConfig+0x734>)
 800e62e:	fba3 1302 	umull	r1, r3, r3, r2
 800e632:	095b      	lsrs	r3, r3, #5
 800e634:	2164      	movs	r1, #100	; 0x64
 800e636:	fb01 f303 	mul.w	r3, r1, r3
 800e63a:	1ad3      	subs	r3, r2, r3
 800e63c:	011b      	lsls	r3, r3, #4
 800e63e:	3332      	adds	r3, #50	; 0x32
 800e640:	4a2c      	ldr	r2, [pc, #176]	; (800e6f4 <UART_SetConfig+0x734>)
 800e642:	fba2 2303 	umull	r2, r3, r2, r3
 800e646:	095b      	lsrs	r3, r3, #5
 800e648:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e64c:	441e      	add	r6, r3
 800e64e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800e652:	4618      	mov	r0, r3
 800e654:	f04f 0100 	mov.w	r1, #0
 800e658:	4602      	mov	r2, r0
 800e65a:	460b      	mov	r3, r1
 800e65c:	1894      	adds	r4, r2, r2
 800e65e:	603c      	str	r4, [r7, #0]
 800e660:	415b      	adcs	r3, r3
 800e662:	607b      	str	r3, [r7, #4]
 800e664:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e668:	1812      	adds	r2, r2, r0
 800e66a:	eb41 0303 	adc.w	r3, r1, r3
 800e66e:	f04f 0400 	mov.w	r4, #0
 800e672:	f04f 0500 	mov.w	r5, #0
 800e676:	00dd      	lsls	r5, r3, #3
 800e678:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e67c:	00d4      	lsls	r4, r2, #3
 800e67e:	4622      	mov	r2, r4
 800e680:	462b      	mov	r3, r5
 800e682:	1814      	adds	r4, r2, r0
 800e684:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800e688:	414b      	adcs	r3, r1
 800e68a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e68e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e692:	685b      	ldr	r3, [r3, #4]
 800e694:	4618      	mov	r0, r3
 800e696:	f04f 0100 	mov.w	r1, #0
 800e69a:	f04f 0200 	mov.w	r2, #0
 800e69e:	f04f 0300 	mov.w	r3, #0
 800e6a2:	008b      	lsls	r3, r1, #2
 800e6a4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800e6a8:	0082      	lsls	r2, r0, #2
 800e6aa:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800e6ae:	f7f2 f9d5 	bl	8000a5c <__aeabi_uldivmod>
 800e6b2:	4602      	mov	r2, r0
 800e6b4:	460b      	mov	r3, r1
 800e6b6:	4b0f      	ldr	r3, [pc, #60]	; (800e6f4 <UART_SetConfig+0x734>)
 800e6b8:	fba3 1302 	umull	r1, r3, r3, r2
 800e6bc:	095b      	lsrs	r3, r3, #5
 800e6be:	2164      	movs	r1, #100	; 0x64
 800e6c0:	fb01 f303 	mul.w	r3, r1, r3
 800e6c4:	1ad3      	subs	r3, r2, r3
 800e6c6:	011b      	lsls	r3, r3, #4
 800e6c8:	3332      	adds	r3, #50	; 0x32
 800e6ca:	4a0a      	ldr	r2, [pc, #40]	; (800e6f4 <UART_SetConfig+0x734>)
 800e6cc:	fba2 2303 	umull	r2, r3, r2, r3
 800e6d0:	095b      	lsrs	r3, r3, #5
 800e6d2:	f003 020f 	and.w	r2, r3, #15
 800e6d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	4432      	add	r2, r6
 800e6de:	609a      	str	r2, [r3, #8]
}
 800e6e0:	e7ff      	b.n	800e6e2 <UART_SetConfig+0x722>
 800e6e2:	bf00      	nop
 800e6e4:	37f4      	adds	r7, #244	; 0xf4
 800e6e6:	46bd      	mov	sp, r7
 800e6e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6ec:	40011000 	.word	0x40011000
 800e6f0:	40011400 	.word	0x40011400
 800e6f4:	51eb851f 	.word	0x51eb851f

0800e6f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e6f8:	b084      	sub	sp, #16
 800e6fa:	b580      	push	{r7, lr}
 800e6fc:	b084      	sub	sp, #16
 800e6fe:	af00      	add	r7, sp, #0
 800e700:	6078      	str	r0, [r7, #4]
 800e702:	f107 001c 	add.w	r0, r7, #28
 800e706:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e70a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e70c:	2b01      	cmp	r3, #1
 800e70e:	d122      	bne.n	800e756 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e714:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	68db      	ldr	r3, [r3, #12]
 800e720:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800e724:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e728:	687a      	ldr	r2, [r7, #4]
 800e72a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	68db      	ldr	r3, [r3, #12]
 800e730:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800e738:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e73a:	2b01      	cmp	r3, #1
 800e73c:	d105      	bne.n	800e74a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	68db      	ldr	r3, [r3, #12]
 800e742:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800e74a:	6878      	ldr	r0, [r7, #4]
 800e74c:	f001 fac6 	bl	800fcdc <USB_CoreReset>
 800e750:	4603      	mov	r3, r0
 800e752:	73fb      	strb	r3, [r7, #15]
 800e754:	e01a      	b.n	800e78c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	68db      	ldr	r3, [r3, #12]
 800e75a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e762:	6878      	ldr	r0, [r7, #4]
 800e764:	f001 faba 	bl	800fcdc <USB_CoreReset>
 800e768:	4603      	mov	r3, r0
 800e76a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800e76c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d106      	bne.n	800e780 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e776:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	639a      	str	r2, [r3, #56]	; 0x38
 800e77e:	e005      	b.n	800e78c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e784:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800e78c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e78e:	2b01      	cmp	r3, #1
 800e790:	d10b      	bne.n	800e7aa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	689b      	ldr	r3, [r3, #8]
 800e796:	f043 0206 	orr.w	r2, r3, #6
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	689b      	ldr	r3, [r3, #8]
 800e7a2:	f043 0220 	orr.w	r2, r3, #32
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800e7aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	3710      	adds	r7, #16
 800e7b0:	46bd      	mov	sp, r7
 800e7b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e7b6:	b004      	add	sp, #16
 800e7b8:	4770      	bx	lr
	...

0800e7bc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800e7bc:	b480      	push	{r7}
 800e7be:	b087      	sub	sp, #28
 800e7c0:	af00      	add	r7, sp, #0
 800e7c2:	60f8      	str	r0, [r7, #12]
 800e7c4:	60b9      	str	r1, [r7, #8]
 800e7c6:	4613      	mov	r3, r2
 800e7c8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800e7ca:	79fb      	ldrb	r3, [r7, #7]
 800e7cc:	2b02      	cmp	r3, #2
 800e7ce:	d165      	bne.n	800e89c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800e7d0:	68bb      	ldr	r3, [r7, #8]
 800e7d2:	4a41      	ldr	r2, [pc, #260]	; (800e8d8 <USB_SetTurnaroundTime+0x11c>)
 800e7d4:	4293      	cmp	r3, r2
 800e7d6:	d906      	bls.n	800e7e6 <USB_SetTurnaroundTime+0x2a>
 800e7d8:	68bb      	ldr	r3, [r7, #8]
 800e7da:	4a40      	ldr	r2, [pc, #256]	; (800e8dc <USB_SetTurnaroundTime+0x120>)
 800e7dc:	4293      	cmp	r3, r2
 800e7de:	d202      	bcs.n	800e7e6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800e7e0:	230f      	movs	r3, #15
 800e7e2:	617b      	str	r3, [r7, #20]
 800e7e4:	e062      	b.n	800e8ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800e7e6:	68bb      	ldr	r3, [r7, #8]
 800e7e8:	4a3c      	ldr	r2, [pc, #240]	; (800e8dc <USB_SetTurnaroundTime+0x120>)
 800e7ea:	4293      	cmp	r3, r2
 800e7ec:	d306      	bcc.n	800e7fc <USB_SetTurnaroundTime+0x40>
 800e7ee:	68bb      	ldr	r3, [r7, #8]
 800e7f0:	4a3b      	ldr	r2, [pc, #236]	; (800e8e0 <USB_SetTurnaroundTime+0x124>)
 800e7f2:	4293      	cmp	r3, r2
 800e7f4:	d202      	bcs.n	800e7fc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800e7f6:	230e      	movs	r3, #14
 800e7f8:	617b      	str	r3, [r7, #20]
 800e7fa:	e057      	b.n	800e8ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800e7fc:	68bb      	ldr	r3, [r7, #8]
 800e7fe:	4a38      	ldr	r2, [pc, #224]	; (800e8e0 <USB_SetTurnaroundTime+0x124>)
 800e800:	4293      	cmp	r3, r2
 800e802:	d306      	bcc.n	800e812 <USB_SetTurnaroundTime+0x56>
 800e804:	68bb      	ldr	r3, [r7, #8]
 800e806:	4a37      	ldr	r2, [pc, #220]	; (800e8e4 <USB_SetTurnaroundTime+0x128>)
 800e808:	4293      	cmp	r3, r2
 800e80a:	d202      	bcs.n	800e812 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800e80c:	230d      	movs	r3, #13
 800e80e:	617b      	str	r3, [r7, #20]
 800e810:	e04c      	b.n	800e8ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800e812:	68bb      	ldr	r3, [r7, #8]
 800e814:	4a33      	ldr	r2, [pc, #204]	; (800e8e4 <USB_SetTurnaroundTime+0x128>)
 800e816:	4293      	cmp	r3, r2
 800e818:	d306      	bcc.n	800e828 <USB_SetTurnaroundTime+0x6c>
 800e81a:	68bb      	ldr	r3, [r7, #8]
 800e81c:	4a32      	ldr	r2, [pc, #200]	; (800e8e8 <USB_SetTurnaroundTime+0x12c>)
 800e81e:	4293      	cmp	r3, r2
 800e820:	d802      	bhi.n	800e828 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800e822:	230c      	movs	r3, #12
 800e824:	617b      	str	r3, [r7, #20]
 800e826:	e041      	b.n	800e8ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800e828:	68bb      	ldr	r3, [r7, #8]
 800e82a:	4a2f      	ldr	r2, [pc, #188]	; (800e8e8 <USB_SetTurnaroundTime+0x12c>)
 800e82c:	4293      	cmp	r3, r2
 800e82e:	d906      	bls.n	800e83e <USB_SetTurnaroundTime+0x82>
 800e830:	68bb      	ldr	r3, [r7, #8]
 800e832:	4a2e      	ldr	r2, [pc, #184]	; (800e8ec <USB_SetTurnaroundTime+0x130>)
 800e834:	4293      	cmp	r3, r2
 800e836:	d802      	bhi.n	800e83e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800e838:	230b      	movs	r3, #11
 800e83a:	617b      	str	r3, [r7, #20]
 800e83c:	e036      	b.n	800e8ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800e83e:	68bb      	ldr	r3, [r7, #8]
 800e840:	4a2a      	ldr	r2, [pc, #168]	; (800e8ec <USB_SetTurnaroundTime+0x130>)
 800e842:	4293      	cmp	r3, r2
 800e844:	d906      	bls.n	800e854 <USB_SetTurnaroundTime+0x98>
 800e846:	68bb      	ldr	r3, [r7, #8]
 800e848:	4a29      	ldr	r2, [pc, #164]	; (800e8f0 <USB_SetTurnaroundTime+0x134>)
 800e84a:	4293      	cmp	r3, r2
 800e84c:	d802      	bhi.n	800e854 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800e84e:	230a      	movs	r3, #10
 800e850:	617b      	str	r3, [r7, #20]
 800e852:	e02b      	b.n	800e8ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800e854:	68bb      	ldr	r3, [r7, #8]
 800e856:	4a26      	ldr	r2, [pc, #152]	; (800e8f0 <USB_SetTurnaroundTime+0x134>)
 800e858:	4293      	cmp	r3, r2
 800e85a:	d906      	bls.n	800e86a <USB_SetTurnaroundTime+0xae>
 800e85c:	68bb      	ldr	r3, [r7, #8]
 800e85e:	4a25      	ldr	r2, [pc, #148]	; (800e8f4 <USB_SetTurnaroundTime+0x138>)
 800e860:	4293      	cmp	r3, r2
 800e862:	d202      	bcs.n	800e86a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800e864:	2309      	movs	r3, #9
 800e866:	617b      	str	r3, [r7, #20]
 800e868:	e020      	b.n	800e8ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800e86a:	68bb      	ldr	r3, [r7, #8]
 800e86c:	4a21      	ldr	r2, [pc, #132]	; (800e8f4 <USB_SetTurnaroundTime+0x138>)
 800e86e:	4293      	cmp	r3, r2
 800e870:	d306      	bcc.n	800e880 <USB_SetTurnaroundTime+0xc4>
 800e872:	68bb      	ldr	r3, [r7, #8]
 800e874:	4a20      	ldr	r2, [pc, #128]	; (800e8f8 <USB_SetTurnaroundTime+0x13c>)
 800e876:	4293      	cmp	r3, r2
 800e878:	d802      	bhi.n	800e880 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800e87a:	2308      	movs	r3, #8
 800e87c:	617b      	str	r3, [r7, #20]
 800e87e:	e015      	b.n	800e8ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800e880:	68bb      	ldr	r3, [r7, #8]
 800e882:	4a1d      	ldr	r2, [pc, #116]	; (800e8f8 <USB_SetTurnaroundTime+0x13c>)
 800e884:	4293      	cmp	r3, r2
 800e886:	d906      	bls.n	800e896 <USB_SetTurnaroundTime+0xda>
 800e888:	68bb      	ldr	r3, [r7, #8]
 800e88a:	4a1c      	ldr	r2, [pc, #112]	; (800e8fc <USB_SetTurnaroundTime+0x140>)
 800e88c:	4293      	cmp	r3, r2
 800e88e:	d202      	bcs.n	800e896 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800e890:	2307      	movs	r3, #7
 800e892:	617b      	str	r3, [r7, #20]
 800e894:	e00a      	b.n	800e8ac <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800e896:	2306      	movs	r3, #6
 800e898:	617b      	str	r3, [r7, #20]
 800e89a:	e007      	b.n	800e8ac <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800e89c:	79fb      	ldrb	r3, [r7, #7]
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d102      	bne.n	800e8a8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800e8a2:	2309      	movs	r3, #9
 800e8a4:	617b      	str	r3, [r7, #20]
 800e8a6:	e001      	b.n	800e8ac <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800e8a8:	2309      	movs	r3, #9
 800e8aa:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	68db      	ldr	r3, [r3, #12]
 800e8b0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800e8b8:	68fb      	ldr	r3, [r7, #12]
 800e8ba:	68da      	ldr	r2, [r3, #12]
 800e8bc:	697b      	ldr	r3, [r7, #20]
 800e8be:	029b      	lsls	r3, r3, #10
 800e8c0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800e8c4:	431a      	orrs	r2, r3
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800e8ca:	2300      	movs	r3, #0
}
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	371c      	adds	r7, #28
 800e8d0:	46bd      	mov	sp, r7
 800e8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d6:	4770      	bx	lr
 800e8d8:	00d8acbf 	.word	0x00d8acbf
 800e8dc:	00e4e1c0 	.word	0x00e4e1c0
 800e8e0:	00f42400 	.word	0x00f42400
 800e8e4:	01067380 	.word	0x01067380
 800e8e8:	011a499f 	.word	0x011a499f
 800e8ec:	01312cff 	.word	0x01312cff
 800e8f0:	014ca43f 	.word	0x014ca43f
 800e8f4:	016e3600 	.word	0x016e3600
 800e8f8:	01a6ab1f 	.word	0x01a6ab1f
 800e8fc:	01e84800 	.word	0x01e84800

0800e900 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e900:	b480      	push	{r7}
 800e902:	b083      	sub	sp, #12
 800e904:	af00      	add	r7, sp, #0
 800e906:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	689b      	ldr	r3, [r3, #8]
 800e90c:	f043 0201 	orr.w	r2, r3, #1
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e914:	2300      	movs	r3, #0
}
 800e916:	4618      	mov	r0, r3
 800e918:	370c      	adds	r7, #12
 800e91a:	46bd      	mov	sp, r7
 800e91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e920:	4770      	bx	lr

0800e922 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e922:	b480      	push	{r7}
 800e924:	b083      	sub	sp, #12
 800e926:	af00      	add	r7, sp, #0
 800e928:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	689b      	ldr	r3, [r3, #8]
 800e92e:	f023 0201 	bic.w	r2, r3, #1
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e936:	2300      	movs	r3, #0
}
 800e938:	4618      	mov	r0, r3
 800e93a:	370c      	adds	r7, #12
 800e93c:	46bd      	mov	sp, r7
 800e93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e942:	4770      	bx	lr

0800e944 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800e944:	b580      	push	{r7, lr}
 800e946:	b082      	sub	sp, #8
 800e948:	af00      	add	r7, sp, #0
 800e94a:	6078      	str	r0, [r7, #4]
 800e94c:	460b      	mov	r3, r1
 800e94e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	68db      	ldr	r3, [r3, #12]
 800e954:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e95c:	78fb      	ldrb	r3, [r7, #3]
 800e95e:	2b01      	cmp	r3, #1
 800e960:	d106      	bne.n	800e970 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	68db      	ldr	r3, [r3, #12]
 800e966:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	60da      	str	r2, [r3, #12]
 800e96e:	e00b      	b.n	800e988 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800e970:	78fb      	ldrb	r3, [r7, #3]
 800e972:	2b00      	cmp	r3, #0
 800e974:	d106      	bne.n	800e984 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	68db      	ldr	r3, [r3, #12]
 800e97a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	60da      	str	r2, [r3, #12]
 800e982:	e001      	b.n	800e988 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800e984:	2301      	movs	r3, #1
 800e986:	e003      	b.n	800e990 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800e988:	2032      	movs	r0, #50	; 0x32
 800e98a:	f7f6 fc89 	bl	80052a0 <HAL_Delay>

  return HAL_OK;
 800e98e:	2300      	movs	r3, #0
}
 800e990:	4618      	mov	r0, r3
 800e992:	3708      	adds	r7, #8
 800e994:	46bd      	mov	sp, r7
 800e996:	bd80      	pop	{r7, pc}

0800e998 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e998:	b084      	sub	sp, #16
 800e99a:	b580      	push	{r7, lr}
 800e99c:	b086      	sub	sp, #24
 800e99e:	af00      	add	r7, sp, #0
 800e9a0:	6078      	str	r0, [r7, #4]
 800e9a2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800e9a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800e9b2:	2300      	movs	r3, #0
 800e9b4:	613b      	str	r3, [r7, #16]
 800e9b6:	e009      	b.n	800e9cc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800e9b8:	687a      	ldr	r2, [r7, #4]
 800e9ba:	693b      	ldr	r3, [r7, #16]
 800e9bc:	3340      	adds	r3, #64	; 0x40
 800e9be:	009b      	lsls	r3, r3, #2
 800e9c0:	4413      	add	r3, r2
 800e9c2:	2200      	movs	r2, #0
 800e9c4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800e9c6:	693b      	ldr	r3, [r7, #16]
 800e9c8:	3301      	adds	r3, #1
 800e9ca:	613b      	str	r3, [r7, #16]
 800e9cc:	693b      	ldr	r3, [r7, #16]
 800e9ce:	2b0e      	cmp	r3, #14
 800e9d0:	d9f2      	bls.n	800e9b8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800e9d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d11c      	bne.n	800ea12 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e9de:	685b      	ldr	r3, [r3, #4]
 800e9e0:	68fa      	ldr	r2, [r7, #12]
 800e9e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e9e6:	f043 0302 	orr.w	r3, r3, #2
 800e9ea:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9f0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9fc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea08:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	639a      	str	r2, [r3, #56]	; 0x38
 800ea10:	e00b      	b.n	800ea2a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea16:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea22:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ea30:	461a      	mov	r2, r3
 800ea32:	2300      	movs	r3, #0
 800ea34:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ea3c:	4619      	mov	r1, r3
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ea44:	461a      	mov	r2, r3
 800ea46:	680b      	ldr	r3, [r1, #0]
 800ea48:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ea4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea4c:	2b01      	cmp	r3, #1
 800ea4e:	d10c      	bne.n	800ea6a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ea50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d104      	bne.n	800ea60 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ea56:	2100      	movs	r1, #0
 800ea58:	6878      	ldr	r0, [r7, #4]
 800ea5a:	f000 f949 	bl	800ecf0 <USB_SetDevSpeed>
 800ea5e:	e008      	b.n	800ea72 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ea60:	2101      	movs	r1, #1
 800ea62:	6878      	ldr	r0, [r7, #4]
 800ea64:	f000 f944 	bl	800ecf0 <USB_SetDevSpeed>
 800ea68:	e003      	b.n	800ea72 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ea6a:	2103      	movs	r1, #3
 800ea6c:	6878      	ldr	r0, [r7, #4]
 800ea6e:	f000 f93f 	bl	800ecf0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ea72:	2110      	movs	r1, #16
 800ea74:	6878      	ldr	r0, [r7, #4]
 800ea76:	f000 f8f3 	bl	800ec60 <USB_FlushTxFifo>
 800ea7a:	4603      	mov	r3, r0
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d001      	beq.n	800ea84 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800ea80:	2301      	movs	r3, #1
 800ea82:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ea84:	6878      	ldr	r0, [r7, #4]
 800ea86:	f000 f911 	bl	800ecac <USB_FlushRxFifo>
 800ea8a:	4603      	mov	r3, r0
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d001      	beq.n	800ea94 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800ea90:	2301      	movs	r3, #1
 800ea92:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ea9a:	461a      	mov	r2, r3
 800ea9c:	2300      	movs	r3, #0
 800ea9e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eaa6:	461a      	mov	r2, r3
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eab2:	461a      	mov	r2, r3
 800eab4:	2300      	movs	r3, #0
 800eab6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800eab8:	2300      	movs	r3, #0
 800eaba:	613b      	str	r3, [r7, #16]
 800eabc:	e043      	b.n	800eb46 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800eabe:	693b      	ldr	r3, [r7, #16]
 800eac0:	015a      	lsls	r2, r3, #5
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	4413      	add	r3, r2
 800eac6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ead0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ead4:	d118      	bne.n	800eb08 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800ead6:	693b      	ldr	r3, [r7, #16]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d10a      	bne.n	800eaf2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800eadc:	693b      	ldr	r3, [r7, #16]
 800eade:	015a      	lsls	r2, r3, #5
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	4413      	add	r3, r2
 800eae4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eae8:	461a      	mov	r2, r3
 800eaea:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800eaee:	6013      	str	r3, [r2, #0]
 800eaf0:	e013      	b.n	800eb1a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800eaf2:	693b      	ldr	r3, [r7, #16]
 800eaf4:	015a      	lsls	r2, r3, #5
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	4413      	add	r3, r2
 800eafa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eafe:	461a      	mov	r2, r3
 800eb00:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800eb04:	6013      	str	r3, [r2, #0]
 800eb06:	e008      	b.n	800eb1a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800eb08:	693b      	ldr	r3, [r7, #16]
 800eb0a:	015a      	lsls	r2, r3, #5
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	4413      	add	r3, r2
 800eb10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eb14:	461a      	mov	r2, r3
 800eb16:	2300      	movs	r3, #0
 800eb18:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800eb1a:	693b      	ldr	r3, [r7, #16]
 800eb1c:	015a      	lsls	r2, r3, #5
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	4413      	add	r3, r2
 800eb22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eb26:	461a      	mov	r2, r3
 800eb28:	2300      	movs	r3, #0
 800eb2a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800eb2c:	693b      	ldr	r3, [r7, #16]
 800eb2e:	015a      	lsls	r2, r3, #5
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	4413      	add	r3, r2
 800eb34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eb38:	461a      	mov	r2, r3
 800eb3a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800eb3e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800eb40:	693b      	ldr	r3, [r7, #16]
 800eb42:	3301      	adds	r3, #1
 800eb44:	613b      	str	r3, [r7, #16]
 800eb46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb48:	693a      	ldr	r2, [r7, #16]
 800eb4a:	429a      	cmp	r2, r3
 800eb4c:	d3b7      	bcc.n	800eabe <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800eb4e:	2300      	movs	r3, #0
 800eb50:	613b      	str	r3, [r7, #16]
 800eb52:	e043      	b.n	800ebdc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800eb54:	693b      	ldr	r3, [r7, #16]
 800eb56:	015a      	lsls	r2, r3, #5
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	4413      	add	r3, r2
 800eb5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800eb66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800eb6a:	d118      	bne.n	800eb9e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800eb6c:	693b      	ldr	r3, [r7, #16]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d10a      	bne.n	800eb88 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800eb72:	693b      	ldr	r3, [r7, #16]
 800eb74:	015a      	lsls	r2, r3, #5
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	4413      	add	r3, r2
 800eb7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb7e:	461a      	mov	r2, r3
 800eb80:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800eb84:	6013      	str	r3, [r2, #0]
 800eb86:	e013      	b.n	800ebb0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800eb88:	693b      	ldr	r3, [r7, #16]
 800eb8a:	015a      	lsls	r2, r3, #5
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	4413      	add	r3, r2
 800eb90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb94:	461a      	mov	r2, r3
 800eb96:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800eb9a:	6013      	str	r3, [r2, #0]
 800eb9c:	e008      	b.n	800ebb0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800eb9e:	693b      	ldr	r3, [r7, #16]
 800eba0:	015a      	lsls	r2, r3, #5
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	4413      	add	r3, r2
 800eba6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ebaa:	461a      	mov	r2, r3
 800ebac:	2300      	movs	r3, #0
 800ebae:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ebb0:	693b      	ldr	r3, [r7, #16]
 800ebb2:	015a      	lsls	r2, r3, #5
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	4413      	add	r3, r2
 800ebb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ebbc:	461a      	mov	r2, r3
 800ebbe:	2300      	movs	r3, #0
 800ebc0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ebc2:	693b      	ldr	r3, [r7, #16]
 800ebc4:	015a      	lsls	r2, r3, #5
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	4413      	add	r3, r2
 800ebca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ebce:	461a      	mov	r2, r3
 800ebd0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ebd4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ebd6:	693b      	ldr	r3, [r7, #16]
 800ebd8:	3301      	adds	r3, #1
 800ebda:	613b      	str	r3, [r7, #16]
 800ebdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebde:	693a      	ldr	r2, [r7, #16]
 800ebe0:	429a      	cmp	r2, r3
 800ebe2:	d3b7      	bcc.n	800eb54 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ebea:	691b      	ldr	r3, [r3, #16]
 800ebec:	68fa      	ldr	r2, [r7, #12]
 800ebee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ebf2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ebf6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	2200      	movs	r2, #0
 800ebfc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800ec04:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ec06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d105      	bne.n	800ec18 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	699b      	ldr	r3, [r3, #24]
 800ec10:	f043 0210 	orr.w	r2, r3, #16
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	699a      	ldr	r2, [r3, #24]
 800ec1c:	4b0f      	ldr	r3, [pc, #60]	; (800ec5c <USB_DevInit+0x2c4>)
 800ec1e:	4313      	orrs	r3, r2
 800ec20:	687a      	ldr	r2, [r7, #4]
 800ec22:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ec24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d005      	beq.n	800ec36 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	699b      	ldr	r3, [r3, #24]
 800ec2e:	f043 0208 	orr.w	r2, r3, #8
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ec36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ec38:	2b01      	cmp	r3, #1
 800ec3a:	d107      	bne.n	800ec4c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	699b      	ldr	r3, [r3, #24]
 800ec40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ec44:	f043 0304 	orr.w	r3, r3, #4
 800ec48:	687a      	ldr	r2, [r7, #4]
 800ec4a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ec4c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec4e:	4618      	mov	r0, r3
 800ec50:	3718      	adds	r7, #24
 800ec52:	46bd      	mov	sp, r7
 800ec54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ec58:	b004      	add	sp, #16
 800ec5a:	4770      	bx	lr
 800ec5c:	803c3800 	.word	0x803c3800

0800ec60 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ec60:	b480      	push	{r7}
 800ec62:	b085      	sub	sp, #20
 800ec64:	af00      	add	r7, sp, #0
 800ec66:	6078      	str	r0, [r7, #4]
 800ec68:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800ec6a:	2300      	movs	r3, #0
 800ec6c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ec6e:	683b      	ldr	r3, [r7, #0]
 800ec70:	019b      	lsls	r3, r3, #6
 800ec72:	f043 0220 	orr.w	r2, r3, #32
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	3301      	adds	r3, #1
 800ec7e:	60fb      	str	r3, [r7, #12]
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	4a09      	ldr	r2, [pc, #36]	; (800eca8 <USB_FlushTxFifo+0x48>)
 800ec84:	4293      	cmp	r3, r2
 800ec86:	d901      	bls.n	800ec8c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800ec88:	2303      	movs	r3, #3
 800ec8a:	e006      	b.n	800ec9a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	691b      	ldr	r3, [r3, #16]
 800ec90:	f003 0320 	and.w	r3, r3, #32
 800ec94:	2b20      	cmp	r3, #32
 800ec96:	d0f0      	beq.n	800ec7a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800ec98:	2300      	movs	r3, #0
}
 800ec9a:	4618      	mov	r0, r3
 800ec9c:	3714      	adds	r7, #20
 800ec9e:	46bd      	mov	sp, r7
 800eca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eca4:	4770      	bx	lr
 800eca6:	bf00      	nop
 800eca8:	00030d40 	.word	0x00030d40

0800ecac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ecac:	b480      	push	{r7}
 800ecae:	b085      	sub	sp, #20
 800ecb0:	af00      	add	r7, sp, #0
 800ecb2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800ecb4:	2300      	movs	r3, #0
 800ecb6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	2210      	movs	r2, #16
 800ecbc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	3301      	adds	r3, #1
 800ecc2:	60fb      	str	r3, [r7, #12]
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	4a09      	ldr	r2, [pc, #36]	; (800ecec <USB_FlushRxFifo+0x40>)
 800ecc8:	4293      	cmp	r3, r2
 800ecca:	d901      	bls.n	800ecd0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800eccc:	2303      	movs	r3, #3
 800ecce:	e006      	b.n	800ecde <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	691b      	ldr	r3, [r3, #16]
 800ecd4:	f003 0310 	and.w	r3, r3, #16
 800ecd8:	2b10      	cmp	r3, #16
 800ecda:	d0f0      	beq.n	800ecbe <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800ecdc:	2300      	movs	r3, #0
}
 800ecde:	4618      	mov	r0, r3
 800ece0:	3714      	adds	r7, #20
 800ece2:	46bd      	mov	sp, r7
 800ece4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece8:	4770      	bx	lr
 800ecea:	bf00      	nop
 800ecec:	00030d40 	.word	0x00030d40

0800ecf0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ecf0:	b480      	push	{r7}
 800ecf2:	b085      	sub	sp, #20
 800ecf4:	af00      	add	r7, sp, #0
 800ecf6:	6078      	str	r0, [r7, #4]
 800ecf8:	460b      	mov	r3, r1
 800ecfa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed06:	681a      	ldr	r2, [r3, #0]
 800ed08:	78fb      	ldrb	r3, [r7, #3]
 800ed0a:	68f9      	ldr	r1, [r7, #12]
 800ed0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ed10:	4313      	orrs	r3, r2
 800ed12:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ed14:	2300      	movs	r3, #0
}
 800ed16:	4618      	mov	r0, r3
 800ed18:	3714      	adds	r7, #20
 800ed1a:	46bd      	mov	sp, r7
 800ed1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed20:	4770      	bx	lr

0800ed22 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800ed22:	b480      	push	{r7}
 800ed24:	b087      	sub	sp, #28
 800ed26:	af00      	add	r7, sp, #0
 800ed28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ed2e:	693b      	ldr	r3, [r7, #16]
 800ed30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed34:	689b      	ldr	r3, [r3, #8]
 800ed36:	f003 0306 	and.w	r3, r3, #6
 800ed3a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d102      	bne.n	800ed48 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ed42:	2300      	movs	r3, #0
 800ed44:	75fb      	strb	r3, [r7, #23]
 800ed46:	e00a      	b.n	800ed5e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	2b02      	cmp	r3, #2
 800ed4c:	d002      	beq.n	800ed54 <USB_GetDevSpeed+0x32>
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	2b06      	cmp	r3, #6
 800ed52:	d102      	bne.n	800ed5a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ed54:	2302      	movs	r3, #2
 800ed56:	75fb      	strb	r3, [r7, #23]
 800ed58:	e001      	b.n	800ed5e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800ed5a:	230f      	movs	r3, #15
 800ed5c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ed5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed60:	4618      	mov	r0, r3
 800ed62:	371c      	adds	r7, #28
 800ed64:	46bd      	mov	sp, r7
 800ed66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed6a:	4770      	bx	lr

0800ed6c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ed6c:	b480      	push	{r7}
 800ed6e:	b085      	sub	sp, #20
 800ed70:	af00      	add	r7, sp, #0
 800ed72:	6078      	str	r0, [r7, #4]
 800ed74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ed7a:	683b      	ldr	r3, [r7, #0]
 800ed7c:	781b      	ldrb	r3, [r3, #0]
 800ed7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ed80:	683b      	ldr	r3, [r7, #0]
 800ed82:	785b      	ldrb	r3, [r3, #1]
 800ed84:	2b01      	cmp	r3, #1
 800ed86:	d13a      	bne.n	800edfe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed8e:	69da      	ldr	r2, [r3, #28]
 800ed90:	683b      	ldr	r3, [r7, #0]
 800ed92:	781b      	ldrb	r3, [r3, #0]
 800ed94:	f003 030f 	and.w	r3, r3, #15
 800ed98:	2101      	movs	r1, #1
 800ed9a:	fa01 f303 	lsl.w	r3, r1, r3
 800ed9e:	b29b      	uxth	r3, r3
 800eda0:	68f9      	ldr	r1, [r7, #12]
 800eda2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800eda6:	4313      	orrs	r3, r2
 800eda8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800edaa:	68bb      	ldr	r3, [r7, #8]
 800edac:	015a      	lsls	r2, r3, #5
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	4413      	add	r3, r2
 800edb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d155      	bne.n	800ee6c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800edc0:	68bb      	ldr	r3, [r7, #8]
 800edc2:	015a      	lsls	r2, r3, #5
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	4413      	add	r3, r2
 800edc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800edcc:	681a      	ldr	r2, [r3, #0]
 800edce:	683b      	ldr	r3, [r7, #0]
 800edd0:	689b      	ldr	r3, [r3, #8]
 800edd2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800edd6:	683b      	ldr	r3, [r7, #0]
 800edd8:	78db      	ldrb	r3, [r3, #3]
 800edda:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800eddc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800edde:	68bb      	ldr	r3, [r7, #8]
 800ede0:	059b      	lsls	r3, r3, #22
 800ede2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ede4:	4313      	orrs	r3, r2
 800ede6:	68ba      	ldr	r2, [r7, #8]
 800ede8:	0151      	lsls	r1, r2, #5
 800edea:	68fa      	ldr	r2, [r7, #12]
 800edec:	440a      	add	r2, r1
 800edee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800edf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800edf6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800edfa:	6013      	str	r3, [r2, #0]
 800edfc:	e036      	b.n	800ee6c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee04:	69da      	ldr	r2, [r3, #28]
 800ee06:	683b      	ldr	r3, [r7, #0]
 800ee08:	781b      	ldrb	r3, [r3, #0]
 800ee0a:	f003 030f 	and.w	r3, r3, #15
 800ee0e:	2101      	movs	r1, #1
 800ee10:	fa01 f303 	lsl.w	r3, r1, r3
 800ee14:	041b      	lsls	r3, r3, #16
 800ee16:	68f9      	ldr	r1, [r7, #12]
 800ee18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ee1c:	4313      	orrs	r3, r2
 800ee1e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ee20:	68bb      	ldr	r3, [r7, #8]
 800ee22:	015a      	lsls	r2, r3, #5
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	4413      	add	r3, r2
 800ee28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d11a      	bne.n	800ee6c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ee36:	68bb      	ldr	r3, [r7, #8]
 800ee38:	015a      	lsls	r2, r3, #5
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	4413      	add	r3, r2
 800ee3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ee42:	681a      	ldr	r2, [r3, #0]
 800ee44:	683b      	ldr	r3, [r7, #0]
 800ee46:	689b      	ldr	r3, [r3, #8]
 800ee48:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800ee4c:	683b      	ldr	r3, [r7, #0]
 800ee4e:	78db      	ldrb	r3, [r3, #3]
 800ee50:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ee52:	430b      	orrs	r3, r1
 800ee54:	4313      	orrs	r3, r2
 800ee56:	68ba      	ldr	r2, [r7, #8]
 800ee58:	0151      	lsls	r1, r2, #5
 800ee5a:	68fa      	ldr	r2, [r7, #12]
 800ee5c:	440a      	add	r2, r1
 800ee5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ee62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ee66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ee6a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800ee6c:	2300      	movs	r3, #0
}
 800ee6e:	4618      	mov	r0, r3
 800ee70:	3714      	adds	r7, #20
 800ee72:	46bd      	mov	sp, r7
 800ee74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee78:	4770      	bx	lr
	...

0800ee7c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ee7c:	b480      	push	{r7}
 800ee7e:	b085      	sub	sp, #20
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	6078      	str	r0, [r7, #4]
 800ee84:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ee8a:	683b      	ldr	r3, [r7, #0]
 800ee8c:	781b      	ldrb	r3, [r3, #0]
 800ee8e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800ee90:	683b      	ldr	r3, [r7, #0]
 800ee92:	785b      	ldrb	r3, [r3, #1]
 800ee94:	2b01      	cmp	r3, #1
 800ee96:	d161      	bne.n	800ef5c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ee98:	68bb      	ldr	r3, [r7, #8]
 800ee9a:	015a      	lsls	r2, r3, #5
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	4413      	add	r3, r2
 800eea0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800eeaa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800eeae:	d11f      	bne.n	800eef0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800eeb0:	68bb      	ldr	r3, [r7, #8]
 800eeb2:	015a      	lsls	r2, r3, #5
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	4413      	add	r3, r2
 800eeb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	68ba      	ldr	r2, [r7, #8]
 800eec0:	0151      	lsls	r1, r2, #5
 800eec2:	68fa      	ldr	r2, [r7, #12]
 800eec4:	440a      	add	r2, r1
 800eec6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800eeca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800eece:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800eed0:	68bb      	ldr	r3, [r7, #8]
 800eed2:	015a      	lsls	r2, r3, #5
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	4413      	add	r3, r2
 800eed8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	68ba      	ldr	r2, [r7, #8]
 800eee0:	0151      	lsls	r1, r2, #5
 800eee2:	68fa      	ldr	r2, [r7, #12]
 800eee4:	440a      	add	r2, r1
 800eee6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800eeea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800eeee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eef6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800eef8:	683b      	ldr	r3, [r7, #0]
 800eefa:	781b      	ldrb	r3, [r3, #0]
 800eefc:	f003 030f 	and.w	r3, r3, #15
 800ef00:	2101      	movs	r1, #1
 800ef02:	fa01 f303 	lsl.w	r3, r1, r3
 800ef06:	b29b      	uxth	r3, r3
 800ef08:	43db      	mvns	r3, r3
 800ef0a:	68f9      	ldr	r1, [r7, #12]
 800ef0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ef10:	4013      	ands	r3, r2
 800ef12:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ef1a:	69da      	ldr	r2, [r3, #28]
 800ef1c:	683b      	ldr	r3, [r7, #0]
 800ef1e:	781b      	ldrb	r3, [r3, #0]
 800ef20:	f003 030f 	and.w	r3, r3, #15
 800ef24:	2101      	movs	r1, #1
 800ef26:	fa01 f303 	lsl.w	r3, r1, r3
 800ef2a:	b29b      	uxth	r3, r3
 800ef2c:	43db      	mvns	r3, r3
 800ef2e:	68f9      	ldr	r1, [r7, #12]
 800ef30:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ef34:	4013      	ands	r3, r2
 800ef36:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ef38:	68bb      	ldr	r3, [r7, #8]
 800ef3a:	015a      	lsls	r2, r3, #5
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	4413      	add	r3, r2
 800ef40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef44:	681a      	ldr	r2, [r3, #0]
 800ef46:	68bb      	ldr	r3, [r7, #8]
 800ef48:	0159      	lsls	r1, r3, #5
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	440b      	add	r3, r1
 800ef4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef52:	4619      	mov	r1, r3
 800ef54:	4b35      	ldr	r3, [pc, #212]	; (800f02c <USB_DeactivateEndpoint+0x1b0>)
 800ef56:	4013      	ands	r3, r2
 800ef58:	600b      	str	r3, [r1, #0]
 800ef5a:	e060      	b.n	800f01e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ef5c:	68bb      	ldr	r3, [r7, #8]
 800ef5e:	015a      	lsls	r2, r3, #5
 800ef60:	68fb      	ldr	r3, [r7, #12]
 800ef62:	4413      	add	r3, r2
 800ef64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ef6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ef72:	d11f      	bne.n	800efb4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ef74:	68bb      	ldr	r3, [r7, #8]
 800ef76:	015a      	lsls	r2, r3, #5
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	4413      	add	r3, r2
 800ef7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	68ba      	ldr	r2, [r7, #8]
 800ef84:	0151      	lsls	r1, r2, #5
 800ef86:	68fa      	ldr	r2, [r7, #12]
 800ef88:	440a      	add	r2, r1
 800ef8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ef8e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ef92:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ef94:	68bb      	ldr	r3, [r7, #8]
 800ef96:	015a      	lsls	r2, r3, #5
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	4413      	add	r3, r2
 800ef9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	68ba      	ldr	r2, [r7, #8]
 800efa4:	0151      	lsls	r1, r2, #5
 800efa6:	68fa      	ldr	r2, [r7, #12]
 800efa8:	440a      	add	r2, r1
 800efaa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800efae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800efb2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800efba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800efbc:	683b      	ldr	r3, [r7, #0]
 800efbe:	781b      	ldrb	r3, [r3, #0]
 800efc0:	f003 030f 	and.w	r3, r3, #15
 800efc4:	2101      	movs	r1, #1
 800efc6:	fa01 f303 	lsl.w	r3, r1, r3
 800efca:	041b      	lsls	r3, r3, #16
 800efcc:	43db      	mvns	r3, r3
 800efce:	68f9      	ldr	r1, [r7, #12]
 800efd0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800efd4:	4013      	ands	r3, r2
 800efd6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800efde:	69da      	ldr	r2, [r3, #28]
 800efe0:	683b      	ldr	r3, [r7, #0]
 800efe2:	781b      	ldrb	r3, [r3, #0]
 800efe4:	f003 030f 	and.w	r3, r3, #15
 800efe8:	2101      	movs	r1, #1
 800efea:	fa01 f303 	lsl.w	r3, r1, r3
 800efee:	041b      	lsls	r3, r3, #16
 800eff0:	43db      	mvns	r3, r3
 800eff2:	68f9      	ldr	r1, [r7, #12]
 800eff4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800eff8:	4013      	ands	r3, r2
 800effa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800effc:	68bb      	ldr	r3, [r7, #8]
 800effe:	015a      	lsls	r2, r3, #5
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	4413      	add	r3, r2
 800f004:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f008:	681a      	ldr	r2, [r3, #0]
 800f00a:	68bb      	ldr	r3, [r7, #8]
 800f00c:	0159      	lsls	r1, r3, #5
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	440b      	add	r3, r1
 800f012:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f016:	4619      	mov	r1, r3
 800f018:	4b05      	ldr	r3, [pc, #20]	; (800f030 <USB_DeactivateEndpoint+0x1b4>)
 800f01a:	4013      	ands	r3, r2
 800f01c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800f01e:	2300      	movs	r3, #0
}
 800f020:	4618      	mov	r0, r3
 800f022:	3714      	adds	r7, #20
 800f024:	46bd      	mov	sp, r7
 800f026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f02a:	4770      	bx	lr
 800f02c:	ec337800 	.word	0xec337800
 800f030:	eff37800 	.word	0xeff37800

0800f034 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800f034:	b580      	push	{r7, lr}
 800f036:	b08a      	sub	sp, #40	; 0x28
 800f038:	af02      	add	r7, sp, #8
 800f03a:	60f8      	str	r0, [r7, #12]
 800f03c:	60b9      	str	r1, [r7, #8]
 800f03e:	4613      	mov	r3, r2
 800f040:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800f046:	68bb      	ldr	r3, [r7, #8]
 800f048:	781b      	ldrb	r3, [r3, #0]
 800f04a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f04c:	68bb      	ldr	r3, [r7, #8]
 800f04e:	785b      	ldrb	r3, [r3, #1]
 800f050:	2b01      	cmp	r3, #1
 800f052:	f040 815c 	bne.w	800f30e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800f056:	68bb      	ldr	r3, [r7, #8]
 800f058:	695b      	ldr	r3, [r3, #20]
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d132      	bne.n	800f0c4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f05e:	69bb      	ldr	r3, [r7, #24]
 800f060:	015a      	lsls	r2, r3, #5
 800f062:	69fb      	ldr	r3, [r7, #28]
 800f064:	4413      	add	r3, r2
 800f066:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f06a:	691b      	ldr	r3, [r3, #16]
 800f06c:	69ba      	ldr	r2, [r7, #24]
 800f06e:	0151      	lsls	r1, r2, #5
 800f070:	69fa      	ldr	r2, [r7, #28]
 800f072:	440a      	add	r2, r1
 800f074:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f078:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f07c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f080:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f082:	69bb      	ldr	r3, [r7, #24]
 800f084:	015a      	lsls	r2, r3, #5
 800f086:	69fb      	ldr	r3, [r7, #28]
 800f088:	4413      	add	r3, r2
 800f08a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f08e:	691b      	ldr	r3, [r3, #16]
 800f090:	69ba      	ldr	r2, [r7, #24]
 800f092:	0151      	lsls	r1, r2, #5
 800f094:	69fa      	ldr	r2, [r7, #28]
 800f096:	440a      	add	r2, r1
 800f098:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f09c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f0a0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f0a2:	69bb      	ldr	r3, [r7, #24]
 800f0a4:	015a      	lsls	r2, r3, #5
 800f0a6:	69fb      	ldr	r3, [r7, #28]
 800f0a8:	4413      	add	r3, r2
 800f0aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f0ae:	691b      	ldr	r3, [r3, #16]
 800f0b0:	69ba      	ldr	r2, [r7, #24]
 800f0b2:	0151      	lsls	r1, r2, #5
 800f0b4:	69fa      	ldr	r2, [r7, #28]
 800f0b6:	440a      	add	r2, r1
 800f0b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f0bc:	0cdb      	lsrs	r3, r3, #19
 800f0be:	04db      	lsls	r3, r3, #19
 800f0c0:	6113      	str	r3, [r2, #16]
 800f0c2:	e074      	b.n	800f1ae <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f0c4:	69bb      	ldr	r3, [r7, #24]
 800f0c6:	015a      	lsls	r2, r3, #5
 800f0c8:	69fb      	ldr	r3, [r7, #28]
 800f0ca:	4413      	add	r3, r2
 800f0cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f0d0:	691b      	ldr	r3, [r3, #16]
 800f0d2:	69ba      	ldr	r2, [r7, #24]
 800f0d4:	0151      	lsls	r1, r2, #5
 800f0d6:	69fa      	ldr	r2, [r7, #28]
 800f0d8:	440a      	add	r2, r1
 800f0da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f0de:	0cdb      	lsrs	r3, r3, #19
 800f0e0:	04db      	lsls	r3, r3, #19
 800f0e2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f0e4:	69bb      	ldr	r3, [r7, #24]
 800f0e6:	015a      	lsls	r2, r3, #5
 800f0e8:	69fb      	ldr	r3, [r7, #28]
 800f0ea:	4413      	add	r3, r2
 800f0ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f0f0:	691b      	ldr	r3, [r3, #16]
 800f0f2:	69ba      	ldr	r2, [r7, #24]
 800f0f4:	0151      	lsls	r1, r2, #5
 800f0f6:	69fa      	ldr	r2, [r7, #28]
 800f0f8:	440a      	add	r2, r1
 800f0fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f0fe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f102:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f106:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f108:	69bb      	ldr	r3, [r7, #24]
 800f10a:	015a      	lsls	r2, r3, #5
 800f10c:	69fb      	ldr	r3, [r7, #28]
 800f10e:	4413      	add	r3, r2
 800f110:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f114:	691a      	ldr	r2, [r3, #16]
 800f116:	68bb      	ldr	r3, [r7, #8]
 800f118:	6959      	ldr	r1, [r3, #20]
 800f11a:	68bb      	ldr	r3, [r7, #8]
 800f11c:	689b      	ldr	r3, [r3, #8]
 800f11e:	440b      	add	r3, r1
 800f120:	1e59      	subs	r1, r3, #1
 800f122:	68bb      	ldr	r3, [r7, #8]
 800f124:	689b      	ldr	r3, [r3, #8]
 800f126:	fbb1 f3f3 	udiv	r3, r1, r3
 800f12a:	04d9      	lsls	r1, r3, #19
 800f12c:	4b9d      	ldr	r3, [pc, #628]	; (800f3a4 <USB_EPStartXfer+0x370>)
 800f12e:	400b      	ands	r3, r1
 800f130:	69b9      	ldr	r1, [r7, #24]
 800f132:	0148      	lsls	r0, r1, #5
 800f134:	69f9      	ldr	r1, [r7, #28]
 800f136:	4401      	add	r1, r0
 800f138:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f13c:	4313      	orrs	r3, r2
 800f13e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f140:	69bb      	ldr	r3, [r7, #24]
 800f142:	015a      	lsls	r2, r3, #5
 800f144:	69fb      	ldr	r3, [r7, #28]
 800f146:	4413      	add	r3, r2
 800f148:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f14c:	691a      	ldr	r2, [r3, #16]
 800f14e:	68bb      	ldr	r3, [r7, #8]
 800f150:	695b      	ldr	r3, [r3, #20]
 800f152:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f156:	69b9      	ldr	r1, [r7, #24]
 800f158:	0148      	lsls	r0, r1, #5
 800f15a:	69f9      	ldr	r1, [r7, #28]
 800f15c:	4401      	add	r1, r0
 800f15e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f162:	4313      	orrs	r3, r2
 800f164:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800f166:	68bb      	ldr	r3, [r7, #8]
 800f168:	78db      	ldrb	r3, [r3, #3]
 800f16a:	2b01      	cmp	r3, #1
 800f16c:	d11f      	bne.n	800f1ae <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f16e:	69bb      	ldr	r3, [r7, #24]
 800f170:	015a      	lsls	r2, r3, #5
 800f172:	69fb      	ldr	r3, [r7, #28]
 800f174:	4413      	add	r3, r2
 800f176:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f17a:	691b      	ldr	r3, [r3, #16]
 800f17c:	69ba      	ldr	r2, [r7, #24]
 800f17e:	0151      	lsls	r1, r2, #5
 800f180:	69fa      	ldr	r2, [r7, #28]
 800f182:	440a      	add	r2, r1
 800f184:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f188:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800f18c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800f18e:	69bb      	ldr	r3, [r7, #24]
 800f190:	015a      	lsls	r2, r3, #5
 800f192:	69fb      	ldr	r3, [r7, #28]
 800f194:	4413      	add	r3, r2
 800f196:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f19a:	691b      	ldr	r3, [r3, #16]
 800f19c:	69ba      	ldr	r2, [r7, #24]
 800f19e:	0151      	lsls	r1, r2, #5
 800f1a0:	69fa      	ldr	r2, [r7, #28]
 800f1a2:	440a      	add	r2, r1
 800f1a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f1a8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f1ac:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800f1ae:	79fb      	ldrb	r3, [r7, #7]
 800f1b0:	2b01      	cmp	r3, #1
 800f1b2:	d14b      	bne.n	800f24c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800f1b4:	68bb      	ldr	r3, [r7, #8]
 800f1b6:	691b      	ldr	r3, [r3, #16]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d009      	beq.n	800f1d0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f1bc:	69bb      	ldr	r3, [r7, #24]
 800f1be:	015a      	lsls	r2, r3, #5
 800f1c0:	69fb      	ldr	r3, [r7, #28]
 800f1c2:	4413      	add	r3, r2
 800f1c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f1c8:	461a      	mov	r2, r3
 800f1ca:	68bb      	ldr	r3, [r7, #8]
 800f1cc:	691b      	ldr	r3, [r3, #16]
 800f1ce:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800f1d0:	68bb      	ldr	r3, [r7, #8]
 800f1d2:	78db      	ldrb	r3, [r3, #3]
 800f1d4:	2b01      	cmp	r3, #1
 800f1d6:	d128      	bne.n	800f22a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f1d8:	69fb      	ldr	r3, [r7, #28]
 800f1da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f1de:	689b      	ldr	r3, [r3, #8]
 800f1e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d110      	bne.n	800f20a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f1e8:	69bb      	ldr	r3, [r7, #24]
 800f1ea:	015a      	lsls	r2, r3, #5
 800f1ec:	69fb      	ldr	r3, [r7, #28]
 800f1ee:	4413      	add	r3, r2
 800f1f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	69ba      	ldr	r2, [r7, #24]
 800f1f8:	0151      	lsls	r1, r2, #5
 800f1fa:	69fa      	ldr	r2, [r7, #28]
 800f1fc:	440a      	add	r2, r1
 800f1fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f202:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f206:	6013      	str	r3, [r2, #0]
 800f208:	e00f      	b.n	800f22a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f20a:	69bb      	ldr	r3, [r7, #24]
 800f20c:	015a      	lsls	r2, r3, #5
 800f20e:	69fb      	ldr	r3, [r7, #28]
 800f210:	4413      	add	r3, r2
 800f212:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	69ba      	ldr	r2, [r7, #24]
 800f21a:	0151      	lsls	r1, r2, #5
 800f21c:	69fa      	ldr	r2, [r7, #28]
 800f21e:	440a      	add	r2, r1
 800f220:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f224:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f228:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f22a:	69bb      	ldr	r3, [r7, #24]
 800f22c:	015a      	lsls	r2, r3, #5
 800f22e:	69fb      	ldr	r3, [r7, #28]
 800f230:	4413      	add	r3, r2
 800f232:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	69ba      	ldr	r2, [r7, #24]
 800f23a:	0151      	lsls	r1, r2, #5
 800f23c:	69fa      	ldr	r2, [r7, #28]
 800f23e:	440a      	add	r2, r1
 800f240:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f244:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f248:	6013      	str	r3, [r2, #0]
 800f24a:	e12f      	b.n	800f4ac <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f24c:	69bb      	ldr	r3, [r7, #24]
 800f24e:	015a      	lsls	r2, r3, #5
 800f250:	69fb      	ldr	r3, [r7, #28]
 800f252:	4413      	add	r3, r2
 800f254:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	69ba      	ldr	r2, [r7, #24]
 800f25c:	0151      	lsls	r1, r2, #5
 800f25e:	69fa      	ldr	r2, [r7, #28]
 800f260:	440a      	add	r2, r1
 800f262:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f266:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f26a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f26c:	68bb      	ldr	r3, [r7, #8]
 800f26e:	78db      	ldrb	r3, [r3, #3]
 800f270:	2b01      	cmp	r3, #1
 800f272:	d015      	beq.n	800f2a0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800f274:	68bb      	ldr	r3, [r7, #8]
 800f276:	695b      	ldr	r3, [r3, #20]
 800f278:	2b00      	cmp	r3, #0
 800f27a:	f000 8117 	beq.w	800f4ac <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f27e:	69fb      	ldr	r3, [r7, #28]
 800f280:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f284:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f286:	68bb      	ldr	r3, [r7, #8]
 800f288:	781b      	ldrb	r3, [r3, #0]
 800f28a:	f003 030f 	and.w	r3, r3, #15
 800f28e:	2101      	movs	r1, #1
 800f290:	fa01 f303 	lsl.w	r3, r1, r3
 800f294:	69f9      	ldr	r1, [r7, #28]
 800f296:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f29a:	4313      	orrs	r3, r2
 800f29c:	634b      	str	r3, [r1, #52]	; 0x34
 800f29e:	e105      	b.n	800f4ac <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f2a0:	69fb      	ldr	r3, [r7, #28]
 800f2a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f2a6:	689b      	ldr	r3, [r3, #8]
 800f2a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d110      	bne.n	800f2d2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f2b0:	69bb      	ldr	r3, [r7, #24]
 800f2b2:	015a      	lsls	r2, r3, #5
 800f2b4:	69fb      	ldr	r3, [r7, #28]
 800f2b6:	4413      	add	r3, r2
 800f2b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	69ba      	ldr	r2, [r7, #24]
 800f2c0:	0151      	lsls	r1, r2, #5
 800f2c2:	69fa      	ldr	r2, [r7, #28]
 800f2c4:	440a      	add	r2, r1
 800f2c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f2ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f2ce:	6013      	str	r3, [r2, #0]
 800f2d0:	e00f      	b.n	800f2f2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f2d2:	69bb      	ldr	r3, [r7, #24]
 800f2d4:	015a      	lsls	r2, r3, #5
 800f2d6:	69fb      	ldr	r3, [r7, #28]
 800f2d8:	4413      	add	r3, r2
 800f2da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	69ba      	ldr	r2, [r7, #24]
 800f2e2:	0151      	lsls	r1, r2, #5
 800f2e4:	69fa      	ldr	r2, [r7, #28]
 800f2e6:	440a      	add	r2, r1
 800f2e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f2ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f2f0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800f2f2:	68bb      	ldr	r3, [r7, #8]
 800f2f4:	68d9      	ldr	r1, [r3, #12]
 800f2f6:	68bb      	ldr	r3, [r7, #8]
 800f2f8:	781a      	ldrb	r2, [r3, #0]
 800f2fa:	68bb      	ldr	r3, [r7, #8]
 800f2fc:	695b      	ldr	r3, [r3, #20]
 800f2fe:	b298      	uxth	r0, r3
 800f300:	79fb      	ldrb	r3, [r7, #7]
 800f302:	9300      	str	r3, [sp, #0]
 800f304:	4603      	mov	r3, r0
 800f306:	68f8      	ldr	r0, [r7, #12]
 800f308:	f000 fa2b 	bl	800f762 <USB_WritePacket>
 800f30c:	e0ce      	b.n	800f4ac <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f30e:	69bb      	ldr	r3, [r7, #24]
 800f310:	015a      	lsls	r2, r3, #5
 800f312:	69fb      	ldr	r3, [r7, #28]
 800f314:	4413      	add	r3, r2
 800f316:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f31a:	691b      	ldr	r3, [r3, #16]
 800f31c:	69ba      	ldr	r2, [r7, #24]
 800f31e:	0151      	lsls	r1, r2, #5
 800f320:	69fa      	ldr	r2, [r7, #28]
 800f322:	440a      	add	r2, r1
 800f324:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f328:	0cdb      	lsrs	r3, r3, #19
 800f32a:	04db      	lsls	r3, r3, #19
 800f32c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f32e:	69bb      	ldr	r3, [r7, #24]
 800f330:	015a      	lsls	r2, r3, #5
 800f332:	69fb      	ldr	r3, [r7, #28]
 800f334:	4413      	add	r3, r2
 800f336:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f33a:	691b      	ldr	r3, [r3, #16]
 800f33c:	69ba      	ldr	r2, [r7, #24]
 800f33e:	0151      	lsls	r1, r2, #5
 800f340:	69fa      	ldr	r2, [r7, #28]
 800f342:	440a      	add	r2, r1
 800f344:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f348:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f34c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f350:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800f352:	68bb      	ldr	r3, [r7, #8]
 800f354:	695b      	ldr	r3, [r3, #20]
 800f356:	2b00      	cmp	r3, #0
 800f358:	d126      	bne.n	800f3a8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f35a:	69bb      	ldr	r3, [r7, #24]
 800f35c:	015a      	lsls	r2, r3, #5
 800f35e:	69fb      	ldr	r3, [r7, #28]
 800f360:	4413      	add	r3, r2
 800f362:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f366:	691a      	ldr	r2, [r3, #16]
 800f368:	68bb      	ldr	r3, [r7, #8]
 800f36a:	689b      	ldr	r3, [r3, #8]
 800f36c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f370:	69b9      	ldr	r1, [r7, #24]
 800f372:	0148      	lsls	r0, r1, #5
 800f374:	69f9      	ldr	r1, [r7, #28]
 800f376:	4401      	add	r1, r0
 800f378:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f37c:	4313      	orrs	r3, r2
 800f37e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f380:	69bb      	ldr	r3, [r7, #24]
 800f382:	015a      	lsls	r2, r3, #5
 800f384:	69fb      	ldr	r3, [r7, #28]
 800f386:	4413      	add	r3, r2
 800f388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f38c:	691b      	ldr	r3, [r3, #16]
 800f38e:	69ba      	ldr	r2, [r7, #24]
 800f390:	0151      	lsls	r1, r2, #5
 800f392:	69fa      	ldr	r2, [r7, #28]
 800f394:	440a      	add	r2, r1
 800f396:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f39a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f39e:	6113      	str	r3, [r2, #16]
 800f3a0:	e036      	b.n	800f410 <USB_EPStartXfer+0x3dc>
 800f3a2:	bf00      	nop
 800f3a4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f3a8:	68bb      	ldr	r3, [r7, #8]
 800f3aa:	695a      	ldr	r2, [r3, #20]
 800f3ac:	68bb      	ldr	r3, [r7, #8]
 800f3ae:	689b      	ldr	r3, [r3, #8]
 800f3b0:	4413      	add	r3, r2
 800f3b2:	1e5a      	subs	r2, r3, #1
 800f3b4:	68bb      	ldr	r3, [r7, #8]
 800f3b6:	689b      	ldr	r3, [r3, #8]
 800f3b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800f3bc:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f3be:	69bb      	ldr	r3, [r7, #24]
 800f3c0:	015a      	lsls	r2, r3, #5
 800f3c2:	69fb      	ldr	r3, [r7, #28]
 800f3c4:	4413      	add	r3, r2
 800f3c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f3ca:	691a      	ldr	r2, [r3, #16]
 800f3cc:	8afb      	ldrh	r3, [r7, #22]
 800f3ce:	04d9      	lsls	r1, r3, #19
 800f3d0:	4b39      	ldr	r3, [pc, #228]	; (800f4b8 <USB_EPStartXfer+0x484>)
 800f3d2:	400b      	ands	r3, r1
 800f3d4:	69b9      	ldr	r1, [r7, #24]
 800f3d6:	0148      	lsls	r0, r1, #5
 800f3d8:	69f9      	ldr	r1, [r7, #28]
 800f3da:	4401      	add	r1, r0
 800f3dc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f3e0:	4313      	orrs	r3, r2
 800f3e2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800f3e4:	69bb      	ldr	r3, [r7, #24]
 800f3e6:	015a      	lsls	r2, r3, #5
 800f3e8:	69fb      	ldr	r3, [r7, #28]
 800f3ea:	4413      	add	r3, r2
 800f3ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f3f0:	691a      	ldr	r2, [r3, #16]
 800f3f2:	68bb      	ldr	r3, [r7, #8]
 800f3f4:	689b      	ldr	r3, [r3, #8]
 800f3f6:	8af9      	ldrh	r1, [r7, #22]
 800f3f8:	fb01 f303 	mul.w	r3, r1, r3
 800f3fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f400:	69b9      	ldr	r1, [r7, #24]
 800f402:	0148      	lsls	r0, r1, #5
 800f404:	69f9      	ldr	r1, [r7, #28]
 800f406:	4401      	add	r1, r0
 800f408:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f40c:	4313      	orrs	r3, r2
 800f40e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800f410:	79fb      	ldrb	r3, [r7, #7]
 800f412:	2b01      	cmp	r3, #1
 800f414:	d10d      	bne.n	800f432 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800f416:	68bb      	ldr	r3, [r7, #8]
 800f418:	68db      	ldr	r3, [r3, #12]
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d009      	beq.n	800f432 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f41e:	68bb      	ldr	r3, [r7, #8]
 800f420:	68d9      	ldr	r1, [r3, #12]
 800f422:	69bb      	ldr	r3, [r7, #24]
 800f424:	015a      	lsls	r2, r3, #5
 800f426:	69fb      	ldr	r3, [r7, #28]
 800f428:	4413      	add	r3, r2
 800f42a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f42e:	460a      	mov	r2, r1
 800f430:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800f432:	68bb      	ldr	r3, [r7, #8]
 800f434:	78db      	ldrb	r3, [r3, #3]
 800f436:	2b01      	cmp	r3, #1
 800f438:	d128      	bne.n	800f48c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f43a:	69fb      	ldr	r3, [r7, #28]
 800f43c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f440:	689b      	ldr	r3, [r3, #8]
 800f442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f446:	2b00      	cmp	r3, #0
 800f448:	d110      	bne.n	800f46c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f44a:	69bb      	ldr	r3, [r7, #24]
 800f44c:	015a      	lsls	r2, r3, #5
 800f44e:	69fb      	ldr	r3, [r7, #28]
 800f450:	4413      	add	r3, r2
 800f452:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	69ba      	ldr	r2, [r7, #24]
 800f45a:	0151      	lsls	r1, r2, #5
 800f45c:	69fa      	ldr	r2, [r7, #28]
 800f45e:	440a      	add	r2, r1
 800f460:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f464:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f468:	6013      	str	r3, [r2, #0]
 800f46a:	e00f      	b.n	800f48c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f46c:	69bb      	ldr	r3, [r7, #24]
 800f46e:	015a      	lsls	r2, r3, #5
 800f470:	69fb      	ldr	r3, [r7, #28]
 800f472:	4413      	add	r3, r2
 800f474:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	69ba      	ldr	r2, [r7, #24]
 800f47c:	0151      	lsls	r1, r2, #5
 800f47e:	69fa      	ldr	r2, [r7, #28]
 800f480:	440a      	add	r2, r1
 800f482:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f486:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f48a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f48c:	69bb      	ldr	r3, [r7, #24]
 800f48e:	015a      	lsls	r2, r3, #5
 800f490:	69fb      	ldr	r3, [r7, #28]
 800f492:	4413      	add	r3, r2
 800f494:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	69ba      	ldr	r2, [r7, #24]
 800f49c:	0151      	lsls	r1, r2, #5
 800f49e:	69fa      	ldr	r2, [r7, #28]
 800f4a0:	440a      	add	r2, r1
 800f4a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f4a6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f4aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f4ac:	2300      	movs	r3, #0
}
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	3720      	adds	r7, #32
 800f4b2:	46bd      	mov	sp, r7
 800f4b4:	bd80      	pop	{r7, pc}
 800f4b6:	bf00      	nop
 800f4b8:	1ff80000 	.word	0x1ff80000

0800f4bc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800f4bc:	b480      	push	{r7}
 800f4be:	b087      	sub	sp, #28
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	60f8      	str	r0, [r7, #12]
 800f4c4:	60b9      	str	r1, [r7, #8]
 800f4c6:	4613      	mov	r3, r2
 800f4c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800f4ce:	68bb      	ldr	r3, [r7, #8]
 800f4d0:	781b      	ldrb	r3, [r3, #0]
 800f4d2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f4d4:	68bb      	ldr	r3, [r7, #8]
 800f4d6:	785b      	ldrb	r3, [r3, #1]
 800f4d8:	2b01      	cmp	r3, #1
 800f4da:	f040 80cd 	bne.w	800f678 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800f4de:	68bb      	ldr	r3, [r7, #8]
 800f4e0:	695b      	ldr	r3, [r3, #20]
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d132      	bne.n	800f54c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f4e6:	693b      	ldr	r3, [r7, #16]
 800f4e8:	015a      	lsls	r2, r3, #5
 800f4ea:	697b      	ldr	r3, [r7, #20]
 800f4ec:	4413      	add	r3, r2
 800f4ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f4f2:	691b      	ldr	r3, [r3, #16]
 800f4f4:	693a      	ldr	r2, [r7, #16]
 800f4f6:	0151      	lsls	r1, r2, #5
 800f4f8:	697a      	ldr	r2, [r7, #20]
 800f4fa:	440a      	add	r2, r1
 800f4fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f500:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f504:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f508:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f50a:	693b      	ldr	r3, [r7, #16]
 800f50c:	015a      	lsls	r2, r3, #5
 800f50e:	697b      	ldr	r3, [r7, #20]
 800f510:	4413      	add	r3, r2
 800f512:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f516:	691b      	ldr	r3, [r3, #16]
 800f518:	693a      	ldr	r2, [r7, #16]
 800f51a:	0151      	lsls	r1, r2, #5
 800f51c:	697a      	ldr	r2, [r7, #20]
 800f51e:	440a      	add	r2, r1
 800f520:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f524:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f528:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f52a:	693b      	ldr	r3, [r7, #16]
 800f52c:	015a      	lsls	r2, r3, #5
 800f52e:	697b      	ldr	r3, [r7, #20]
 800f530:	4413      	add	r3, r2
 800f532:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f536:	691b      	ldr	r3, [r3, #16]
 800f538:	693a      	ldr	r2, [r7, #16]
 800f53a:	0151      	lsls	r1, r2, #5
 800f53c:	697a      	ldr	r2, [r7, #20]
 800f53e:	440a      	add	r2, r1
 800f540:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f544:	0cdb      	lsrs	r3, r3, #19
 800f546:	04db      	lsls	r3, r3, #19
 800f548:	6113      	str	r3, [r2, #16]
 800f54a:	e04e      	b.n	800f5ea <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f54c:	693b      	ldr	r3, [r7, #16]
 800f54e:	015a      	lsls	r2, r3, #5
 800f550:	697b      	ldr	r3, [r7, #20]
 800f552:	4413      	add	r3, r2
 800f554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f558:	691b      	ldr	r3, [r3, #16]
 800f55a:	693a      	ldr	r2, [r7, #16]
 800f55c:	0151      	lsls	r1, r2, #5
 800f55e:	697a      	ldr	r2, [r7, #20]
 800f560:	440a      	add	r2, r1
 800f562:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f566:	0cdb      	lsrs	r3, r3, #19
 800f568:	04db      	lsls	r3, r3, #19
 800f56a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f56c:	693b      	ldr	r3, [r7, #16]
 800f56e:	015a      	lsls	r2, r3, #5
 800f570:	697b      	ldr	r3, [r7, #20]
 800f572:	4413      	add	r3, r2
 800f574:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f578:	691b      	ldr	r3, [r3, #16]
 800f57a:	693a      	ldr	r2, [r7, #16]
 800f57c:	0151      	lsls	r1, r2, #5
 800f57e:	697a      	ldr	r2, [r7, #20]
 800f580:	440a      	add	r2, r1
 800f582:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f586:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f58a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f58e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800f590:	68bb      	ldr	r3, [r7, #8]
 800f592:	695a      	ldr	r2, [r3, #20]
 800f594:	68bb      	ldr	r3, [r7, #8]
 800f596:	689b      	ldr	r3, [r3, #8]
 800f598:	429a      	cmp	r2, r3
 800f59a:	d903      	bls.n	800f5a4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800f59c:	68bb      	ldr	r3, [r7, #8]
 800f59e:	689a      	ldr	r2, [r3, #8]
 800f5a0:	68bb      	ldr	r3, [r7, #8]
 800f5a2:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f5a4:	693b      	ldr	r3, [r7, #16]
 800f5a6:	015a      	lsls	r2, r3, #5
 800f5a8:	697b      	ldr	r3, [r7, #20]
 800f5aa:	4413      	add	r3, r2
 800f5ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f5b0:	691b      	ldr	r3, [r3, #16]
 800f5b2:	693a      	ldr	r2, [r7, #16]
 800f5b4:	0151      	lsls	r1, r2, #5
 800f5b6:	697a      	ldr	r2, [r7, #20]
 800f5b8:	440a      	add	r2, r1
 800f5ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f5be:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f5c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f5c4:	693b      	ldr	r3, [r7, #16]
 800f5c6:	015a      	lsls	r2, r3, #5
 800f5c8:	697b      	ldr	r3, [r7, #20]
 800f5ca:	4413      	add	r3, r2
 800f5cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f5d0:	691a      	ldr	r2, [r3, #16]
 800f5d2:	68bb      	ldr	r3, [r7, #8]
 800f5d4:	695b      	ldr	r3, [r3, #20]
 800f5d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f5da:	6939      	ldr	r1, [r7, #16]
 800f5dc:	0148      	lsls	r0, r1, #5
 800f5de:	6979      	ldr	r1, [r7, #20]
 800f5e0:	4401      	add	r1, r0
 800f5e2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f5e6:	4313      	orrs	r3, r2
 800f5e8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800f5ea:	79fb      	ldrb	r3, [r7, #7]
 800f5ec:	2b01      	cmp	r3, #1
 800f5ee:	d11e      	bne.n	800f62e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800f5f0:	68bb      	ldr	r3, [r7, #8]
 800f5f2:	691b      	ldr	r3, [r3, #16]
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d009      	beq.n	800f60c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f5f8:	693b      	ldr	r3, [r7, #16]
 800f5fa:	015a      	lsls	r2, r3, #5
 800f5fc:	697b      	ldr	r3, [r7, #20]
 800f5fe:	4413      	add	r3, r2
 800f600:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f604:	461a      	mov	r2, r3
 800f606:	68bb      	ldr	r3, [r7, #8]
 800f608:	691b      	ldr	r3, [r3, #16]
 800f60a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f60c:	693b      	ldr	r3, [r7, #16]
 800f60e:	015a      	lsls	r2, r3, #5
 800f610:	697b      	ldr	r3, [r7, #20]
 800f612:	4413      	add	r3, r2
 800f614:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	693a      	ldr	r2, [r7, #16]
 800f61c:	0151      	lsls	r1, r2, #5
 800f61e:	697a      	ldr	r2, [r7, #20]
 800f620:	440a      	add	r2, r1
 800f622:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f626:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f62a:	6013      	str	r3, [r2, #0]
 800f62c:	e092      	b.n	800f754 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f62e:	693b      	ldr	r3, [r7, #16]
 800f630:	015a      	lsls	r2, r3, #5
 800f632:	697b      	ldr	r3, [r7, #20]
 800f634:	4413      	add	r3, r2
 800f636:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	693a      	ldr	r2, [r7, #16]
 800f63e:	0151      	lsls	r1, r2, #5
 800f640:	697a      	ldr	r2, [r7, #20]
 800f642:	440a      	add	r2, r1
 800f644:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f648:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f64c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800f64e:	68bb      	ldr	r3, [r7, #8]
 800f650:	695b      	ldr	r3, [r3, #20]
 800f652:	2b00      	cmp	r3, #0
 800f654:	d07e      	beq.n	800f754 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f656:	697b      	ldr	r3, [r7, #20]
 800f658:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f65c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f65e:	68bb      	ldr	r3, [r7, #8]
 800f660:	781b      	ldrb	r3, [r3, #0]
 800f662:	f003 030f 	and.w	r3, r3, #15
 800f666:	2101      	movs	r1, #1
 800f668:	fa01 f303 	lsl.w	r3, r1, r3
 800f66c:	6979      	ldr	r1, [r7, #20]
 800f66e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f672:	4313      	orrs	r3, r2
 800f674:	634b      	str	r3, [r1, #52]	; 0x34
 800f676:	e06d      	b.n	800f754 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f678:	693b      	ldr	r3, [r7, #16]
 800f67a:	015a      	lsls	r2, r3, #5
 800f67c:	697b      	ldr	r3, [r7, #20]
 800f67e:	4413      	add	r3, r2
 800f680:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f684:	691b      	ldr	r3, [r3, #16]
 800f686:	693a      	ldr	r2, [r7, #16]
 800f688:	0151      	lsls	r1, r2, #5
 800f68a:	697a      	ldr	r2, [r7, #20]
 800f68c:	440a      	add	r2, r1
 800f68e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f692:	0cdb      	lsrs	r3, r3, #19
 800f694:	04db      	lsls	r3, r3, #19
 800f696:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f698:	693b      	ldr	r3, [r7, #16]
 800f69a:	015a      	lsls	r2, r3, #5
 800f69c:	697b      	ldr	r3, [r7, #20]
 800f69e:	4413      	add	r3, r2
 800f6a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f6a4:	691b      	ldr	r3, [r3, #16]
 800f6a6:	693a      	ldr	r2, [r7, #16]
 800f6a8:	0151      	lsls	r1, r2, #5
 800f6aa:	697a      	ldr	r2, [r7, #20]
 800f6ac:	440a      	add	r2, r1
 800f6ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f6b2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f6b6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f6ba:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800f6bc:	68bb      	ldr	r3, [r7, #8]
 800f6be:	695b      	ldr	r3, [r3, #20]
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d003      	beq.n	800f6cc <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800f6c4:	68bb      	ldr	r3, [r7, #8]
 800f6c6:	689a      	ldr	r2, [r3, #8]
 800f6c8:	68bb      	ldr	r3, [r7, #8]
 800f6ca:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f6cc:	693b      	ldr	r3, [r7, #16]
 800f6ce:	015a      	lsls	r2, r3, #5
 800f6d0:	697b      	ldr	r3, [r7, #20]
 800f6d2:	4413      	add	r3, r2
 800f6d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f6d8:	691b      	ldr	r3, [r3, #16]
 800f6da:	693a      	ldr	r2, [r7, #16]
 800f6dc:	0151      	lsls	r1, r2, #5
 800f6de:	697a      	ldr	r2, [r7, #20]
 800f6e0:	440a      	add	r2, r1
 800f6e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f6e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f6ea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800f6ec:	693b      	ldr	r3, [r7, #16]
 800f6ee:	015a      	lsls	r2, r3, #5
 800f6f0:	697b      	ldr	r3, [r7, #20]
 800f6f2:	4413      	add	r3, r2
 800f6f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f6f8:	691a      	ldr	r2, [r3, #16]
 800f6fa:	68bb      	ldr	r3, [r7, #8]
 800f6fc:	689b      	ldr	r3, [r3, #8]
 800f6fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f702:	6939      	ldr	r1, [r7, #16]
 800f704:	0148      	lsls	r0, r1, #5
 800f706:	6979      	ldr	r1, [r7, #20]
 800f708:	4401      	add	r1, r0
 800f70a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f70e:	4313      	orrs	r3, r2
 800f710:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800f712:	79fb      	ldrb	r3, [r7, #7]
 800f714:	2b01      	cmp	r3, #1
 800f716:	d10d      	bne.n	800f734 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800f718:	68bb      	ldr	r3, [r7, #8]
 800f71a:	68db      	ldr	r3, [r3, #12]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d009      	beq.n	800f734 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f720:	68bb      	ldr	r3, [r7, #8]
 800f722:	68d9      	ldr	r1, [r3, #12]
 800f724:	693b      	ldr	r3, [r7, #16]
 800f726:	015a      	lsls	r2, r3, #5
 800f728:	697b      	ldr	r3, [r7, #20]
 800f72a:	4413      	add	r3, r2
 800f72c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f730:	460a      	mov	r2, r1
 800f732:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f734:	693b      	ldr	r3, [r7, #16]
 800f736:	015a      	lsls	r2, r3, #5
 800f738:	697b      	ldr	r3, [r7, #20]
 800f73a:	4413      	add	r3, r2
 800f73c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	693a      	ldr	r2, [r7, #16]
 800f744:	0151      	lsls	r1, r2, #5
 800f746:	697a      	ldr	r2, [r7, #20]
 800f748:	440a      	add	r2, r1
 800f74a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f74e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f752:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f754:	2300      	movs	r3, #0
}
 800f756:	4618      	mov	r0, r3
 800f758:	371c      	adds	r7, #28
 800f75a:	46bd      	mov	sp, r7
 800f75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f760:	4770      	bx	lr

0800f762 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800f762:	b480      	push	{r7}
 800f764:	b089      	sub	sp, #36	; 0x24
 800f766:	af00      	add	r7, sp, #0
 800f768:	60f8      	str	r0, [r7, #12]
 800f76a:	60b9      	str	r1, [r7, #8]
 800f76c:	4611      	mov	r1, r2
 800f76e:	461a      	mov	r2, r3
 800f770:	460b      	mov	r3, r1
 800f772:	71fb      	strb	r3, [r7, #7]
 800f774:	4613      	mov	r3, r2
 800f776:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800f77c:	68bb      	ldr	r3, [r7, #8]
 800f77e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800f780:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800f784:	2b00      	cmp	r3, #0
 800f786:	d11a      	bne.n	800f7be <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800f788:	88bb      	ldrh	r3, [r7, #4]
 800f78a:	3303      	adds	r3, #3
 800f78c:	089b      	lsrs	r3, r3, #2
 800f78e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800f790:	2300      	movs	r3, #0
 800f792:	61bb      	str	r3, [r7, #24]
 800f794:	e00f      	b.n	800f7b6 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f796:	79fb      	ldrb	r3, [r7, #7]
 800f798:	031a      	lsls	r2, r3, #12
 800f79a:	697b      	ldr	r3, [r7, #20]
 800f79c:	4413      	add	r3, r2
 800f79e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f7a2:	461a      	mov	r2, r3
 800f7a4:	69fb      	ldr	r3, [r7, #28]
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	6013      	str	r3, [r2, #0]
      pSrc++;
 800f7aa:	69fb      	ldr	r3, [r7, #28]
 800f7ac:	3304      	adds	r3, #4
 800f7ae:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800f7b0:	69bb      	ldr	r3, [r7, #24]
 800f7b2:	3301      	adds	r3, #1
 800f7b4:	61bb      	str	r3, [r7, #24]
 800f7b6:	69ba      	ldr	r2, [r7, #24]
 800f7b8:	693b      	ldr	r3, [r7, #16]
 800f7ba:	429a      	cmp	r2, r3
 800f7bc:	d3eb      	bcc.n	800f796 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800f7be:	2300      	movs	r3, #0
}
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	3724      	adds	r7, #36	; 0x24
 800f7c4:	46bd      	mov	sp, r7
 800f7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ca:	4770      	bx	lr

0800f7cc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800f7cc:	b480      	push	{r7}
 800f7ce:	b089      	sub	sp, #36	; 0x24
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	60f8      	str	r0, [r7, #12]
 800f7d4:	60b9      	str	r1, [r7, #8]
 800f7d6:	4613      	mov	r3, r2
 800f7d8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f7da:	68fb      	ldr	r3, [r7, #12]
 800f7dc:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800f7de:	68bb      	ldr	r3, [r7, #8]
 800f7e0:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800f7e2:	88fb      	ldrh	r3, [r7, #6]
 800f7e4:	3303      	adds	r3, #3
 800f7e6:	089b      	lsrs	r3, r3, #2
 800f7e8:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800f7ea:	2300      	movs	r3, #0
 800f7ec:	61bb      	str	r3, [r7, #24]
 800f7ee:	e00b      	b.n	800f808 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800f7f0:	697b      	ldr	r3, [r7, #20]
 800f7f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f7f6:	681a      	ldr	r2, [r3, #0]
 800f7f8:	69fb      	ldr	r3, [r7, #28]
 800f7fa:	601a      	str	r2, [r3, #0]
    pDest++;
 800f7fc:	69fb      	ldr	r3, [r7, #28]
 800f7fe:	3304      	adds	r3, #4
 800f800:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800f802:	69bb      	ldr	r3, [r7, #24]
 800f804:	3301      	adds	r3, #1
 800f806:	61bb      	str	r3, [r7, #24]
 800f808:	69ba      	ldr	r2, [r7, #24]
 800f80a:	693b      	ldr	r3, [r7, #16]
 800f80c:	429a      	cmp	r2, r3
 800f80e:	d3ef      	bcc.n	800f7f0 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800f810:	69fb      	ldr	r3, [r7, #28]
}
 800f812:	4618      	mov	r0, r3
 800f814:	3724      	adds	r7, #36	; 0x24
 800f816:	46bd      	mov	sp, r7
 800f818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f81c:	4770      	bx	lr

0800f81e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f81e:	b480      	push	{r7}
 800f820:	b085      	sub	sp, #20
 800f822:	af00      	add	r7, sp, #0
 800f824:	6078      	str	r0, [r7, #4]
 800f826:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f82c:	683b      	ldr	r3, [r7, #0]
 800f82e:	781b      	ldrb	r3, [r3, #0]
 800f830:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f832:	683b      	ldr	r3, [r7, #0]
 800f834:	785b      	ldrb	r3, [r3, #1]
 800f836:	2b01      	cmp	r3, #1
 800f838:	d12c      	bne.n	800f894 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f83a:	68bb      	ldr	r3, [r7, #8]
 800f83c:	015a      	lsls	r2, r3, #5
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	4413      	add	r3, r2
 800f842:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	2b00      	cmp	r3, #0
 800f84a:	db12      	blt.n	800f872 <USB_EPSetStall+0x54>
 800f84c:	68bb      	ldr	r3, [r7, #8]
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d00f      	beq.n	800f872 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800f852:	68bb      	ldr	r3, [r7, #8]
 800f854:	015a      	lsls	r2, r3, #5
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	4413      	add	r3, r2
 800f85a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	68ba      	ldr	r2, [r7, #8]
 800f862:	0151      	lsls	r1, r2, #5
 800f864:	68fa      	ldr	r2, [r7, #12]
 800f866:	440a      	add	r2, r1
 800f868:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f86c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800f870:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f872:	68bb      	ldr	r3, [r7, #8]
 800f874:	015a      	lsls	r2, r3, #5
 800f876:	68fb      	ldr	r3, [r7, #12]
 800f878:	4413      	add	r3, r2
 800f87a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	68ba      	ldr	r2, [r7, #8]
 800f882:	0151      	lsls	r1, r2, #5
 800f884:	68fa      	ldr	r2, [r7, #12]
 800f886:	440a      	add	r2, r1
 800f888:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f88c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f890:	6013      	str	r3, [r2, #0]
 800f892:	e02b      	b.n	800f8ec <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f894:	68bb      	ldr	r3, [r7, #8]
 800f896:	015a      	lsls	r2, r3, #5
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	4413      	add	r3, r2
 800f89c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	db12      	blt.n	800f8cc <USB_EPSetStall+0xae>
 800f8a6:	68bb      	ldr	r3, [r7, #8]
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d00f      	beq.n	800f8cc <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800f8ac:	68bb      	ldr	r3, [r7, #8]
 800f8ae:	015a      	lsls	r2, r3, #5
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	4413      	add	r3, r2
 800f8b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f8b8:	681b      	ldr	r3, [r3, #0]
 800f8ba:	68ba      	ldr	r2, [r7, #8]
 800f8bc:	0151      	lsls	r1, r2, #5
 800f8be:	68fa      	ldr	r2, [r7, #12]
 800f8c0:	440a      	add	r2, r1
 800f8c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f8c6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800f8ca:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800f8cc:	68bb      	ldr	r3, [r7, #8]
 800f8ce:	015a      	lsls	r2, r3, #5
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	4413      	add	r3, r2
 800f8d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	68ba      	ldr	r2, [r7, #8]
 800f8dc:	0151      	lsls	r1, r2, #5
 800f8de:	68fa      	ldr	r2, [r7, #12]
 800f8e0:	440a      	add	r2, r1
 800f8e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f8e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f8ea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f8ec:	2300      	movs	r3, #0
}
 800f8ee:	4618      	mov	r0, r3
 800f8f0:	3714      	adds	r7, #20
 800f8f2:	46bd      	mov	sp, r7
 800f8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8f8:	4770      	bx	lr

0800f8fa <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f8fa:	b480      	push	{r7}
 800f8fc:	b085      	sub	sp, #20
 800f8fe:	af00      	add	r7, sp, #0
 800f900:	6078      	str	r0, [r7, #4]
 800f902:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f908:	683b      	ldr	r3, [r7, #0]
 800f90a:	781b      	ldrb	r3, [r3, #0]
 800f90c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f90e:	683b      	ldr	r3, [r7, #0]
 800f910:	785b      	ldrb	r3, [r3, #1]
 800f912:	2b01      	cmp	r3, #1
 800f914:	d128      	bne.n	800f968 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800f916:	68bb      	ldr	r3, [r7, #8]
 800f918:	015a      	lsls	r2, r3, #5
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	4413      	add	r3, r2
 800f91e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f922:	681b      	ldr	r3, [r3, #0]
 800f924:	68ba      	ldr	r2, [r7, #8]
 800f926:	0151      	lsls	r1, r2, #5
 800f928:	68fa      	ldr	r2, [r7, #12]
 800f92a:	440a      	add	r2, r1
 800f92c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f930:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f934:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f936:	683b      	ldr	r3, [r7, #0]
 800f938:	78db      	ldrb	r3, [r3, #3]
 800f93a:	2b03      	cmp	r3, #3
 800f93c:	d003      	beq.n	800f946 <USB_EPClearStall+0x4c>
 800f93e:	683b      	ldr	r3, [r7, #0]
 800f940:	78db      	ldrb	r3, [r3, #3]
 800f942:	2b02      	cmp	r3, #2
 800f944:	d138      	bne.n	800f9b8 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f946:	68bb      	ldr	r3, [r7, #8]
 800f948:	015a      	lsls	r2, r3, #5
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	4413      	add	r3, r2
 800f94e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f952:	681b      	ldr	r3, [r3, #0]
 800f954:	68ba      	ldr	r2, [r7, #8]
 800f956:	0151      	lsls	r1, r2, #5
 800f958:	68fa      	ldr	r2, [r7, #12]
 800f95a:	440a      	add	r2, r1
 800f95c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f964:	6013      	str	r3, [r2, #0]
 800f966:	e027      	b.n	800f9b8 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f968:	68bb      	ldr	r3, [r7, #8]
 800f96a:	015a      	lsls	r2, r3, #5
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	4413      	add	r3, r2
 800f970:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f974:	681b      	ldr	r3, [r3, #0]
 800f976:	68ba      	ldr	r2, [r7, #8]
 800f978:	0151      	lsls	r1, r2, #5
 800f97a:	68fa      	ldr	r2, [r7, #12]
 800f97c:	440a      	add	r2, r1
 800f97e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f982:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f986:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f988:	683b      	ldr	r3, [r7, #0]
 800f98a:	78db      	ldrb	r3, [r3, #3]
 800f98c:	2b03      	cmp	r3, #3
 800f98e:	d003      	beq.n	800f998 <USB_EPClearStall+0x9e>
 800f990:	683b      	ldr	r3, [r7, #0]
 800f992:	78db      	ldrb	r3, [r3, #3]
 800f994:	2b02      	cmp	r3, #2
 800f996:	d10f      	bne.n	800f9b8 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f998:	68bb      	ldr	r3, [r7, #8]
 800f99a:	015a      	lsls	r2, r3, #5
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	4413      	add	r3, r2
 800f9a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	68ba      	ldr	r2, [r7, #8]
 800f9a8:	0151      	lsls	r1, r2, #5
 800f9aa:	68fa      	ldr	r2, [r7, #12]
 800f9ac:	440a      	add	r2, r1
 800f9ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f9b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f9b6:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800f9b8:	2300      	movs	r3, #0
}
 800f9ba:	4618      	mov	r0, r3
 800f9bc:	3714      	adds	r7, #20
 800f9be:	46bd      	mov	sp, r7
 800f9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c4:	4770      	bx	lr

0800f9c6 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800f9c6:	b480      	push	{r7}
 800f9c8:	b085      	sub	sp, #20
 800f9ca:	af00      	add	r7, sp, #0
 800f9cc:	6078      	str	r0, [r7, #4]
 800f9ce:	460b      	mov	r3, r1
 800f9d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800f9d6:	68fb      	ldr	r3, [r7, #12]
 800f9d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	68fa      	ldr	r2, [r7, #12]
 800f9e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f9e4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800f9e8:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9f0:	681a      	ldr	r2, [r3, #0]
 800f9f2:	78fb      	ldrb	r3, [r7, #3]
 800f9f4:	011b      	lsls	r3, r3, #4
 800f9f6:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800f9fa:	68f9      	ldr	r1, [r7, #12]
 800f9fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fa00:	4313      	orrs	r3, r2
 800fa02:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800fa04:	2300      	movs	r3, #0
}
 800fa06:	4618      	mov	r0, r3
 800fa08:	3714      	adds	r7, #20
 800fa0a:	46bd      	mov	sp, r7
 800fa0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa10:	4770      	bx	lr

0800fa12 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800fa12:	b480      	push	{r7}
 800fa14:	b085      	sub	sp, #20
 800fa16:	af00      	add	r7, sp, #0
 800fa18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	68fa      	ldr	r2, [r7, #12]
 800fa28:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800fa2c:	f023 0303 	bic.w	r3, r3, #3
 800fa30:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa38:	685b      	ldr	r3, [r3, #4]
 800fa3a:	68fa      	ldr	r2, [r7, #12]
 800fa3c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fa40:	f023 0302 	bic.w	r3, r3, #2
 800fa44:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fa46:	2300      	movs	r3, #0
}
 800fa48:	4618      	mov	r0, r3
 800fa4a:	3714      	adds	r7, #20
 800fa4c:	46bd      	mov	sp, r7
 800fa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa52:	4770      	bx	lr

0800fa54 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800fa54:	b480      	push	{r7}
 800fa56:	b085      	sub	sp, #20
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	68fa      	ldr	r2, [r7, #12]
 800fa6a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800fa6e:	f023 0303 	bic.w	r3, r3, #3
 800fa72:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa7a:	685b      	ldr	r3, [r3, #4]
 800fa7c:	68fa      	ldr	r2, [r7, #12]
 800fa7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fa82:	f043 0302 	orr.w	r3, r3, #2
 800fa86:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fa88:	2300      	movs	r3, #0
}
 800fa8a:	4618      	mov	r0, r3
 800fa8c:	3714      	adds	r7, #20
 800fa8e:	46bd      	mov	sp, r7
 800fa90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa94:	4770      	bx	lr

0800fa96 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800fa96:	b480      	push	{r7}
 800fa98:	b085      	sub	sp, #20
 800fa9a:	af00      	add	r7, sp, #0
 800fa9c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	695b      	ldr	r3, [r3, #20]
 800faa2:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	699b      	ldr	r3, [r3, #24]
 800faa8:	68fa      	ldr	r2, [r7, #12]
 800faaa:	4013      	ands	r3, r2
 800faac:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800faae:	68fb      	ldr	r3, [r7, #12]
}
 800fab0:	4618      	mov	r0, r3
 800fab2:	3714      	adds	r7, #20
 800fab4:	46bd      	mov	sp, r7
 800fab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faba:	4770      	bx	lr

0800fabc <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800fabc:	b480      	push	{r7}
 800fabe:	b085      	sub	sp, #20
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800face:	699b      	ldr	r3, [r3, #24]
 800fad0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fad8:	69db      	ldr	r3, [r3, #28]
 800fada:	68ba      	ldr	r2, [r7, #8]
 800fadc:	4013      	ands	r3, r2
 800fade:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800fae0:	68bb      	ldr	r3, [r7, #8]
 800fae2:	0c1b      	lsrs	r3, r3, #16
}
 800fae4:	4618      	mov	r0, r3
 800fae6:	3714      	adds	r7, #20
 800fae8:	46bd      	mov	sp, r7
 800faea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faee:	4770      	bx	lr

0800faf0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800faf0:	b480      	push	{r7}
 800faf2:	b085      	sub	sp, #20
 800faf4:	af00      	add	r7, sp, #0
 800faf6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800fafc:	68fb      	ldr	r3, [r7, #12]
 800fafe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb02:	699b      	ldr	r3, [r3, #24]
 800fb04:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb0c:	69db      	ldr	r3, [r3, #28]
 800fb0e:	68ba      	ldr	r2, [r7, #8]
 800fb10:	4013      	ands	r3, r2
 800fb12:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800fb14:	68bb      	ldr	r3, [r7, #8]
 800fb16:	b29b      	uxth	r3, r3
}
 800fb18:	4618      	mov	r0, r3
 800fb1a:	3714      	adds	r7, #20
 800fb1c:	46bd      	mov	sp, r7
 800fb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb22:	4770      	bx	lr

0800fb24 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800fb24:	b480      	push	{r7}
 800fb26:	b085      	sub	sp, #20
 800fb28:	af00      	add	r7, sp, #0
 800fb2a:	6078      	str	r0, [r7, #4]
 800fb2c:	460b      	mov	r3, r1
 800fb2e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800fb34:	78fb      	ldrb	r3, [r7, #3]
 800fb36:	015a      	lsls	r2, r3, #5
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	4413      	add	r3, r2
 800fb3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb40:	689b      	ldr	r3, [r3, #8]
 800fb42:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800fb44:	68fb      	ldr	r3, [r7, #12]
 800fb46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb4a:	695b      	ldr	r3, [r3, #20]
 800fb4c:	68ba      	ldr	r2, [r7, #8]
 800fb4e:	4013      	ands	r3, r2
 800fb50:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800fb52:	68bb      	ldr	r3, [r7, #8]
}
 800fb54:	4618      	mov	r0, r3
 800fb56:	3714      	adds	r7, #20
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5e:	4770      	bx	lr

0800fb60 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800fb60:	b480      	push	{r7}
 800fb62:	b087      	sub	sp, #28
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	6078      	str	r0, [r7, #4]
 800fb68:	460b      	mov	r3, r1
 800fb6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800fb70:	697b      	ldr	r3, [r7, #20]
 800fb72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb76:	691b      	ldr	r3, [r3, #16]
 800fb78:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800fb7a:	697b      	ldr	r3, [r7, #20]
 800fb7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fb82:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800fb84:	78fb      	ldrb	r3, [r7, #3]
 800fb86:	f003 030f 	and.w	r3, r3, #15
 800fb8a:	68fa      	ldr	r2, [r7, #12]
 800fb8c:	fa22 f303 	lsr.w	r3, r2, r3
 800fb90:	01db      	lsls	r3, r3, #7
 800fb92:	b2db      	uxtb	r3, r3
 800fb94:	693a      	ldr	r2, [r7, #16]
 800fb96:	4313      	orrs	r3, r2
 800fb98:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800fb9a:	78fb      	ldrb	r3, [r7, #3]
 800fb9c:	015a      	lsls	r2, r3, #5
 800fb9e:	697b      	ldr	r3, [r7, #20]
 800fba0:	4413      	add	r3, r2
 800fba2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fba6:	689b      	ldr	r3, [r3, #8]
 800fba8:	693a      	ldr	r2, [r7, #16]
 800fbaa:	4013      	ands	r3, r2
 800fbac:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800fbae:	68bb      	ldr	r3, [r7, #8]
}
 800fbb0:	4618      	mov	r0, r3
 800fbb2:	371c      	adds	r7, #28
 800fbb4:	46bd      	mov	sp, r7
 800fbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbba:	4770      	bx	lr

0800fbbc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800fbbc:	b480      	push	{r7}
 800fbbe:	b083      	sub	sp, #12
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	695b      	ldr	r3, [r3, #20]
 800fbc8:	f003 0301 	and.w	r3, r3, #1
}
 800fbcc:	4618      	mov	r0, r3
 800fbce:	370c      	adds	r7, #12
 800fbd0:	46bd      	mov	sp, r7
 800fbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd6:	4770      	bx	lr

0800fbd8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800fbd8:	b480      	push	{r7}
 800fbda:	b085      	sub	sp, #20
 800fbdc:	af00      	add	r7, sp, #0
 800fbde:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fbea:	681b      	ldr	r3, [r3, #0]
 800fbec:	68fa      	ldr	r2, [r7, #12]
 800fbee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fbf2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800fbf6:	f023 0307 	bic.w	r3, r3, #7
 800fbfa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc02:	685b      	ldr	r3, [r3, #4]
 800fc04:	68fa      	ldr	r2, [r7, #12]
 800fc06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fc0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fc0e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fc10:	2300      	movs	r3, #0
}
 800fc12:	4618      	mov	r0, r3
 800fc14:	3714      	adds	r7, #20
 800fc16:	46bd      	mov	sp, r7
 800fc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc1c:	4770      	bx	lr
	...

0800fc20 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800fc20:	b480      	push	{r7}
 800fc22:	b087      	sub	sp, #28
 800fc24:	af00      	add	r7, sp, #0
 800fc26:	60f8      	str	r0, [r7, #12]
 800fc28:	460b      	mov	r3, r1
 800fc2a:	607a      	str	r2, [r7, #4]
 800fc2c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	333c      	adds	r3, #60	; 0x3c
 800fc36:	3304      	adds	r3, #4
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800fc3c:	693b      	ldr	r3, [r7, #16]
 800fc3e:	4a26      	ldr	r2, [pc, #152]	; (800fcd8 <USB_EP0_OutStart+0xb8>)
 800fc40:	4293      	cmp	r3, r2
 800fc42:	d90a      	bls.n	800fc5a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fc44:	697b      	ldr	r3, [r7, #20]
 800fc46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fc50:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fc54:	d101      	bne.n	800fc5a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800fc56:	2300      	movs	r3, #0
 800fc58:	e037      	b.n	800fcca <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800fc5a:	697b      	ldr	r3, [r7, #20]
 800fc5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc60:	461a      	mov	r2, r3
 800fc62:	2300      	movs	r3, #0
 800fc64:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800fc66:	697b      	ldr	r3, [r7, #20]
 800fc68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc6c:	691b      	ldr	r3, [r3, #16]
 800fc6e:	697a      	ldr	r2, [r7, #20]
 800fc70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc74:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fc78:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800fc7a:	697b      	ldr	r3, [r7, #20]
 800fc7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc80:	691b      	ldr	r3, [r3, #16]
 800fc82:	697a      	ldr	r2, [r7, #20]
 800fc84:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc88:	f043 0318 	orr.w	r3, r3, #24
 800fc8c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800fc8e:	697b      	ldr	r3, [r7, #20]
 800fc90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc94:	691b      	ldr	r3, [r3, #16]
 800fc96:	697a      	ldr	r2, [r7, #20]
 800fc98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc9c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800fca0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800fca2:	7afb      	ldrb	r3, [r7, #11]
 800fca4:	2b01      	cmp	r3, #1
 800fca6:	d10f      	bne.n	800fcc8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800fca8:	697b      	ldr	r3, [r7, #20]
 800fcaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fcae:	461a      	mov	r2, r3
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800fcb4:	697b      	ldr	r3, [r7, #20]
 800fcb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	697a      	ldr	r2, [r7, #20]
 800fcbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fcc2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800fcc6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800fcc8:	2300      	movs	r3, #0
}
 800fcca:	4618      	mov	r0, r3
 800fccc:	371c      	adds	r7, #28
 800fcce:	46bd      	mov	sp, r7
 800fcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcd4:	4770      	bx	lr
 800fcd6:	bf00      	nop
 800fcd8:	4f54300a 	.word	0x4f54300a

0800fcdc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800fcdc:	b480      	push	{r7}
 800fcde:	b085      	sub	sp, #20
 800fce0:	af00      	add	r7, sp, #0
 800fce2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800fce4:	2300      	movs	r3, #0
 800fce6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	3301      	adds	r3, #1
 800fcec:	60fb      	str	r3, [r7, #12]
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	4a13      	ldr	r2, [pc, #76]	; (800fd40 <USB_CoreReset+0x64>)
 800fcf2:	4293      	cmp	r3, r2
 800fcf4:	d901      	bls.n	800fcfa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800fcf6:	2303      	movs	r3, #3
 800fcf8:	e01b      	b.n	800fd32 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	691b      	ldr	r3, [r3, #16]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	daf2      	bge.n	800fce8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800fd02:	2300      	movs	r3, #0
 800fd04:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	691b      	ldr	r3, [r3, #16]
 800fd0a:	f043 0201 	orr.w	r2, r3, #1
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	3301      	adds	r3, #1
 800fd16:	60fb      	str	r3, [r7, #12]
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	4a09      	ldr	r2, [pc, #36]	; (800fd40 <USB_CoreReset+0x64>)
 800fd1c:	4293      	cmp	r3, r2
 800fd1e:	d901      	bls.n	800fd24 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800fd20:	2303      	movs	r3, #3
 800fd22:	e006      	b.n	800fd32 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	691b      	ldr	r3, [r3, #16]
 800fd28:	f003 0301 	and.w	r3, r3, #1
 800fd2c:	2b01      	cmp	r3, #1
 800fd2e:	d0f0      	beq.n	800fd12 <USB_CoreReset+0x36>

  return HAL_OK;
 800fd30:	2300      	movs	r3, #0
}
 800fd32:	4618      	mov	r0, r3
 800fd34:	3714      	adds	r7, #20
 800fd36:	46bd      	mov	sp, r7
 800fd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd3c:	4770      	bx	lr
 800fd3e:	bf00      	nop
 800fd40:	00030d40 	.word	0x00030d40

0800fd44 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fd44:	b580      	push	{r7, lr}
 800fd46:	b084      	sub	sp, #16
 800fd48:	af00      	add	r7, sp, #0
 800fd4a:	6078      	str	r0, [r7, #4]
 800fd4c:	460b      	mov	r3, r1
 800fd4e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800fd50:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800fd54:	f002 fa0c 	bl	8012170 <malloc>
 800fd58:	4603      	mov	r3, r0
 800fd5a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d105      	bne.n	800fd6e <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	2200      	movs	r2, #0
 800fd66:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800fd6a:	2302      	movs	r3, #2
 800fd6c:	e066      	b.n	800fe3c <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	68fa      	ldr	r2, [r7, #12]
 800fd72:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	7c1b      	ldrb	r3, [r3, #16]
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d119      	bne.n	800fdb2 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800fd7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fd82:	2202      	movs	r2, #2
 800fd84:	2181      	movs	r1, #129	; 0x81
 800fd86:	6878      	ldr	r0, [r7, #4]
 800fd88:	f002 f849 	bl	8011e1e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	2201      	movs	r2, #1
 800fd90:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800fd92:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fd96:	2202      	movs	r2, #2
 800fd98:	2101      	movs	r1, #1
 800fd9a:	6878      	ldr	r0, [r7, #4]
 800fd9c:	f002 f83f 	bl	8011e1e <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	2201      	movs	r2, #1
 800fda4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	2210      	movs	r2, #16
 800fdac:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800fdb0:	e016      	b.n	800fde0 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800fdb2:	2340      	movs	r3, #64	; 0x40
 800fdb4:	2202      	movs	r2, #2
 800fdb6:	2181      	movs	r1, #129	; 0x81
 800fdb8:	6878      	ldr	r0, [r7, #4]
 800fdba:	f002 f830 	bl	8011e1e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	2201      	movs	r2, #1
 800fdc2:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800fdc4:	2340      	movs	r3, #64	; 0x40
 800fdc6:	2202      	movs	r2, #2
 800fdc8:	2101      	movs	r1, #1
 800fdca:	6878      	ldr	r0, [r7, #4]
 800fdcc:	f002 f827 	bl	8011e1e <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	2201      	movs	r2, #1
 800fdd4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	2210      	movs	r2, #16
 800fddc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800fde0:	2308      	movs	r3, #8
 800fde2:	2203      	movs	r2, #3
 800fde4:	2182      	movs	r1, #130	; 0x82
 800fde6:	6878      	ldr	r0, [r7, #4]
 800fde8:	f002 f819 	bl	8011e1e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	2201      	movs	r2, #1
 800fdf0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	2200      	movs	r2, #0
 800fe02:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	2200      	movs	r2, #0
 800fe0a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	7c1b      	ldrb	r3, [r3, #16]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d109      	bne.n	800fe2a <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800fe1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fe20:	2101      	movs	r1, #1
 800fe22:	6878      	ldr	r0, [r7, #4]
 800fe24:	f002 f8ea 	bl	8011ffc <USBD_LL_PrepareReceive>
 800fe28:	e007      	b.n	800fe3a <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800fe30:	2340      	movs	r3, #64	; 0x40
 800fe32:	2101      	movs	r1, #1
 800fe34:	6878      	ldr	r0, [r7, #4]
 800fe36:	f002 f8e1 	bl	8011ffc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fe3a:	2300      	movs	r3, #0
}
 800fe3c:	4618      	mov	r0, r3
 800fe3e:	3710      	adds	r7, #16
 800fe40:	46bd      	mov	sp, r7
 800fe42:	bd80      	pop	{r7, pc}

0800fe44 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fe44:	b580      	push	{r7, lr}
 800fe46:	b084      	sub	sp, #16
 800fe48:	af00      	add	r7, sp, #0
 800fe4a:	6078      	str	r0, [r7, #4]
 800fe4c:	460b      	mov	r3, r1
 800fe4e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800fe50:	2300      	movs	r3, #0
 800fe52:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800fe54:	2181      	movs	r1, #129	; 0x81
 800fe56:	6878      	ldr	r0, [r7, #4]
 800fe58:	f002 f807 	bl	8011e6a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	2200      	movs	r2, #0
 800fe60:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800fe62:	2101      	movs	r1, #1
 800fe64:	6878      	ldr	r0, [r7, #4]
 800fe66:	f002 f800 	bl	8011e6a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	2200      	movs	r2, #0
 800fe6e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800fe72:	2182      	movs	r1, #130	; 0x82
 800fe74:	6878      	ldr	r0, [r7, #4]
 800fe76:	f001 fff8 	bl	8011e6a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	2200      	movs	r2, #0
 800fe7e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	2200      	movs	r2, #0
 800fe86:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d00e      	beq.n	800feb2 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800fe9a:	685b      	ldr	r3, [r3, #4]
 800fe9c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800fea4:	4618      	mov	r0, r3
 800fea6:	f002 f96b 	bl	8012180 <free>
    pdev->pClassData = NULL;
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	2200      	movs	r2, #0
 800feae:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800feb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800feb4:	4618      	mov	r0, r3
 800feb6:	3710      	adds	r7, #16
 800feb8:	46bd      	mov	sp, r7
 800feba:	bd80      	pop	{r7, pc}

0800febc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800febc:	b580      	push	{r7, lr}
 800febe:	b086      	sub	sp, #24
 800fec0:	af00      	add	r7, sp, #0
 800fec2:	6078      	str	r0, [r7, #4]
 800fec4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800fecc:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800fece:	2300      	movs	r3, #0
 800fed0:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800fed2:	2300      	movs	r3, #0
 800fed4:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800fed6:	2300      	movs	r3, #0
 800fed8:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800feda:	683b      	ldr	r3, [r7, #0]
 800fedc:	781b      	ldrb	r3, [r3, #0]
 800fede:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d03a      	beq.n	800ff5c <USBD_CDC_Setup+0xa0>
 800fee6:	2b20      	cmp	r3, #32
 800fee8:	f040 8097 	bne.w	801001a <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800feec:	683b      	ldr	r3, [r7, #0]
 800feee:	88db      	ldrh	r3, [r3, #6]
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d029      	beq.n	800ff48 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800fef4:	683b      	ldr	r3, [r7, #0]
 800fef6:	781b      	ldrb	r3, [r3, #0]
 800fef8:	b25b      	sxtb	r3, r3
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	da11      	bge.n	800ff22 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ff04:	689b      	ldr	r3, [r3, #8]
 800ff06:	683a      	ldr	r2, [r7, #0]
 800ff08:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800ff0a:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ff0c:	683a      	ldr	r2, [r7, #0]
 800ff0e:	88d2      	ldrh	r2, [r2, #6]
 800ff10:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ff12:	6939      	ldr	r1, [r7, #16]
 800ff14:	683b      	ldr	r3, [r7, #0]
 800ff16:	88db      	ldrh	r3, [r3, #6]
 800ff18:	461a      	mov	r2, r3
 800ff1a:	6878      	ldr	r0, [r7, #4]
 800ff1c:	f001 faac 	bl	8011478 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800ff20:	e082      	b.n	8010028 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800ff22:	683b      	ldr	r3, [r7, #0]
 800ff24:	785a      	ldrb	r2, [r3, #1]
 800ff26:	693b      	ldr	r3, [r7, #16]
 800ff28:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800ff2c:	683b      	ldr	r3, [r7, #0]
 800ff2e:	88db      	ldrh	r3, [r3, #6]
 800ff30:	b2da      	uxtb	r2, r3
 800ff32:	693b      	ldr	r3, [r7, #16]
 800ff34:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ff38:	6939      	ldr	r1, [r7, #16]
 800ff3a:	683b      	ldr	r3, [r7, #0]
 800ff3c:	88db      	ldrh	r3, [r3, #6]
 800ff3e:	461a      	mov	r2, r3
 800ff40:	6878      	ldr	r0, [r7, #4]
 800ff42:	f001 fac5 	bl	80114d0 <USBD_CtlPrepareRx>
    break;
 800ff46:	e06f      	b.n	8010028 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ff4e:	689b      	ldr	r3, [r3, #8]
 800ff50:	683a      	ldr	r2, [r7, #0]
 800ff52:	7850      	ldrb	r0, [r2, #1]
 800ff54:	2200      	movs	r2, #0
 800ff56:	6839      	ldr	r1, [r7, #0]
 800ff58:	4798      	blx	r3
    break;
 800ff5a:	e065      	b.n	8010028 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800ff5c:	683b      	ldr	r3, [r7, #0]
 800ff5e:	785b      	ldrb	r3, [r3, #1]
 800ff60:	2b0b      	cmp	r3, #11
 800ff62:	d84f      	bhi.n	8010004 <USBD_CDC_Setup+0x148>
 800ff64:	a201      	add	r2, pc, #4	; (adr r2, 800ff6c <USBD_CDC_Setup+0xb0>)
 800ff66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff6a:	bf00      	nop
 800ff6c:	0800ff9d 	.word	0x0800ff9d
 800ff70:	08010013 	.word	0x08010013
 800ff74:	08010005 	.word	0x08010005
 800ff78:	08010005 	.word	0x08010005
 800ff7c:	08010005 	.word	0x08010005
 800ff80:	08010005 	.word	0x08010005
 800ff84:	08010005 	.word	0x08010005
 800ff88:	08010005 	.word	0x08010005
 800ff8c:	08010005 	.word	0x08010005
 800ff90:	08010005 	.word	0x08010005
 800ff94:	0800ffc5 	.word	0x0800ffc5
 800ff98:	0800ffed 	.word	0x0800ffed
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ffa2:	2b03      	cmp	r3, #3
 800ffa4:	d107      	bne.n	800ffb6 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ffa6:	f107 030c 	add.w	r3, r7, #12
 800ffaa:	2202      	movs	r2, #2
 800ffac:	4619      	mov	r1, r3
 800ffae:	6878      	ldr	r0, [r7, #4]
 800ffb0:	f001 fa62 	bl	8011478 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800ffb4:	e030      	b.n	8010018 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800ffb6:	6839      	ldr	r1, [r7, #0]
 800ffb8:	6878      	ldr	r0, [r7, #4]
 800ffba:	f001 f9ec 	bl	8011396 <USBD_CtlError>
        ret = USBD_FAIL;
 800ffbe:	2303      	movs	r3, #3
 800ffc0:	75fb      	strb	r3, [r7, #23]
      break;
 800ffc2:	e029      	b.n	8010018 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ffca:	2b03      	cmp	r3, #3
 800ffcc:	d107      	bne.n	800ffde <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ffce:	f107 030f 	add.w	r3, r7, #15
 800ffd2:	2201      	movs	r2, #1
 800ffd4:	4619      	mov	r1, r3
 800ffd6:	6878      	ldr	r0, [r7, #4]
 800ffd8:	f001 fa4e 	bl	8011478 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800ffdc:	e01c      	b.n	8010018 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800ffde:	6839      	ldr	r1, [r7, #0]
 800ffe0:	6878      	ldr	r0, [r7, #4]
 800ffe2:	f001 f9d8 	bl	8011396 <USBD_CtlError>
        ret = USBD_FAIL;
 800ffe6:	2303      	movs	r3, #3
 800ffe8:	75fb      	strb	r3, [r7, #23]
      break;
 800ffea:	e015      	b.n	8010018 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fff2:	2b03      	cmp	r3, #3
 800fff4:	d00f      	beq.n	8010016 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800fff6:	6839      	ldr	r1, [r7, #0]
 800fff8:	6878      	ldr	r0, [r7, #4]
 800fffa:	f001 f9cc 	bl	8011396 <USBD_CtlError>
        ret = USBD_FAIL;
 800fffe:	2303      	movs	r3, #3
 8010000:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8010002:	e008      	b.n	8010016 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8010004:	6839      	ldr	r1, [r7, #0]
 8010006:	6878      	ldr	r0, [r7, #4]
 8010008:	f001 f9c5 	bl	8011396 <USBD_CtlError>
      ret = USBD_FAIL;
 801000c:	2303      	movs	r3, #3
 801000e:	75fb      	strb	r3, [r7, #23]
      break;
 8010010:	e002      	b.n	8010018 <USBD_CDC_Setup+0x15c>
      break;
 8010012:	bf00      	nop
 8010014:	e008      	b.n	8010028 <USBD_CDC_Setup+0x16c>
      break;
 8010016:	bf00      	nop
    }
    break;
 8010018:	e006      	b.n	8010028 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 801001a:	6839      	ldr	r1, [r7, #0]
 801001c:	6878      	ldr	r0, [r7, #4]
 801001e:	f001 f9ba 	bl	8011396 <USBD_CtlError>
    ret = USBD_FAIL;
 8010022:	2303      	movs	r3, #3
 8010024:	75fb      	strb	r3, [r7, #23]
    break;
 8010026:	bf00      	nop
  }

  return (uint8_t)ret;
 8010028:	7dfb      	ldrb	r3, [r7, #23]
}
 801002a:	4618      	mov	r0, r3
 801002c:	3718      	adds	r7, #24
 801002e:	46bd      	mov	sp, r7
 8010030:	bd80      	pop	{r7, pc}
 8010032:	bf00      	nop

08010034 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010034:	b580      	push	{r7, lr}
 8010036:	b084      	sub	sp, #16
 8010038:	af00      	add	r7, sp, #0
 801003a:	6078      	str	r0, [r7, #4]
 801003c:	460b      	mov	r3, r1
 801003e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010046:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801004e:	2b00      	cmp	r3, #0
 8010050:	d101      	bne.n	8010056 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010052:	2303      	movs	r3, #3
 8010054:	e049      	b.n	80100ea <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801005c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801005e:	78fa      	ldrb	r2, [r7, #3]
 8010060:	6879      	ldr	r1, [r7, #4]
 8010062:	4613      	mov	r3, r2
 8010064:	009b      	lsls	r3, r3, #2
 8010066:	4413      	add	r3, r2
 8010068:	009b      	lsls	r3, r3, #2
 801006a:	440b      	add	r3, r1
 801006c:	3318      	adds	r3, #24
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	2b00      	cmp	r3, #0
 8010072:	d029      	beq.n	80100c8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8010074:	78fa      	ldrb	r2, [r7, #3]
 8010076:	6879      	ldr	r1, [r7, #4]
 8010078:	4613      	mov	r3, r2
 801007a:	009b      	lsls	r3, r3, #2
 801007c:	4413      	add	r3, r2
 801007e:	009b      	lsls	r3, r3, #2
 8010080:	440b      	add	r3, r1
 8010082:	3318      	adds	r3, #24
 8010084:	681a      	ldr	r2, [r3, #0]
 8010086:	78f9      	ldrb	r1, [r7, #3]
 8010088:	68f8      	ldr	r0, [r7, #12]
 801008a:	460b      	mov	r3, r1
 801008c:	00db      	lsls	r3, r3, #3
 801008e:	1a5b      	subs	r3, r3, r1
 8010090:	009b      	lsls	r3, r3, #2
 8010092:	4403      	add	r3, r0
 8010094:	3344      	adds	r3, #68	; 0x44
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	fbb2 f1f3 	udiv	r1, r2, r3
 801009c:	fb03 f301 	mul.w	r3, r3, r1
 80100a0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d110      	bne.n	80100c8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80100a6:	78fa      	ldrb	r2, [r7, #3]
 80100a8:	6879      	ldr	r1, [r7, #4]
 80100aa:	4613      	mov	r3, r2
 80100ac:	009b      	lsls	r3, r3, #2
 80100ae:	4413      	add	r3, r2
 80100b0:	009b      	lsls	r3, r3, #2
 80100b2:	440b      	add	r3, r1
 80100b4:	3318      	adds	r3, #24
 80100b6:	2200      	movs	r2, #0
 80100b8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80100ba:	78f9      	ldrb	r1, [r7, #3]
 80100bc:	2300      	movs	r3, #0
 80100be:	2200      	movs	r2, #0
 80100c0:	6878      	ldr	r0, [r7, #4]
 80100c2:	f001 ff7a 	bl	8011fba <USBD_LL_Transmit>
 80100c6:	e00f      	b.n	80100e8 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 80100c8:	68bb      	ldr	r3, [r7, #8]
 80100ca:	2200      	movs	r2, #0
 80100cc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80100d6:	691b      	ldr	r3, [r3, #16]
 80100d8:	68ba      	ldr	r2, [r7, #8]
 80100da:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80100de:	68ba      	ldr	r2, [r7, #8]
 80100e0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80100e4:	78fa      	ldrb	r2, [r7, #3]
 80100e6:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 80100e8:	2300      	movs	r3, #0
}
 80100ea:	4618      	mov	r0, r3
 80100ec:	3710      	adds	r7, #16
 80100ee:	46bd      	mov	sp, r7
 80100f0:	bd80      	pop	{r7, pc}

080100f2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80100f2:	b580      	push	{r7, lr}
 80100f4:	b084      	sub	sp, #16
 80100f6:	af00      	add	r7, sp, #0
 80100f8:	6078      	str	r0, [r7, #4]
 80100fa:	460b      	mov	r3, r1
 80100fc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010104:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801010c:	2b00      	cmp	r3, #0
 801010e:	d101      	bne.n	8010114 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010110:	2303      	movs	r3, #3
 8010112:	e015      	b.n	8010140 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8010114:	78fb      	ldrb	r3, [r7, #3]
 8010116:	4619      	mov	r1, r3
 8010118:	6878      	ldr	r0, [r7, #4]
 801011a:	f001 ff90 	bl	801203e <USBD_LL_GetRxDataSize>
 801011e:	4602      	mov	r2, r0
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801012c:	68db      	ldr	r3, [r3, #12]
 801012e:	68fa      	ldr	r2, [r7, #12]
 8010130:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8010134:	68fa      	ldr	r2, [r7, #12]
 8010136:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 801013a:	4611      	mov	r1, r2
 801013c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801013e:	2300      	movs	r3, #0
}
 8010140:	4618      	mov	r0, r3
 8010142:	3710      	adds	r7, #16
 8010144:	46bd      	mov	sp, r7
 8010146:	bd80      	pop	{r7, pc}

08010148 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8010148:	b580      	push	{r7, lr}
 801014a:	b084      	sub	sp, #16
 801014c:	af00      	add	r7, sp, #0
 801014e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010156:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801015e:	2b00      	cmp	r3, #0
 8010160:	d015      	beq.n	801018e <USBD_CDC_EP0_RxReady+0x46>
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010168:	2bff      	cmp	r3, #255	; 0xff
 801016a:	d010      	beq.n	801018e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010172:	689b      	ldr	r3, [r3, #8]
 8010174:	68fa      	ldr	r2, [r7, #12]
 8010176:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 801017a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 801017c:	68fa      	ldr	r2, [r7, #12]
 801017e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010182:	b292      	uxth	r2, r2
 8010184:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	22ff      	movs	r2, #255	; 0xff
 801018a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 801018e:	2300      	movs	r3, #0
}
 8010190:	4618      	mov	r0, r3
 8010192:	3710      	adds	r7, #16
 8010194:	46bd      	mov	sp, r7
 8010196:	bd80      	pop	{r7, pc}

08010198 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8010198:	b480      	push	{r7}
 801019a:	b083      	sub	sp, #12
 801019c:	af00      	add	r7, sp, #0
 801019e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	2243      	movs	r2, #67	; 0x43
 80101a4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80101a6:	4b03      	ldr	r3, [pc, #12]	; (80101b4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80101a8:	4618      	mov	r0, r3
 80101aa:	370c      	adds	r7, #12
 80101ac:	46bd      	mov	sp, r7
 80101ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b2:	4770      	bx	lr
 80101b4:	2000016c 	.word	0x2000016c

080101b8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80101b8:	b480      	push	{r7}
 80101ba:	b083      	sub	sp, #12
 80101bc:	af00      	add	r7, sp, #0
 80101be:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	2243      	movs	r2, #67	; 0x43
 80101c4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80101c6:	4b03      	ldr	r3, [pc, #12]	; (80101d4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80101c8:	4618      	mov	r0, r3
 80101ca:	370c      	adds	r7, #12
 80101cc:	46bd      	mov	sp, r7
 80101ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101d2:	4770      	bx	lr
 80101d4:	20000128 	.word	0x20000128

080101d8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80101d8:	b480      	push	{r7}
 80101da:	b083      	sub	sp, #12
 80101dc:	af00      	add	r7, sp, #0
 80101de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	2243      	movs	r2, #67	; 0x43
 80101e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80101e6:	4b03      	ldr	r3, [pc, #12]	; (80101f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80101e8:	4618      	mov	r0, r3
 80101ea:	370c      	adds	r7, #12
 80101ec:	46bd      	mov	sp, r7
 80101ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101f2:	4770      	bx	lr
 80101f4:	200001b0 	.word	0x200001b0

080101f8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80101f8:	b480      	push	{r7}
 80101fa:	b083      	sub	sp, #12
 80101fc:	af00      	add	r7, sp, #0
 80101fe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	220a      	movs	r2, #10
 8010204:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8010206:	4b03      	ldr	r3, [pc, #12]	; (8010214 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8010208:	4618      	mov	r0, r3
 801020a:	370c      	adds	r7, #12
 801020c:	46bd      	mov	sp, r7
 801020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010212:	4770      	bx	lr
 8010214:	200000e4 	.word	0x200000e4

08010218 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8010218:	b480      	push	{r7}
 801021a:	b083      	sub	sp, #12
 801021c:	af00      	add	r7, sp, #0
 801021e:	6078      	str	r0, [r7, #4]
 8010220:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8010222:	683b      	ldr	r3, [r7, #0]
 8010224:	2b00      	cmp	r3, #0
 8010226:	d101      	bne.n	801022c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8010228:	2303      	movs	r3, #3
 801022a:	e004      	b.n	8010236 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	683a      	ldr	r2, [r7, #0]
 8010230:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8010234:	2300      	movs	r3, #0
}
 8010236:	4618      	mov	r0, r3
 8010238:	370c      	adds	r7, #12
 801023a:	46bd      	mov	sp, r7
 801023c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010240:	4770      	bx	lr

08010242 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8010242:	b480      	push	{r7}
 8010244:	b087      	sub	sp, #28
 8010246:	af00      	add	r7, sp, #0
 8010248:	60f8      	str	r0, [r7, #12]
 801024a:	60b9      	str	r1, [r7, #8]
 801024c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010254:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8010256:	697b      	ldr	r3, [r7, #20]
 8010258:	68ba      	ldr	r2, [r7, #8]
 801025a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 801025e:	697b      	ldr	r3, [r7, #20]
 8010260:	687a      	ldr	r2, [r7, #4]
 8010262:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8010266:	2300      	movs	r3, #0
}
 8010268:	4618      	mov	r0, r3
 801026a:	371c      	adds	r7, #28
 801026c:	46bd      	mov	sp, r7
 801026e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010272:	4770      	bx	lr

08010274 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8010274:	b480      	push	{r7}
 8010276:	b085      	sub	sp, #20
 8010278:	af00      	add	r7, sp, #0
 801027a:	6078      	str	r0, [r7, #4]
 801027c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010284:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	683a      	ldr	r2, [r7, #0]
 801028a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 801028e:	2300      	movs	r3, #0
}
 8010290:	4618      	mov	r0, r3
 8010292:	3714      	adds	r7, #20
 8010294:	46bd      	mov	sp, r7
 8010296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801029a:	4770      	bx	lr

0801029c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 801029c:	b580      	push	{r7, lr}
 801029e:	b084      	sub	sp, #16
 80102a0:	af00      	add	r7, sp, #0
 80102a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80102aa:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80102ac:	2301      	movs	r3, #1
 80102ae:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d101      	bne.n	80102be <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80102ba:	2303      	movs	r3, #3
 80102bc:	e01a      	b.n	80102f4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80102be:	68bb      	ldr	r3, [r7, #8]
 80102c0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	d114      	bne.n	80102f2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80102c8:	68bb      	ldr	r3, [r7, #8]
 80102ca:	2201      	movs	r2, #1
 80102cc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80102d0:	68bb      	ldr	r3, [r7, #8]
 80102d2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80102da:	68bb      	ldr	r3, [r7, #8]
 80102dc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80102e0:	68bb      	ldr	r3, [r7, #8]
 80102e2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80102e6:	2181      	movs	r1, #129	; 0x81
 80102e8:	6878      	ldr	r0, [r7, #4]
 80102ea:	f001 fe66 	bl	8011fba <USBD_LL_Transmit>

    ret = USBD_OK;
 80102ee:	2300      	movs	r3, #0
 80102f0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80102f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80102f4:	4618      	mov	r0, r3
 80102f6:	3710      	adds	r7, #16
 80102f8:	46bd      	mov	sp, r7
 80102fa:	bd80      	pop	{r7, pc}

080102fc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80102fc:	b580      	push	{r7, lr}
 80102fe:	b084      	sub	sp, #16
 8010300:	af00      	add	r7, sp, #0
 8010302:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801030a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010312:	2b00      	cmp	r3, #0
 8010314:	d101      	bne.n	801031a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8010316:	2303      	movs	r3, #3
 8010318:	e016      	b.n	8010348 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	7c1b      	ldrb	r3, [r3, #16]
 801031e:	2b00      	cmp	r3, #0
 8010320:	d109      	bne.n	8010336 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010328:	f44f 7300 	mov.w	r3, #512	; 0x200
 801032c:	2101      	movs	r1, #1
 801032e:	6878      	ldr	r0, [r7, #4]
 8010330:	f001 fe64 	bl	8011ffc <USBD_LL_PrepareReceive>
 8010334:	e007      	b.n	8010346 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010336:	68fb      	ldr	r3, [r7, #12]
 8010338:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 801033c:	2340      	movs	r3, #64	; 0x40
 801033e:	2101      	movs	r1, #1
 8010340:	6878      	ldr	r0, [r7, #4]
 8010342:	f001 fe5b 	bl	8011ffc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010346:	2300      	movs	r3, #0
}
 8010348:	4618      	mov	r0, r3
 801034a:	3710      	adds	r7, #16
 801034c:	46bd      	mov	sp, r7
 801034e:	bd80      	pop	{r7, pc}

08010350 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8010350:	b580      	push	{r7, lr}
 8010352:	b086      	sub	sp, #24
 8010354:	af00      	add	r7, sp, #0
 8010356:	60f8      	str	r0, [r7, #12]
 8010358:	60b9      	str	r1, [r7, #8]
 801035a:	4613      	mov	r3, r2
 801035c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	2b00      	cmp	r3, #0
 8010362:	d101      	bne.n	8010368 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8010364:	2303      	movs	r3, #3
 8010366:	e025      	b.n	80103b4 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8010368:	68fb      	ldr	r3, [r7, #12]
 801036a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801036e:	2b00      	cmp	r3, #0
 8010370:	d003      	beq.n	801037a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8010372:	68fb      	ldr	r3, [r7, #12]
 8010374:	2200      	movs	r2, #0
 8010376:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8010380:	2b00      	cmp	r3, #0
 8010382:	d003      	beq.n	801038c <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 8010384:	68fb      	ldr	r3, [r7, #12]
 8010386:	2200      	movs	r2, #0
 8010388:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801038c:	68bb      	ldr	r3, [r7, #8]
 801038e:	2b00      	cmp	r3, #0
 8010390:	d003      	beq.n	801039a <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	68ba      	ldr	r2, [r7, #8]
 8010396:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	2201      	movs	r2, #1
 801039e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80103a2:	68fb      	ldr	r3, [r7, #12]
 80103a4:	79fa      	ldrb	r2, [r7, #7]
 80103a6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80103a8:	68f8      	ldr	r0, [r7, #12]
 80103aa:	f001 fcd1 	bl	8011d50 <USBD_LL_Init>
 80103ae:	4603      	mov	r3, r0
 80103b0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80103b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80103b4:	4618      	mov	r0, r3
 80103b6:	3718      	adds	r7, #24
 80103b8:	46bd      	mov	sp, r7
 80103ba:	bd80      	pop	{r7, pc}

080103bc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80103bc:	b580      	push	{r7, lr}
 80103be:	b084      	sub	sp, #16
 80103c0:	af00      	add	r7, sp, #0
 80103c2:	6078      	str	r0, [r7, #4]
 80103c4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80103c6:	2300      	movs	r3, #0
 80103c8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80103ca:	683b      	ldr	r3, [r7, #0]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d101      	bne.n	80103d4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80103d0:	2303      	movs	r3, #3
 80103d2:	e010      	b.n	80103f6 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	683a      	ldr	r2, [r7, #0]
 80103d8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80103e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80103e4:	f107 020e 	add.w	r2, r7, #14
 80103e8:	4610      	mov	r0, r2
 80103ea:	4798      	blx	r3
 80103ec:	4602      	mov	r2, r0
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 80103f4:	2300      	movs	r3, #0
}
 80103f6:	4618      	mov	r0, r3
 80103f8:	3710      	adds	r7, #16
 80103fa:	46bd      	mov	sp, r7
 80103fc:	bd80      	pop	{r7, pc}

080103fe <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80103fe:	b580      	push	{r7, lr}
 8010400:	b082      	sub	sp, #8
 8010402:	af00      	add	r7, sp, #0
 8010404:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8010406:	6878      	ldr	r0, [r7, #4]
 8010408:	f001 fcee 	bl	8011de8 <USBD_LL_Start>
 801040c:	4603      	mov	r3, r0
}
 801040e:	4618      	mov	r0, r3
 8010410:	3708      	adds	r7, #8
 8010412:	46bd      	mov	sp, r7
 8010414:	bd80      	pop	{r7, pc}

08010416 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8010416:	b480      	push	{r7}
 8010418:	b083      	sub	sp, #12
 801041a:	af00      	add	r7, sp, #0
 801041c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801041e:	2300      	movs	r3, #0
}
 8010420:	4618      	mov	r0, r3
 8010422:	370c      	adds	r7, #12
 8010424:	46bd      	mov	sp, r7
 8010426:	f85d 7b04 	ldr.w	r7, [sp], #4
 801042a:	4770      	bx	lr

0801042c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801042c:	b580      	push	{r7, lr}
 801042e:	b084      	sub	sp, #16
 8010430:	af00      	add	r7, sp, #0
 8010432:	6078      	str	r0, [r7, #4]
 8010434:	460b      	mov	r3, r1
 8010436:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8010438:	2303      	movs	r3, #3
 801043a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010442:	2b00      	cmp	r3, #0
 8010444:	d009      	beq.n	801045a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	78fa      	ldrb	r2, [r7, #3]
 8010450:	4611      	mov	r1, r2
 8010452:	6878      	ldr	r0, [r7, #4]
 8010454:	4798      	blx	r3
 8010456:	4603      	mov	r3, r0
 8010458:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 801045a:	7bfb      	ldrb	r3, [r7, #15]
}
 801045c:	4618      	mov	r0, r3
 801045e:	3710      	adds	r7, #16
 8010460:	46bd      	mov	sp, r7
 8010462:	bd80      	pop	{r7, pc}

08010464 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010464:	b580      	push	{r7, lr}
 8010466:	b082      	sub	sp, #8
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]
 801046c:	460b      	mov	r3, r1
 801046e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010476:	2b00      	cmp	r3, #0
 8010478:	d007      	beq.n	801048a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010480:	685b      	ldr	r3, [r3, #4]
 8010482:	78fa      	ldrb	r2, [r7, #3]
 8010484:	4611      	mov	r1, r2
 8010486:	6878      	ldr	r0, [r7, #4]
 8010488:	4798      	blx	r3
  }

  return USBD_OK;
 801048a:	2300      	movs	r3, #0
}
 801048c:	4618      	mov	r0, r3
 801048e:	3708      	adds	r7, #8
 8010490:	46bd      	mov	sp, r7
 8010492:	bd80      	pop	{r7, pc}

08010494 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8010494:	b580      	push	{r7, lr}
 8010496:	b084      	sub	sp, #16
 8010498:	af00      	add	r7, sp, #0
 801049a:	6078      	str	r0, [r7, #4]
 801049c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80104a4:	6839      	ldr	r1, [r7, #0]
 80104a6:	4618      	mov	r0, r3
 80104a8:	f000 ff3b 	bl	8011322 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	2201      	movs	r2, #1
 80104b0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80104ba:	461a      	mov	r2, r3
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80104c8:	f003 031f 	and.w	r3, r3, #31
 80104cc:	2b02      	cmp	r3, #2
 80104ce:	d01a      	beq.n	8010506 <USBD_LL_SetupStage+0x72>
 80104d0:	2b02      	cmp	r3, #2
 80104d2:	d822      	bhi.n	801051a <USBD_LL_SetupStage+0x86>
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d002      	beq.n	80104de <USBD_LL_SetupStage+0x4a>
 80104d8:	2b01      	cmp	r3, #1
 80104da:	d00a      	beq.n	80104f2 <USBD_LL_SetupStage+0x5e>
 80104dc:	e01d      	b.n	801051a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80104e4:	4619      	mov	r1, r3
 80104e6:	6878      	ldr	r0, [r7, #4]
 80104e8:	f000 fa18 	bl	801091c <USBD_StdDevReq>
 80104ec:	4603      	mov	r3, r0
 80104ee:	73fb      	strb	r3, [r7, #15]
      break;
 80104f0:	e020      	b.n	8010534 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80104f8:	4619      	mov	r1, r3
 80104fa:	6878      	ldr	r0, [r7, #4]
 80104fc:	f000 fa7c 	bl	80109f8 <USBD_StdItfReq>
 8010500:	4603      	mov	r3, r0
 8010502:	73fb      	strb	r3, [r7, #15]
      break;
 8010504:	e016      	b.n	8010534 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801050c:	4619      	mov	r1, r3
 801050e:	6878      	ldr	r0, [r7, #4]
 8010510:	f000 faba 	bl	8010a88 <USBD_StdEPReq>
 8010514:	4603      	mov	r3, r0
 8010516:	73fb      	strb	r3, [r7, #15]
      break;
 8010518:	e00c      	b.n	8010534 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8010520:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8010524:	b2db      	uxtb	r3, r3
 8010526:	4619      	mov	r1, r3
 8010528:	6878      	ldr	r0, [r7, #4]
 801052a:	f001 fcbd 	bl	8011ea8 <USBD_LL_StallEP>
 801052e:	4603      	mov	r3, r0
 8010530:	73fb      	strb	r3, [r7, #15]
      break;
 8010532:	bf00      	nop
  }

  return ret;
 8010534:	7bfb      	ldrb	r3, [r7, #15]
}
 8010536:	4618      	mov	r0, r3
 8010538:	3710      	adds	r7, #16
 801053a:	46bd      	mov	sp, r7
 801053c:	bd80      	pop	{r7, pc}

0801053e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801053e:	b580      	push	{r7, lr}
 8010540:	b086      	sub	sp, #24
 8010542:	af00      	add	r7, sp, #0
 8010544:	60f8      	str	r0, [r7, #12]
 8010546:	460b      	mov	r3, r1
 8010548:	607a      	str	r2, [r7, #4]
 801054a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 801054c:	7afb      	ldrb	r3, [r7, #11]
 801054e:	2b00      	cmp	r3, #0
 8010550:	d137      	bne.n	80105c2 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8010558:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801055a:	68fb      	ldr	r3, [r7, #12]
 801055c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8010560:	2b03      	cmp	r3, #3
 8010562:	d14a      	bne.n	80105fa <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8010564:	693b      	ldr	r3, [r7, #16]
 8010566:	689a      	ldr	r2, [r3, #8]
 8010568:	693b      	ldr	r3, [r7, #16]
 801056a:	68db      	ldr	r3, [r3, #12]
 801056c:	429a      	cmp	r2, r3
 801056e:	d913      	bls.n	8010598 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010570:	693b      	ldr	r3, [r7, #16]
 8010572:	689a      	ldr	r2, [r3, #8]
 8010574:	693b      	ldr	r3, [r7, #16]
 8010576:	68db      	ldr	r3, [r3, #12]
 8010578:	1ad2      	subs	r2, r2, r3
 801057a:	693b      	ldr	r3, [r7, #16]
 801057c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801057e:	693b      	ldr	r3, [r7, #16]
 8010580:	68da      	ldr	r2, [r3, #12]
 8010582:	693b      	ldr	r3, [r7, #16]
 8010584:	689b      	ldr	r3, [r3, #8]
 8010586:	4293      	cmp	r3, r2
 8010588:	bf28      	it	cs
 801058a:	4613      	movcs	r3, r2
 801058c:	461a      	mov	r2, r3
 801058e:	6879      	ldr	r1, [r7, #4]
 8010590:	68f8      	ldr	r0, [r7, #12]
 8010592:	f000 ffba 	bl	801150a <USBD_CtlContinueRx>
 8010596:	e030      	b.n	80105fa <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8010598:	68fb      	ldr	r3, [r7, #12]
 801059a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801059e:	691b      	ldr	r3, [r3, #16]
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d00a      	beq.n	80105ba <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80105a4:	68fb      	ldr	r3, [r7, #12]
 80105a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80105aa:	2b03      	cmp	r3, #3
 80105ac:	d105      	bne.n	80105ba <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80105ae:	68fb      	ldr	r3, [r7, #12]
 80105b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80105b4:	691b      	ldr	r3, [r3, #16]
 80105b6:	68f8      	ldr	r0, [r7, #12]
 80105b8:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 80105ba:	68f8      	ldr	r0, [r7, #12]
 80105bc:	f000 ffb6 	bl	801152c <USBD_CtlSendStatus>
 80105c0:	e01b      	b.n	80105fa <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80105c2:	68fb      	ldr	r3, [r7, #12]
 80105c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80105c8:	699b      	ldr	r3, [r3, #24]
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d013      	beq.n	80105f6 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80105ce:	68fb      	ldr	r3, [r7, #12]
 80105d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80105d4:	2b03      	cmp	r3, #3
 80105d6:	d10e      	bne.n	80105f6 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80105d8:	68fb      	ldr	r3, [r7, #12]
 80105da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80105de:	699b      	ldr	r3, [r3, #24]
 80105e0:	7afa      	ldrb	r2, [r7, #11]
 80105e2:	4611      	mov	r1, r2
 80105e4:	68f8      	ldr	r0, [r7, #12]
 80105e6:	4798      	blx	r3
 80105e8:	4603      	mov	r3, r0
 80105ea:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80105ec:	7dfb      	ldrb	r3, [r7, #23]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d003      	beq.n	80105fa <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 80105f2:	7dfb      	ldrb	r3, [r7, #23]
 80105f4:	e002      	b.n	80105fc <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80105f6:	2303      	movs	r3, #3
 80105f8:	e000      	b.n	80105fc <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 80105fa:	2300      	movs	r3, #0
}
 80105fc:	4618      	mov	r0, r3
 80105fe:	3718      	adds	r7, #24
 8010600:	46bd      	mov	sp, r7
 8010602:	bd80      	pop	{r7, pc}

08010604 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8010604:	b580      	push	{r7, lr}
 8010606:	b086      	sub	sp, #24
 8010608:	af00      	add	r7, sp, #0
 801060a:	60f8      	str	r0, [r7, #12]
 801060c:	460b      	mov	r3, r1
 801060e:	607a      	str	r2, [r7, #4]
 8010610:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8010612:	7afb      	ldrb	r3, [r7, #11]
 8010614:	2b00      	cmp	r3, #0
 8010616:	d16a      	bne.n	80106ee <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	3314      	adds	r3, #20
 801061c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8010624:	2b02      	cmp	r3, #2
 8010626:	d155      	bne.n	80106d4 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8010628:	693b      	ldr	r3, [r7, #16]
 801062a:	689a      	ldr	r2, [r3, #8]
 801062c:	693b      	ldr	r3, [r7, #16]
 801062e:	68db      	ldr	r3, [r3, #12]
 8010630:	429a      	cmp	r2, r3
 8010632:	d914      	bls.n	801065e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010634:	693b      	ldr	r3, [r7, #16]
 8010636:	689a      	ldr	r2, [r3, #8]
 8010638:	693b      	ldr	r3, [r7, #16]
 801063a:	68db      	ldr	r3, [r3, #12]
 801063c:	1ad2      	subs	r2, r2, r3
 801063e:	693b      	ldr	r3, [r7, #16]
 8010640:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010642:	693b      	ldr	r3, [r7, #16]
 8010644:	689b      	ldr	r3, [r3, #8]
 8010646:	461a      	mov	r2, r3
 8010648:	6879      	ldr	r1, [r7, #4]
 801064a:	68f8      	ldr	r0, [r7, #12]
 801064c:	f000 ff2f 	bl	80114ae <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010650:	2300      	movs	r3, #0
 8010652:	2200      	movs	r2, #0
 8010654:	2100      	movs	r1, #0
 8010656:	68f8      	ldr	r0, [r7, #12]
 8010658:	f001 fcd0 	bl	8011ffc <USBD_LL_PrepareReceive>
 801065c:	e03a      	b.n	80106d4 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801065e:	693b      	ldr	r3, [r7, #16]
 8010660:	68da      	ldr	r2, [r3, #12]
 8010662:	693b      	ldr	r3, [r7, #16]
 8010664:	689b      	ldr	r3, [r3, #8]
 8010666:	429a      	cmp	r2, r3
 8010668:	d11c      	bne.n	80106a4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801066a:	693b      	ldr	r3, [r7, #16]
 801066c:	685a      	ldr	r2, [r3, #4]
 801066e:	693b      	ldr	r3, [r7, #16]
 8010670:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8010672:	429a      	cmp	r2, r3
 8010674:	d316      	bcc.n	80106a4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8010676:	693b      	ldr	r3, [r7, #16]
 8010678:	685a      	ldr	r2, [r3, #4]
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010680:	429a      	cmp	r2, r3
 8010682:	d20f      	bcs.n	80106a4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8010684:	2200      	movs	r2, #0
 8010686:	2100      	movs	r1, #0
 8010688:	68f8      	ldr	r0, [r7, #12]
 801068a:	f000 ff10 	bl	80114ae <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	2200      	movs	r2, #0
 8010692:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010696:	2300      	movs	r3, #0
 8010698:	2200      	movs	r2, #0
 801069a:	2100      	movs	r1, #0
 801069c:	68f8      	ldr	r0, [r7, #12]
 801069e:	f001 fcad 	bl	8011ffc <USBD_LL_PrepareReceive>
 80106a2:	e017      	b.n	80106d4 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80106aa:	68db      	ldr	r3, [r3, #12]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d00a      	beq.n	80106c6 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80106b0:	68fb      	ldr	r3, [r7, #12]
 80106b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80106b6:	2b03      	cmp	r3, #3
 80106b8:	d105      	bne.n	80106c6 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80106c0:	68db      	ldr	r3, [r3, #12]
 80106c2:	68f8      	ldr	r0, [r7, #12]
 80106c4:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80106c6:	2180      	movs	r1, #128	; 0x80
 80106c8:	68f8      	ldr	r0, [r7, #12]
 80106ca:	f001 fbed 	bl	8011ea8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80106ce:	68f8      	ldr	r0, [r7, #12]
 80106d0:	f000 ff3f 	bl	8011552 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80106d4:	68fb      	ldr	r3, [r7, #12]
 80106d6:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80106da:	2b01      	cmp	r3, #1
 80106dc:	d123      	bne.n	8010726 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80106de:	68f8      	ldr	r0, [r7, #12]
 80106e0:	f7ff fe99 	bl	8010416 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80106e4:	68fb      	ldr	r3, [r7, #12]
 80106e6:	2200      	movs	r2, #0
 80106e8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80106ec:	e01b      	b.n	8010726 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80106ee:	68fb      	ldr	r3, [r7, #12]
 80106f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80106f4:	695b      	ldr	r3, [r3, #20]
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d013      	beq.n	8010722 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8010700:	2b03      	cmp	r3, #3
 8010702:	d10e      	bne.n	8010722 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801070a:	695b      	ldr	r3, [r3, #20]
 801070c:	7afa      	ldrb	r2, [r7, #11]
 801070e:	4611      	mov	r1, r2
 8010710:	68f8      	ldr	r0, [r7, #12]
 8010712:	4798      	blx	r3
 8010714:	4603      	mov	r3, r0
 8010716:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8010718:	7dfb      	ldrb	r3, [r7, #23]
 801071a:	2b00      	cmp	r3, #0
 801071c:	d003      	beq.n	8010726 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 801071e:	7dfb      	ldrb	r3, [r7, #23]
 8010720:	e002      	b.n	8010728 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8010722:	2303      	movs	r3, #3
 8010724:	e000      	b.n	8010728 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 8010726:	2300      	movs	r3, #0
}
 8010728:	4618      	mov	r0, r3
 801072a:	3718      	adds	r7, #24
 801072c:	46bd      	mov	sp, r7
 801072e:	bd80      	pop	{r7, pc}

08010730 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8010730:	b580      	push	{r7, lr}
 8010732:	b082      	sub	sp, #8
 8010734:	af00      	add	r7, sp, #0
 8010736:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	2201      	movs	r2, #1
 801073c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	2200      	movs	r2, #0
 8010744:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	2200      	movs	r2, #0
 801074c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	2200      	movs	r2, #0
 8010752:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801075c:	2b00      	cmp	r3, #0
 801075e:	d009      	beq.n	8010774 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010766:	685b      	ldr	r3, [r3, #4]
 8010768:	687a      	ldr	r2, [r7, #4]
 801076a:	6852      	ldr	r2, [r2, #4]
 801076c:	b2d2      	uxtb	r2, r2
 801076e:	4611      	mov	r1, r2
 8010770:	6878      	ldr	r0, [r7, #4]
 8010772:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010774:	2340      	movs	r3, #64	; 0x40
 8010776:	2200      	movs	r2, #0
 8010778:	2100      	movs	r1, #0
 801077a:	6878      	ldr	r0, [r7, #4]
 801077c:	f001 fb4f 	bl	8011e1e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	2201      	movs	r2, #1
 8010784:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	2240      	movs	r2, #64	; 0x40
 801078c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010790:	2340      	movs	r3, #64	; 0x40
 8010792:	2200      	movs	r2, #0
 8010794:	2180      	movs	r1, #128	; 0x80
 8010796:	6878      	ldr	r0, [r7, #4]
 8010798:	f001 fb41 	bl	8011e1e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	2201      	movs	r2, #1
 80107a0:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	2240      	movs	r2, #64	; 0x40
 80107a6:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80107a8:	2300      	movs	r3, #0
}
 80107aa:	4618      	mov	r0, r3
 80107ac:	3708      	adds	r7, #8
 80107ae:	46bd      	mov	sp, r7
 80107b0:	bd80      	pop	{r7, pc}

080107b2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80107b2:	b480      	push	{r7}
 80107b4:	b083      	sub	sp, #12
 80107b6:	af00      	add	r7, sp, #0
 80107b8:	6078      	str	r0, [r7, #4]
 80107ba:	460b      	mov	r3, r1
 80107bc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	78fa      	ldrb	r2, [r7, #3]
 80107c2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80107c4:	2300      	movs	r3, #0
}
 80107c6:	4618      	mov	r0, r3
 80107c8:	370c      	adds	r7, #12
 80107ca:	46bd      	mov	sp, r7
 80107cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107d0:	4770      	bx	lr

080107d2 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80107d2:	b480      	push	{r7}
 80107d4:	b083      	sub	sp, #12
 80107d6:	af00      	add	r7, sp, #0
 80107d8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	2204      	movs	r2, #4
 80107ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80107ee:	2300      	movs	r3, #0
}
 80107f0:	4618      	mov	r0, r3
 80107f2:	370c      	adds	r7, #12
 80107f4:	46bd      	mov	sp, r7
 80107f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107fa:	4770      	bx	lr

080107fc <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80107fc:	b480      	push	{r7}
 80107fe:	b083      	sub	sp, #12
 8010800:	af00      	add	r7, sp, #0
 8010802:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801080a:	2b04      	cmp	r3, #4
 801080c:	d105      	bne.n	801081a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 801081a:	2300      	movs	r3, #0
}
 801081c:	4618      	mov	r0, r3
 801081e:	370c      	adds	r7, #12
 8010820:	46bd      	mov	sp, r7
 8010822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010826:	4770      	bx	lr

08010828 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b082      	sub	sp, #8
 801082c:	af00      	add	r7, sp, #0
 801082e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010836:	2b03      	cmp	r3, #3
 8010838:	d10b      	bne.n	8010852 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010840:	69db      	ldr	r3, [r3, #28]
 8010842:	2b00      	cmp	r3, #0
 8010844:	d005      	beq.n	8010852 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801084c:	69db      	ldr	r3, [r3, #28]
 801084e:	6878      	ldr	r0, [r7, #4]
 8010850:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010852:	2300      	movs	r3, #0
}
 8010854:	4618      	mov	r0, r3
 8010856:	3708      	adds	r7, #8
 8010858:	46bd      	mov	sp, r7
 801085a:	bd80      	pop	{r7, pc}

0801085c <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801085c:	b480      	push	{r7}
 801085e:	b083      	sub	sp, #12
 8010860:	af00      	add	r7, sp, #0
 8010862:	6078      	str	r0, [r7, #4]
 8010864:	460b      	mov	r3, r1
 8010866:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8010868:	2300      	movs	r3, #0
}
 801086a:	4618      	mov	r0, r3
 801086c:	370c      	adds	r7, #12
 801086e:	46bd      	mov	sp, r7
 8010870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010874:	4770      	bx	lr

08010876 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8010876:	b480      	push	{r7}
 8010878:	b083      	sub	sp, #12
 801087a:	af00      	add	r7, sp, #0
 801087c:	6078      	str	r0, [r7, #4]
 801087e:	460b      	mov	r3, r1
 8010880:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8010882:	2300      	movs	r3, #0
}
 8010884:	4618      	mov	r0, r3
 8010886:	370c      	adds	r7, #12
 8010888:	46bd      	mov	sp, r7
 801088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801088e:	4770      	bx	lr

08010890 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8010890:	b480      	push	{r7}
 8010892:	b083      	sub	sp, #12
 8010894:	af00      	add	r7, sp, #0
 8010896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8010898:	2300      	movs	r3, #0
}
 801089a:	4618      	mov	r0, r3
 801089c:	370c      	adds	r7, #12
 801089e:	46bd      	mov	sp, r7
 80108a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108a4:	4770      	bx	lr

080108a6 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80108a6:	b580      	push	{r7, lr}
 80108a8:	b082      	sub	sp, #8
 80108aa:	af00      	add	r7, sp, #0
 80108ac:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	2201      	movs	r2, #1
 80108b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d009      	beq.n	80108d4 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80108c6:	685b      	ldr	r3, [r3, #4]
 80108c8:	687a      	ldr	r2, [r7, #4]
 80108ca:	6852      	ldr	r2, [r2, #4]
 80108cc:	b2d2      	uxtb	r2, r2
 80108ce:	4611      	mov	r1, r2
 80108d0:	6878      	ldr	r0, [r7, #4]
 80108d2:	4798      	blx	r3
  }

  return USBD_OK;
 80108d4:	2300      	movs	r3, #0
}
 80108d6:	4618      	mov	r0, r3
 80108d8:	3708      	adds	r7, #8
 80108da:	46bd      	mov	sp, r7
 80108dc:	bd80      	pop	{r7, pc}

080108de <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80108de:	b480      	push	{r7}
 80108e0:	b087      	sub	sp, #28
 80108e2:	af00      	add	r7, sp, #0
 80108e4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80108ea:	697b      	ldr	r3, [r7, #20]
 80108ec:	781b      	ldrb	r3, [r3, #0]
 80108ee:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80108f0:	697b      	ldr	r3, [r7, #20]
 80108f2:	3301      	adds	r3, #1
 80108f4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80108f6:	697b      	ldr	r3, [r7, #20]
 80108f8:	781b      	ldrb	r3, [r3, #0]
 80108fa:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80108fc:	8a3b      	ldrh	r3, [r7, #16]
 80108fe:	021b      	lsls	r3, r3, #8
 8010900:	b21a      	sxth	r2, r3
 8010902:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010906:	4313      	orrs	r3, r2
 8010908:	b21b      	sxth	r3, r3
 801090a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801090c:	89fb      	ldrh	r3, [r7, #14]
}
 801090e:	4618      	mov	r0, r3
 8010910:	371c      	adds	r7, #28
 8010912:	46bd      	mov	sp, r7
 8010914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010918:	4770      	bx	lr
	...

0801091c <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801091c:	b580      	push	{r7, lr}
 801091e:	b084      	sub	sp, #16
 8010920:	af00      	add	r7, sp, #0
 8010922:	6078      	str	r0, [r7, #4]
 8010924:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010926:	2300      	movs	r3, #0
 8010928:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801092a:	683b      	ldr	r3, [r7, #0]
 801092c:	781b      	ldrb	r3, [r3, #0]
 801092e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010932:	2b40      	cmp	r3, #64	; 0x40
 8010934:	d005      	beq.n	8010942 <USBD_StdDevReq+0x26>
 8010936:	2b40      	cmp	r3, #64	; 0x40
 8010938:	d853      	bhi.n	80109e2 <USBD_StdDevReq+0xc6>
 801093a:	2b00      	cmp	r3, #0
 801093c:	d00b      	beq.n	8010956 <USBD_StdDevReq+0x3a>
 801093e:	2b20      	cmp	r3, #32
 8010940:	d14f      	bne.n	80109e2 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010948:	689b      	ldr	r3, [r3, #8]
 801094a:	6839      	ldr	r1, [r7, #0]
 801094c:	6878      	ldr	r0, [r7, #4]
 801094e:	4798      	blx	r3
 8010950:	4603      	mov	r3, r0
 8010952:	73fb      	strb	r3, [r7, #15]
    break;
 8010954:	e04a      	b.n	80109ec <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8010956:	683b      	ldr	r3, [r7, #0]
 8010958:	785b      	ldrb	r3, [r3, #1]
 801095a:	2b09      	cmp	r3, #9
 801095c:	d83b      	bhi.n	80109d6 <USBD_StdDevReq+0xba>
 801095e:	a201      	add	r2, pc, #4	; (adr r2, 8010964 <USBD_StdDevReq+0x48>)
 8010960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010964:	080109b9 	.word	0x080109b9
 8010968:	080109cd 	.word	0x080109cd
 801096c:	080109d7 	.word	0x080109d7
 8010970:	080109c3 	.word	0x080109c3
 8010974:	080109d7 	.word	0x080109d7
 8010978:	08010997 	.word	0x08010997
 801097c:	0801098d 	.word	0x0801098d
 8010980:	080109d7 	.word	0x080109d7
 8010984:	080109af 	.word	0x080109af
 8010988:	080109a1 	.word	0x080109a1
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 801098c:	6839      	ldr	r1, [r7, #0]
 801098e:	6878      	ldr	r0, [r7, #4]
 8010990:	f000 f9d8 	bl	8010d44 <USBD_GetDescriptor>
      break;
 8010994:	e024      	b.n	80109e0 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8010996:	6839      	ldr	r1, [r7, #0]
 8010998:	6878      	ldr	r0, [r7, #4]
 801099a:	f000 fb3d 	bl	8011018 <USBD_SetAddress>
      break;
 801099e:	e01f      	b.n	80109e0 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 80109a0:	6839      	ldr	r1, [r7, #0]
 80109a2:	6878      	ldr	r0, [r7, #4]
 80109a4:	f000 fb7c 	bl	80110a0 <USBD_SetConfig>
 80109a8:	4603      	mov	r3, r0
 80109aa:	73fb      	strb	r3, [r7, #15]
      break;
 80109ac:	e018      	b.n	80109e0 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 80109ae:	6839      	ldr	r1, [r7, #0]
 80109b0:	6878      	ldr	r0, [r7, #4]
 80109b2:	f000 fc19 	bl	80111e8 <USBD_GetConfig>
      break;
 80109b6:	e013      	b.n	80109e0 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 80109b8:	6839      	ldr	r1, [r7, #0]
 80109ba:	6878      	ldr	r0, [r7, #4]
 80109bc:	f000 fc49 	bl	8011252 <USBD_GetStatus>
      break;
 80109c0:	e00e      	b.n	80109e0 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 80109c2:	6839      	ldr	r1, [r7, #0]
 80109c4:	6878      	ldr	r0, [r7, #4]
 80109c6:	f000 fc77 	bl	80112b8 <USBD_SetFeature>
      break;
 80109ca:	e009      	b.n	80109e0 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 80109cc:	6839      	ldr	r1, [r7, #0]
 80109ce:	6878      	ldr	r0, [r7, #4]
 80109d0:	f000 fc86 	bl	80112e0 <USBD_ClrFeature>
      break;
 80109d4:	e004      	b.n	80109e0 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 80109d6:	6839      	ldr	r1, [r7, #0]
 80109d8:	6878      	ldr	r0, [r7, #4]
 80109da:	f000 fcdc 	bl	8011396 <USBD_CtlError>
      break;
 80109de:	bf00      	nop
    }
    break;
 80109e0:	e004      	b.n	80109ec <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 80109e2:	6839      	ldr	r1, [r7, #0]
 80109e4:	6878      	ldr	r0, [r7, #4]
 80109e6:	f000 fcd6 	bl	8011396 <USBD_CtlError>
    break;
 80109ea:	bf00      	nop
  }

  return ret;
 80109ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80109ee:	4618      	mov	r0, r3
 80109f0:	3710      	adds	r7, #16
 80109f2:	46bd      	mov	sp, r7
 80109f4:	bd80      	pop	{r7, pc}
 80109f6:	bf00      	nop

080109f8 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80109f8:	b580      	push	{r7, lr}
 80109fa:	b084      	sub	sp, #16
 80109fc:	af00      	add	r7, sp, #0
 80109fe:	6078      	str	r0, [r7, #4]
 8010a00:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010a02:	2300      	movs	r3, #0
 8010a04:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010a06:	683b      	ldr	r3, [r7, #0]
 8010a08:	781b      	ldrb	r3, [r3, #0]
 8010a0a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010a0e:	2b40      	cmp	r3, #64	; 0x40
 8010a10:	d005      	beq.n	8010a1e <USBD_StdItfReq+0x26>
 8010a12:	2b40      	cmp	r3, #64	; 0x40
 8010a14:	d82e      	bhi.n	8010a74 <USBD_StdItfReq+0x7c>
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d001      	beq.n	8010a1e <USBD_StdItfReq+0x26>
 8010a1a:	2b20      	cmp	r3, #32
 8010a1c:	d12a      	bne.n	8010a74 <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010a24:	3b01      	subs	r3, #1
 8010a26:	2b02      	cmp	r3, #2
 8010a28:	d81d      	bhi.n	8010a66 <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010a2a:	683b      	ldr	r3, [r7, #0]
 8010a2c:	889b      	ldrh	r3, [r3, #4]
 8010a2e:	b2db      	uxtb	r3, r3
 8010a30:	2b01      	cmp	r3, #1
 8010a32:	d813      	bhi.n	8010a5c <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010a3a:	689b      	ldr	r3, [r3, #8]
 8010a3c:	6839      	ldr	r1, [r7, #0]
 8010a3e:	6878      	ldr	r0, [r7, #4]
 8010a40:	4798      	blx	r3
 8010a42:	4603      	mov	r3, r0
 8010a44:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8010a46:	683b      	ldr	r3, [r7, #0]
 8010a48:	88db      	ldrh	r3, [r3, #6]
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d110      	bne.n	8010a70 <USBD_StdItfReq+0x78>
 8010a4e:	7bfb      	ldrb	r3, [r7, #15]
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d10d      	bne.n	8010a70 <USBD_StdItfReq+0x78>
        {
          (void)USBD_CtlSendStatus(pdev);
 8010a54:	6878      	ldr	r0, [r7, #4]
 8010a56:	f000 fd69 	bl	801152c <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8010a5a:	e009      	b.n	8010a70 <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 8010a5c:	6839      	ldr	r1, [r7, #0]
 8010a5e:	6878      	ldr	r0, [r7, #4]
 8010a60:	f000 fc99 	bl	8011396 <USBD_CtlError>
      break;
 8010a64:	e004      	b.n	8010a70 <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 8010a66:	6839      	ldr	r1, [r7, #0]
 8010a68:	6878      	ldr	r0, [r7, #4]
 8010a6a:	f000 fc94 	bl	8011396 <USBD_CtlError>
      break;
 8010a6e:	e000      	b.n	8010a72 <USBD_StdItfReq+0x7a>
      break;
 8010a70:	bf00      	nop
    }
    break;
 8010a72:	e004      	b.n	8010a7e <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 8010a74:	6839      	ldr	r1, [r7, #0]
 8010a76:	6878      	ldr	r0, [r7, #4]
 8010a78:	f000 fc8d 	bl	8011396 <USBD_CtlError>
    break;
 8010a7c:	bf00      	nop
  }

  return ret;
 8010a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a80:	4618      	mov	r0, r3
 8010a82:	3710      	adds	r7, #16
 8010a84:	46bd      	mov	sp, r7
 8010a86:	bd80      	pop	{r7, pc}

08010a88 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010a88:	b580      	push	{r7, lr}
 8010a8a:	b084      	sub	sp, #16
 8010a8c:	af00      	add	r7, sp, #0
 8010a8e:	6078      	str	r0, [r7, #4]
 8010a90:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8010a92:	2300      	movs	r3, #0
 8010a94:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8010a96:	683b      	ldr	r3, [r7, #0]
 8010a98:	889b      	ldrh	r3, [r3, #4]
 8010a9a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010a9c:	683b      	ldr	r3, [r7, #0]
 8010a9e:	781b      	ldrb	r3, [r3, #0]
 8010aa0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010aa4:	2b40      	cmp	r3, #64	; 0x40
 8010aa6:	d007      	beq.n	8010ab8 <USBD_StdEPReq+0x30>
 8010aa8:	2b40      	cmp	r3, #64	; 0x40
 8010aaa:	f200 8140 	bhi.w	8010d2e <USBD_StdEPReq+0x2a6>
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d00c      	beq.n	8010acc <USBD_StdEPReq+0x44>
 8010ab2:	2b20      	cmp	r3, #32
 8010ab4:	f040 813b 	bne.w	8010d2e <USBD_StdEPReq+0x2a6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010abe:	689b      	ldr	r3, [r3, #8]
 8010ac0:	6839      	ldr	r1, [r7, #0]
 8010ac2:	6878      	ldr	r0, [r7, #4]
 8010ac4:	4798      	blx	r3
 8010ac6:	4603      	mov	r3, r0
 8010ac8:	73fb      	strb	r3, [r7, #15]
    break;
 8010aca:	e135      	b.n	8010d38 <USBD_StdEPReq+0x2b0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8010acc:	683b      	ldr	r3, [r7, #0]
 8010ace:	785b      	ldrb	r3, [r3, #1]
 8010ad0:	2b03      	cmp	r3, #3
 8010ad2:	d007      	beq.n	8010ae4 <USBD_StdEPReq+0x5c>
 8010ad4:	2b03      	cmp	r3, #3
 8010ad6:	f300 8124 	bgt.w	8010d22 <USBD_StdEPReq+0x29a>
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d07b      	beq.n	8010bd6 <USBD_StdEPReq+0x14e>
 8010ade:	2b01      	cmp	r3, #1
 8010ae0:	d03b      	beq.n	8010b5a <USBD_StdEPReq+0xd2>
 8010ae2:	e11e      	b.n	8010d22 <USBD_StdEPReq+0x29a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010aea:	2b02      	cmp	r3, #2
 8010aec:	d002      	beq.n	8010af4 <USBD_StdEPReq+0x6c>
 8010aee:	2b03      	cmp	r3, #3
 8010af0:	d016      	beq.n	8010b20 <USBD_StdEPReq+0x98>
 8010af2:	e02c      	b.n	8010b4e <USBD_StdEPReq+0xc6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010af4:	7bbb      	ldrb	r3, [r7, #14]
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d00d      	beq.n	8010b16 <USBD_StdEPReq+0x8e>
 8010afa:	7bbb      	ldrb	r3, [r7, #14]
 8010afc:	2b80      	cmp	r3, #128	; 0x80
 8010afe:	d00a      	beq.n	8010b16 <USBD_StdEPReq+0x8e>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8010b00:	7bbb      	ldrb	r3, [r7, #14]
 8010b02:	4619      	mov	r1, r3
 8010b04:	6878      	ldr	r0, [r7, #4]
 8010b06:	f001 f9cf 	bl	8011ea8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010b0a:	2180      	movs	r1, #128	; 0x80
 8010b0c:	6878      	ldr	r0, [r7, #4]
 8010b0e:	f001 f9cb 	bl	8011ea8 <USBD_LL_StallEP>
 8010b12:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8010b14:	e020      	b.n	8010b58 <USBD_StdEPReq+0xd0>
          USBD_CtlError(pdev, req);
 8010b16:	6839      	ldr	r1, [r7, #0]
 8010b18:	6878      	ldr	r0, [r7, #4]
 8010b1a:	f000 fc3c 	bl	8011396 <USBD_CtlError>
        break;
 8010b1e:	e01b      	b.n	8010b58 <USBD_StdEPReq+0xd0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8010b20:	683b      	ldr	r3, [r7, #0]
 8010b22:	885b      	ldrh	r3, [r3, #2]
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d10e      	bne.n	8010b46 <USBD_StdEPReq+0xbe>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010b28:	7bbb      	ldrb	r3, [r7, #14]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d00b      	beq.n	8010b46 <USBD_StdEPReq+0xbe>
 8010b2e:	7bbb      	ldrb	r3, [r7, #14]
 8010b30:	2b80      	cmp	r3, #128	; 0x80
 8010b32:	d008      	beq.n	8010b46 <USBD_StdEPReq+0xbe>
 8010b34:	683b      	ldr	r3, [r7, #0]
 8010b36:	88db      	ldrh	r3, [r3, #6]
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d104      	bne.n	8010b46 <USBD_StdEPReq+0xbe>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8010b3c:	7bbb      	ldrb	r3, [r7, #14]
 8010b3e:	4619      	mov	r1, r3
 8010b40:	6878      	ldr	r0, [r7, #4]
 8010b42:	f001 f9b1 	bl	8011ea8 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8010b46:	6878      	ldr	r0, [r7, #4]
 8010b48:	f000 fcf0 	bl	801152c <USBD_CtlSendStatus>

        break;
 8010b4c:	e004      	b.n	8010b58 <USBD_StdEPReq+0xd0>

      default:
        USBD_CtlError(pdev, req);
 8010b4e:	6839      	ldr	r1, [r7, #0]
 8010b50:	6878      	ldr	r0, [r7, #4]
 8010b52:	f000 fc20 	bl	8011396 <USBD_CtlError>
        break;
 8010b56:	bf00      	nop
      }
      break;
 8010b58:	e0e8      	b.n	8010d2c <USBD_StdEPReq+0x2a4>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010b60:	2b02      	cmp	r3, #2
 8010b62:	d002      	beq.n	8010b6a <USBD_StdEPReq+0xe2>
 8010b64:	2b03      	cmp	r3, #3
 8010b66:	d016      	beq.n	8010b96 <USBD_StdEPReq+0x10e>
 8010b68:	e02e      	b.n	8010bc8 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010b6a:	7bbb      	ldrb	r3, [r7, #14]
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d00d      	beq.n	8010b8c <USBD_StdEPReq+0x104>
 8010b70:	7bbb      	ldrb	r3, [r7, #14]
 8010b72:	2b80      	cmp	r3, #128	; 0x80
 8010b74:	d00a      	beq.n	8010b8c <USBD_StdEPReq+0x104>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8010b76:	7bbb      	ldrb	r3, [r7, #14]
 8010b78:	4619      	mov	r1, r3
 8010b7a:	6878      	ldr	r0, [r7, #4]
 8010b7c:	f001 f994 	bl	8011ea8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010b80:	2180      	movs	r1, #128	; 0x80
 8010b82:	6878      	ldr	r0, [r7, #4]
 8010b84:	f001 f990 	bl	8011ea8 <USBD_LL_StallEP>
 8010b88:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8010b8a:	e023      	b.n	8010bd4 <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 8010b8c:	6839      	ldr	r1, [r7, #0]
 8010b8e:	6878      	ldr	r0, [r7, #4]
 8010b90:	f000 fc01 	bl	8011396 <USBD_CtlError>
        break;
 8010b94:	e01e      	b.n	8010bd4 <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8010b96:	683b      	ldr	r3, [r7, #0]
 8010b98:	885b      	ldrh	r3, [r3, #2]
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d119      	bne.n	8010bd2 <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8010b9e:	7bbb      	ldrb	r3, [r7, #14]
 8010ba0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d004      	beq.n	8010bb2 <USBD_StdEPReq+0x12a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010ba8:	7bbb      	ldrb	r3, [r7, #14]
 8010baa:	4619      	mov	r1, r3
 8010bac:	6878      	ldr	r0, [r7, #4]
 8010bae:	f001 f99a 	bl	8011ee6 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8010bb2:	6878      	ldr	r0, [r7, #4]
 8010bb4:	f000 fcba 	bl	801152c <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010bbe:	689b      	ldr	r3, [r3, #8]
 8010bc0:	6839      	ldr	r1, [r7, #0]
 8010bc2:	6878      	ldr	r0, [r7, #4]
 8010bc4:	4798      	blx	r3
        }
        break;
 8010bc6:	e004      	b.n	8010bd2 <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 8010bc8:	6839      	ldr	r1, [r7, #0]
 8010bca:	6878      	ldr	r0, [r7, #4]
 8010bcc:	f000 fbe3 	bl	8011396 <USBD_CtlError>
        break;
 8010bd0:	e000      	b.n	8010bd4 <USBD_StdEPReq+0x14c>
        break;
 8010bd2:	bf00      	nop
      }
      break;
 8010bd4:	e0aa      	b.n	8010d2c <USBD_StdEPReq+0x2a4>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010bdc:	2b02      	cmp	r3, #2
 8010bde:	d002      	beq.n	8010be6 <USBD_StdEPReq+0x15e>
 8010be0:	2b03      	cmp	r3, #3
 8010be2:	d032      	beq.n	8010c4a <USBD_StdEPReq+0x1c2>
 8010be4:	e097      	b.n	8010d16 <USBD_StdEPReq+0x28e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010be6:	7bbb      	ldrb	r3, [r7, #14]
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d007      	beq.n	8010bfc <USBD_StdEPReq+0x174>
 8010bec:	7bbb      	ldrb	r3, [r7, #14]
 8010bee:	2b80      	cmp	r3, #128	; 0x80
 8010bf0:	d004      	beq.n	8010bfc <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 8010bf2:	6839      	ldr	r1, [r7, #0]
 8010bf4:	6878      	ldr	r0, [r7, #4]
 8010bf6:	f000 fbce 	bl	8011396 <USBD_CtlError>
          break;
 8010bfa:	e091      	b.n	8010d20 <USBD_StdEPReq+0x298>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010bfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	da0b      	bge.n	8010c1c <USBD_StdEPReq+0x194>
 8010c04:	7bbb      	ldrb	r3, [r7, #14]
 8010c06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010c0a:	4613      	mov	r3, r2
 8010c0c:	009b      	lsls	r3, r3, #2
 8010c0e:	4413      	add	r3, r2
 8010c10:	009b      	lsls	r3, r3, #2
 8010c12:	3310      	adds	r3, #16
 8010c14:	687a      	ldr	r2, [r7, #4]
 8010c16:	4413      	add	r3, r2
 8010c18:	3304      	adds	r3, #4
 8010c1a:	e00b      	b.n	8010c34 <USBD_StdEPReq+0x1ac>
              &pdev->ep_out[ep_addr & 0x7FU];
 8010c1c:	7bbb      	ldrb	r3, [r7, #14]
 8010c1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010c22:	4613      	mov	r3, r2
 8010c24:	009b      	lsls	r3, r3, #2
 8010c26:	4413      	add	r3, r2
 8010c28:	009b      	lsls	r3, r3, #2
 8010c2a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8010c2e:	687a      	ldr	r2, [r7, #4]
 8010c30:	4413      	add	r3, r2
 8010c32:	3304      	adds	r3, #4
 8010c34:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8010c36:	68bb      	ldr	r3, [r7, #8]
 8010c38:	2200      	movs	r2, #0
 8010c3a:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010c3c:	68bb      	ldr	r3, [r7, #8]
 8010c3e:	2202      	movs	r2, #2
 8010c40:	4619      	mov	r1, r3
 8010c42:	6878      	ldr	r0, [r7, #4]
 8010c44:	f000 fc18 	bl	8011478 <USBD_CtlSendData>
        break;
 8010c48:	e06a      	b.n	8010d20 <USBD_StdEPReq+0x298>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8010c4a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	da11      	bge.n	8010c76 <USBD_StdEPReq+0x1ee>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010c52:	7bbb      	ldrb	r3, [r7, #14]
 8010c54:	f003 020f 	and.w	r2, r3, #15
 8010c58:	6879      	ldr	r1, [r7, #4]
 8010c5a:	4613      	mov	r3, r2
 8010c5c:	009b      	lsls	r3, r3, #2
 8010c5e:	4413      	add	r3, r2
 8010c60:	009b      	lsls	r3, r3, #2
 8010c62:	440b      	add	r3, r1
 8010c64:	3324      	adds	r3, #36	; 0x24
 8010c66:	881b      	ldrh	r3, [r3, #0]
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d117      	bne.n	8010c9c <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 8010c6c:	6839      	ldr	r1, [r7, #0]
 8010c6e:	6878      	ldr	r0, [r7, #4]
 8010c70:	f000 fb91 	bl	8011396 <USBD_CtlError>
            break;
 8010c74:	e054      	b.n	8010d20 <USBD_StdEPReq+0x298>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010c76:	7bbb      	ldrb	r3, [r7, #14]
 8010c78:	f003 020f 	and.w	r2, r3, #15
 8010c7c:	6879      	ldr	r1, [r7, #4]
 8010c7e:	4613      	mov	r3, r2
 8010c80:	009b      	lsls	r3, r3, #2
 8010c82:	4413      	add	r3, r2
 8010c84:	009b      	lsls	r3, r3, #2
 8010c86:	440b      	add	r3, r1
 8010c88:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8010c8c:	881b      	ldrh	r3, [r3, #0]
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d104      	bne.n	8010c9c <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 8010c92:	6839      	ldr	r1, [r7, #0]
 8010c94:	6878      	ldr	r0, [r7, #4]
 8010c96:	f000 fb7e 	bl	8011396 <USBD_CtlError>
            break;
 8010c9a:	e041      	b.n	8010d20 <USBD_StdEPReq+0x298>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010c9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	da0b      	bge.n	8010cbc <USBD_StdEPReq+0x234>
 8010ca4:	7bbb      	ldrb	r3, [r7, #14]
 8010ca6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010caa:	4613      	mov	r3, r2
 8010cac:	009b      	lsls	r3, r3, #2
 8010cae:	4413      	add	r3, r2
 8010cb0:	009b      	lsls	r3, r3, #2
 8010cb2:	3310      	adds	r3, #16
 8010cb4:	687a      	ldr	r2, [r7, #4]
 8010cb6:	4413      	add	r3, r2
 8010cb8:	3304      	adds	r3, #4
 8010cba:	e00b      	b.n	8010cd4 <USBD_StdEPReq+0x24c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8010cbc:	7bbb      	ldrb	r3, [r7, #14]
 8010cbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010cc2:	4613      	mov	r3, r2
 8010cc4:	009b      	lsls	r3, r3, #2
 8010cc6:	4413      	add	r3, r2
 8010cc8:	009b      	lsls	r3, r3, #2
 8010cca:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8010cce:	687a      	ldr	r2, [r7, #4]
 8010cd0:	4413      	add	r3, r2
 8010cd2:	3304      	adds	r3, #4
 8010cd4:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010cd6:	7bbb      	ldrb	r3, [r7, #14]
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d002      	beq.n	8010ce2 <USBD_StdEPReq+0x25a>
 8010cdc:	7bbb      	ldrb	r3, [r7, #14]
 8010cde:	2b80      	cmp	r3, #128	; 0x80
 8010ce0:	d103      	bne.n	8010cea <USBD_StdEPReq+0x262>
          {
            pep->status = 0x0000U;
 8010ce2:	68bb      	ldr	r3, [r7, #8]
 8010ce4:	2200      	movs	r2, #0
 8010ce6:	601a      	str	r2, [r3, #0]
 8010ce8:	e00e      	b.n	8010d08 <USBD_StdEPReq+0x280>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010cea:	7bbb      	ldrb	r3, [r7, #14]
 8010cec:	4619      	mov	r1, r3
 8010cee:	6878      	ldr	r0, [r7, #4]
 8010cf0:	f001 f918 	bl	8011f24 <USBD_LL_IsStallEP>
 8010cf4:	4603      	mov	r3, r0
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d003      	beq.n	8010d02 <USBD_StdEPReq+0x27a>
          {
            pep->status = 0x0001U;
 8010cfa:	68bb      	ldr	r3, [r7, #8]
 8010cfc:	2201      	movs	r2, #1
 8010cfe:	601a      	str	r2, [r3, #0]
 8010d00:	e002      	b.n	8010d08 <USBD_StdEPReq+0x280>
          }
          else
          {
            pep->status = 0x0000U;
 8010d02:	68bb      	ldr	r3, [r7, #8]
 8010d04:	2200      	movs	r2, #0
 8010d06:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010d08:	68bb      	ldr	r3, [r7, #8]
 8010d0a:	2202      	movs	r2, #2
 8010d0c:	4619      	mov	r1, r3
 8010d0e:	6878      	ldr	r0, [r7, #4]
 8010d10:	f000 fbb2 	bl	8011478 <USBD_CtlSendData>
          break;
 8010d14:	e004      	b.n	8010d20 <USBD_StdEPReq+0x298>

      default:
        USBD_CtlError(pdev, req);
 8010d16:	6839      	ldr	r1, [r7, #0]
 8010d18:	6878      	ldr	r0, [r7, #4]
 8010d1a:	f000 fb3c 	bl	8011396 <USBD_CtlError>
        break;
 8010d1e:	bf00      	nop
      }
      break;
 8010d20:	e004      	b.n	8010d2c <USBD_StdEPReq+0x2a4>

    default:
      USBD_CtlError(pdev, req);
 8010d22:	6839      	ldr	r1, [r7, #0]
 8010d24:	6878      	ldr	r0, [r7, #4]
 8010d26:	f000 fb36 	bl	8011396 <USBD_CtlError>
      break;
 8010d2a:	bf00      	nop
    }
    break;
 8010d2c:	e004      	b.n	8010d38 <USBD_StdEPReq+0x2b0>

  default:
    USBD_CtlError(pdev, req);
 8010d2e:	6839      	ldr	r1, [r7, #0]
 8010d30:	6878      	ldr	r0, [r7, #4]
 8010d32:	f000 fb30 	bl	8011396 <USBD_CtlError>
    break;
 8010d36:	bf00      	nop
  }

  return ret;
 8010d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d3a:	4618      	mov	r0, r3
 8010d3c:	3710      	adds	r7, #16
 8010d3e:	46bd      	mov	sp, r7
 8010d40:	bd80      	pop	{r7, pc}
	...

08010d44 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010d44:	b580      	push	{r7, lr}
 8010d46:	b084      	sub	sp, #16
 8010d48:	af00      	add	r7, sp, #0
 8010d4a:	6078      	str	r0, [r7, #4]
 8010d4c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010d4e:	2300      	movs	r3, #0
 8010d50:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010d52:	2300      	movs	r3, #0
 8010d54:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8010d56:	2300      	movs	r3, #0
 8010d58:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8010d5a:	683b      	ldr	r3, [r7, #0]
 8010d5c:	885b      	ldrh	r3, [r3, #2]
 8010d5e:	0a1b      	lsrs	r3, r3, #8
 8010d60:	b29b      	uxth	r3, r3
 8010d62:	3b01      	subs	r3, #1
 8010d64:	2b06      	cmp	r3, #6
 8010d66:	f200 8128 	bhi.w	8010fba <USBD_GetDescriptor+0x276>
 8010d6a:	a201      	add	r2, pc, #4	; (adr r2, 8010d70 <USBD_GetDescriptor+0x2c>)
 8010d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d70:	08010d8d 	.word	0x08010d8d
 8010d74:	08010da5 	.word	0x08010da5
 8010d78:	08010de5 	.word	0x08010de5
 8010d7c:	08010fbb 	.word	0x08010fbb
 8010d80:	08010fbb 	.word	0x08010fbb
 8010d84:	08010f5b 	.word	0x08010f5b
 8010d88:	08010f87 	.word	0x08010f87
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	687a      	ldr	r2, [r7, #4]
 8010d96:	7c12      	ldrb	r2, [r2, #16]
 8010d98:	f107 0108 	add.w	r1, r7, #8
 8010d9c:	4610      	mov	r0, r2
 8010d9e:	4798      	blx	r3
 8010da0:	60f8      	str	r0, [r7, #12]
    break;
 8010da2:	e112      	b.n	8010fca <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	7c1b      	ldrb	r3, [r3, #16]
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	d10d      	bne.n	8010dc8 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010db4:	f107 0208 	add.w	r2, r7, #8
 8010db8:	4610      	mov	r0, r2
 8010dba:	4798      	blx	r3
 8010dbc:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010dbe:	68fb      	ldr	r3, [r7, #12]
 8010dc0:	3301      	adds	r3, #1
 8010dc2:	2202      	movs	r2, #2
 8010dc4:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8010dc6:	e100      	b.n	8010fca <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010dd0:	f107 0208 	add.w	r2, r7, #8
 8010dd4:	4610      	mov	r0, r2
 8010dd6:	4798      	blx	r3
 8010dd8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010dda:	68fb      	ldr	r3, [r7, #12]
 8010ddc:	3301      	adds	r3, #1
 8010dde:	2202      	movs	r2, #2
 8010de0:	701a      	strb	r2, [r3, #0]
    break;
 8010de2:	e0f2      	b.n	8010fca <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8010de4:	683b      	ldr	r3, [r7, #0]
 8010de6:	885b      	ldrh	r3, [r3, #2]
 8010de8:	b2db      	uxtb	r3, r3
 8010dea:	2b05      	cmp	r3, #5
 8010dec:	f200 80ac 	bhi.w	8010f48 <USBD_GetDescriptor+0x204>
 8010df0:	a201      	add	r2, pc, #4	; (adr r2, 8010df8 <USBD_GetDescriptor+0xb4>)
 8010df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010df6:	bf00      	nop
 8010df8:	08010e11 	.word	0x08010e11
 8010dfc:	08010e45 	.word	0x08010e45
 8010e00:	08010e79 	.word	0x08010e79
 8010e04:	08010ead 	.word	0x08010ead
 8010e08:	08010ee1 	.word	0x08010ee1
 8010e0c:	08010f15 	.word	0x08010f15
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010e16:	685b      	ldr	r3, [r3, #4]
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d00b      	beq.n	8010e34 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010e22:	685b      	ldr	r3, [r3, #4]
 8010e24:	687a      	ldr	r2, [r7, #4]
 8010e26:	7c12      	ldrb	r2, [r2, #16]
 8010e28:	f107 0108 	add.w	r1, r7, #8
 8010e2c:	4610      	mov	r0, r2
 8010e2e:	4798      	blx	r3
 8010e30:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010e32:	e091      	b.n	8010f58 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010e34:	6839      	ldr	r1, [r7, #0]
 8010e36:	6878      	ldr	r0, [r7, #4]
 8010e38:	f000 faad 	bl	8011396 <USBD_CtlError>
        err++;
 8010e3c:	7afb      	ldrb	r3, [r7, #11]
 8010e3e:	3301      	adds	r3, #1
 8010e40:	72fb      	strb	r3, [r7, #11]
      break;
 8010e42:	e089      	b.n	8010f58 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010e4a:	689b      	ldr	r3, [r3, #8]
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d00b      	beq.n	8010e68 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010e56:	689b      	ldr	r3, [r3, #8]
 8010e58:	687a      	ldr	r2, [r7, #4]
 8010e5a:	7c12      	ldrb	r2, [r2, #16]
 8010e5c:	f107 0108 	add.w	r1, r7, #8
 8010e60:	4610      	mov	r0, r2
 8010e62:	4798      	blx	r3
 8010e64:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010e66:	e077      	b.n	8010f58 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010e68:	6839      	ldr	r1, [r7, #0]
 8010e6a:	6878      	ldr	r0, [r7, #4]
 8010e6c:	f000 fa93 	bl	8011396 <USBD_CtlError>
        err++;
 8010e70:	7afb      	ldrb	r3, [r7, #11]
 8010e72:	3301      	adds	r3, #1
 8010e74:	72fb      	strb	r3, [r7, #11]
      break;
 8010e76:	e06f      	b.n	8010f58 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010e7e:	68db      	ldr	r3, [r3, #12]
 8010e80:	2b00      	cmp	r3, #0
 8010e82:	d00b      	beq.n	8010e9c <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010e8a:	68db      	ldr	r3, [r3, #12]
 8010e8c:	687a      	ldr	r2, [r7, #4]
 8010e8e:	7c12      	ldrb	r2, [r2, #16]
 8010e90:	f107 0108 	add.w	r1, r7, #8
 8010e94:	4610      	mov	r0, r2
 8010e96:	4798      	blx	r3
 8010e98:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010e9a:	e05d      	b.n	8010f58 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010e9c:	6839      	ldr	r1, [r7, #0]
 8010e9e:	6878      	ldr	r0, [r7, #4]
 8010ea0:	f000 fa79 	bl	8011396 <USBD_CtlError>
        err++;
 8010ea4:	7afb      	ldrb	r3, [r7, #11]
 8010ea6:	3301      	adds	r3, #1
 8010ea8:	72fb      	strb	r3, [r7, #11]
      break;
 8010eaa:	e055      	b.n	8010f58 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010eb2:	691b      	ldr	r3, [r3, #16]
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d00b      	beq.n	8010ed0 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010ebe:	691b      	ldr	r3, [r3, #16]
 8010ec0:	687a      	ldr	r2, [r7, #4]
 8010ec2:	7c12      	ldrb	r2, [r2, #16]
 8010ec4:	f107 0108 	add.w	r1, r7, #8
 8010ec8:	4610      	mov	r0, r2
 8010eca:	4798      	blx	r3
 8010ecc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010ece:	e043      	b.n	8010f58 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010ed0:	6839      	ldr	r1, [r7, #0]
 8010ed2:	6878      	ldr	r0, [r7, #4]
 8010ed4:	f000 fa5f 	bl	8011396 <USBD_CtlError>
        err++;
 8010ed8:	7afb      	ldrb	r3, [r7, #11]
 8010eda:	3301      	adds	r3, #1
 8010edc:	72fb      	strb	r3, [r7, #11]
      break;
 8010ede:	e03b      	b.n	8010f58 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010ee6:	695b      	ldr	r3, [r3, #20]
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d00b      	beq.n	8010f04 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010ef2:	695b      	ldr	r3, [r3, #20]
 8010ef4:	687a      	ldr	r2, [r7, #4]
 8010ef6:	7c12      	ldrb	r2, [r2, #16]
 8010ef8:	f107 0108 	add.w	r1, r7, #8
 8010efc:	4610      	mov	r0, r2
 8010efe:	4798      	blx	r3
 8010f00:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010f02:	e029      	b.n	8010f58 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010f04:	6839      	ldr	r1, [r7, #0]
 8010f06:	6878      	ldr	r0, [r7, #4]
 8010f08:	f000 fa45 	bl	8011396 <USBD_CtlError>
        err++;
 8010f0c:	7afb      	ldrb	r3, [r7, #11]
 8010f0e:	3301      	adds	r3, #1
 8010f10:	72fb      	strb	r3, [r7, #11]
      break;
 8010f12:	e021      	b.n	8010f58 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010f1a:	699b      	ldr	r3, [r3, #24]
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d00b      	beq.n	8010f38 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010f26:	699b      	ldr	r3, [r3, #24]
 8010f28:	687a      	ldr	r2, [r7, #4]
 8010f2a:	7c12      	ldrb	r2, [r2, #16]
 8010f2c:	f107 0108 	add.w	r1, r7, #8
 8010f30:	4610      	mov	r0, r2
 8010f32:	4798      	blx	r3
 8010f34:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010f36:	e00f      	b.n	8010f58 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010f38:	6839      	ldr	r1, [r7, #0]
 8010f3a:	6878      	ldr	r0, [r7, #4]
 8010f3c:	f000 fa2b 	bl	8011396 <USBD_CtlError>
        err++;
 8010f40:	7afb      	ldrb	r3, [r7, #11]
 8010f42:	3301      	adds	r3, #1
 8010f44:	72fb      	strb	r3, [r7, #11]
      break;
 8010f46:	e007      	b.n	8010f58 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8010f48:	6839      	ldr	r1, [r7, #0]
 8010f4a:	6878      	ldr	r0, [r7, #4]
 8010f4c:	f000 fa23 	bl	8011396 <USBD_CtlError>
      err++;
 8010f50:	7afb      	ldrb	r3, [r7, #11]
 8010f52:	3301      	adds	r3, #1
 8010f54:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8010f56:	bf00      	nop
    }
    break;
 8010f58:	e037      	b.n	8010fca <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	7c1b      	ldrb	r3, [r3, #16]
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	d109      	bne.n	8010f76 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f6a:	f107 0208 	add.w	r2, r7, #8
 8010f6e:	4610      	mov	r0, r2
 8010f70:	4798      	blx	r3
 8010f72:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8010f74:	e029      	b.n	8010fca <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8010f76:	6839      	ldr	r1, [r7, #0]
 8010f78:	6878      	ldr	r0, [r7, #4]
 8010f7a:	f000 fa0c 	bl	8011396 <USBD_CtlError>
      err++;
 8010f7e:	7afb      	ldrb	r3, [r7, #11]
 8010f80:	3301      	adds	r3, #1
 8010f82:	72fb      	strb	r3, [r7, #11]
    break;
 8010f84:	e021      	b.n	8010fca <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	7c1b      	ldrb	r3, [r3, #16]
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d10d      	bne.n	8010faa <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f96:	f107 0208 	add.w	r2, r7, #8
 8010f9a:	4610      	mov	r0, r2
 8010f9c:	4798      	blx	r3
 8010f9e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	3301      	adds	r3, #1
 8010fa4:	2207      	movs	r2, #7
 8010fa6:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8010fa8:	e00f      	b.n	8010fca <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8010faa:	6839      	ldr	r1, [r7, #0]
 8010fac:	6878      	ldr	r0, [r7, #4]
 8010fae:	f000 f9f2 	bl	8011396 <USBD_CtlError>
      err++;
 8010fb2:	7afb      	ldrb	r3, [r7, #11]
 8010fb4:	3301      	adds	r3, #1
 8010fb6:	72fb      	strb	r3, [r7, #11]
    break;
 8010fb8:	e007      	b.n	8010fca <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 8010fba:	6839      	ldr	r1, [r7, #0]
 8010fbc:	6878      	ldr	r0, [r7, #4]
 8010fbe:	f000 f9ea 	bl	8011396 <USBD_CtlError>
    err++;
 8010fc2:	7afb      	ldrb	r3, [r7, #11]
 8010fc4:	3301      	adds	r3, #1
 8010fc6:	72fb      	strb	r3, [r7, #11]
    break;
 8010fc8:	bf00      	nop
  }

  if (err != 0U)
 8010fca:	7afb      	ldrb	r3, [r7, #11]
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d11e      	bne.n	801100e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8010fd0:	683b      	ldr	r3, [r7, #0]
 8010fd2:	88db      	ldrh	r3, [r3, #6]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d016      	beq.n	8011006 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8010fd8:	893b      	ldrh	r3, [r7, #8]
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d00e      	beq.n	8010ffc <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 8010fde:	683b      	ldr	r3, [r7, #0]
 8010fe0:	88da      	ldrh	r2, [r3, #6]
 8010fe2:	893b      	ldrh	r3, [r7, #8]
 8010fe4:	4293      	cmp	r3, r2
 8010fe6:	bf28      	it	cs
 8010fe8:	4613      	movcs	r3, r2
 8010fea:	b29b      	uxth	r3, r3
 8010fec:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8010fee:	893b      	ldrh	r3, [r7, #8]
 8010ff0:	461a      	mov	r2, r3
 8010ff2:	68f9      	ldr	r1, [r7, #12]
 8010ff4:	6878      	ldr	r0, [r7, #4]
 8010ff6:	f000 fa3f 	bl	8011478 <USBD_CtlSendData>
 8010ffa:	e009      	b.n	8011010 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8010ffc:	6839      	ldr	r1, [r7, #0]
 8010ffe:	6878      	ldr	r0, [r7, #4]
 8011000:	f000 f9c9 	bl	8011396 <USBD_CtlError>
 8011004:	e004      	b.n	8011010 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8011006:	6878      	ldr	r0, [r7, #4]
 8011008:	f000 fa90 	bl	801152c <USBD_CtlSendStatus>
 801100c:	e000      	b.n	8011010 <USBD_GetDescriptor+0x2cc>
    return;
 801100e:	bf00      	nop
    }
  }
}
 8011010:	3710      	adds	r7, #16
 8011012:	46bd      	mov	sp, r7
 8011014:	bd80      	pop	{r7, pc}
 8011016:	bf00      	nop

08011018 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011018:	b580      	push	{r7, lr}
 801101a:	b084      	sub	sp, #16
 801101c:	af00      	add	r7, sp, #0
 801101e:	6078      	str	r0, [r7, #4]
 8011020:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8011022:	683b      	ldr	r3, [r7, #0]
 8011024:	889b      	ldrh	r3, [r3, #4]
 8011026:	2b00      	cmp	r3, #0
 8011028:	d130      	bne.n	801108c <USBD_SetAddress+0x74>
 801102a:	683b      	ldr	r3, [r7, #0]
 801102c:	88db      	ldrh	r3, [r3, #6]
 801102e:	2b00      	cmp	r3, #0
 8011030:	d12c      	bne.n	801108c <USBD_SetAddress+0x74>
 8011032:	683b      	ldr	r3, [r7, #0]
 8011034:	885b      	ldrh	r3, [r3, #2]
 8011036:	2b7f      	cmp	r3, #127	; 0x7f
 8011038:	d828      	bhi.n	801108c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801103a:	683b      	ldr	r3, [r7, #0]
 801103c:	885b      	ldrh	r3, [r3, #2]
 801103e:	b2db      	uxtb	r3, r3
 8011040:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011044:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801104c:	2b03      	cmp	r3, #3
 801104e:	d104      	bne.n	801105a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8011050:	6839      	ldr	r1, [r7, #0]
 8011052:	6878      	ldr	r0, [r7, #4]
 8011054:	f000 f99f 	bl	8011396 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011058:	e01d      	b.n	8011096 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	7bfa      	ldrb	r2, [r7, #15]
 801105e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8011062:	7bfb      	ldrb	r3, [r7, #15]
 8011064:	4619      	mov	r1, r3
 8011066:	6878      	ldr	r0, [r7, #4]
 8011068:	f000 ff88 	bl	8011f7c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801106c:	6878      	ldr	r0, [r7, #4]
 801106e:	f000 fa5d 	bl	801152c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8011072:	7bfb      	ldrb	r3, [r7, #15]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d004      	beq.n	8011082 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	2202      	movs	r2, #2
 801107c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011080:	e009      	b.n	8011096 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8011082:	687b      	ldr	r3, [r7, #4]
 8011084:	2201      	movs	r2, #1
 8011086:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801108a:	e004      	b.n	8011096 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801108c:	6839      	ldr	r1, [r7, #0]
 801108e:	6878      	ldr	r0, [r7, #4]
 8011090:	f000 f981 	bl	8011396 <USBD_CtlError>
  }
}
 8011094:	bf00      	nop
 8011096:	bf00      	nop
 8011098:	3710      	adds	r7, #16
 801109a:	46bd      	mov	sp, r7
 801109c:	bd80      	pop	{r7, pc}
	...

080110a0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80110a0:	b580      	push	{r7, lr}
 80110a2:	b084      	sub	sp, #16
 80110a4:	af00      	add	r7, sp, #0
 80110a6:	6078      	str	r0, [r7, #4]
 80110a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80110aa:	2300      	movs	r3, #0
 80110ac:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80110ae:	683b      	ldr	r3, [r7, #0]
 80110b0:	885b      	ldrh	r3, [r3, #2]
 80110b2:	b2da      	uxtb	r2, r3
 80110b4:	4b4b      	ldr	r3, [pc, #300]	; (80111e4 <USBD_SetConfig+0x144>)
 80110b6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80110b8:	4b4a      	ldr	r3, [pc, #296]	; (80111e4 <USBD_SetConfig+0x144>)
 80110ba:	781b      	ldrb	r3, [r3, #0]
 80110bc:	2b01      	cmp	r3, #1
 80110be:	d905      	bls.n	80110cc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80110c0:	6839      	ldr	r1, [r7, #0]
 80110c2:	6878      	ldr	r0, [r7, #4]
 80110c4:	f000 f967 	bl	8011396 <USBD_CtlError>
    return USBD_FAIL;
 80110c8:	2303      	movs	r3, #3
 80110ca:	e087      	b.n	80111dc <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80110d2:	2b02      	cmp	r3, #2
 80110d4:	d002      	beq.n	80110dc <USBD_SetConfig+0x3c>
 80110d6:	2b03      	cmp	r3, #3
 80110d8:	d025      	beq.n	8011126 <USBD_SetConfig+0x86>
 80110da:	e071      	b.n	80111c0 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 80110dc:	4b41      	ldr	r3, [pc, #260]	; (80111e4 <USBD_SetConfig+0x144>)
 80110de:	781b      	ldrb	r3, [r3, #0]
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d01c      	beq.n	801111e <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 80110e4:	4b3f      	ldr	r3, [pc, #252]	; (80111e4 <USBD_SetConfig+0x144>)
 80110e6:	781b      	ldrb	r3, [r3, #0]
 80110e8:	461a      	mov	r2, r3
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 80110ee:	4b3d      	ldr	r3, [pc, #244]	; (80111e4 <USBD_SetConfig+0x144>)
 80110f0:	781b      	ldrb	r3, [r3, #0]
 80110f2:	4619      	mov	r1, r3
 80110f4:	6878      	ldr	r0, [r7, #4]
 80110f6:	f7ff f999 	bl	801042c <USBD_SetClassConfig>
 80110fa:	4603      	mov	r3, r0
 80110fc:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 80110fe:	7bfb      	ldrb	r3, [r7, #15]
 8011100:	2b00      	cmp	r3, #0
 8011102:	d004      	beq.n	801110e <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8011104:	6839      	ldr	r1, [r7, #0]
 8011106:	6878      	ldr	r0, [r7, #4]
 8011108:	f000 f945 	bl	8011396 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 801110c:	e065      	b.n	80111da <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 801110e:	6878      	ldr	r0, [r7, #4]
 8011110:	f000 fa0c 	bl	801152c <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	2203      	movs	r2, #3
 8011118:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 801111c:	e05d      	b.n	80111da <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 801111e:	6878      	ldr	r0, [r7, #4]
 8011120:	f000 fa04 	bl	801152c <USBD_CtlSendStatus>
    break;
 8011124:	e059      	b.n	80111da <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8011126:	4b2f      	ldr	r3, [pc, #188]	; (80111e4 <USBD_SetConfig+0x144>)
 8011128:	781b      	ldrb	r3, [r3, #0]
 801112a:	2b00      	cmp	r3, #0
 801112c:	d112      	bne.n	8011154 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	2202      	movs	r2, #2
 8011132:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8011136:	4b2b      	ldr	r3, [pc, #172]	; (80111e4 <USBD_SetConfig+0x144>)
 8011138:	781b      	ldrb	r3, [r3, #0]
 801113a:	461a      	mov	r2, r3
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011140:	4b28      	ldr	r3, [pc, #160]	; (80111e4 <USBD_SetConfig+0x144>)
 8011142:	781b      	ldrb	r3, [r3, #0]
 8011144:	4619      	mov	r1, r3
 8011146:	6878      	ldr	r0, [r7, #4]
 8011148:	f7ff f98c 	bl	8010464 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 801114c:	6878      	ldr	r0, [r7, #4]
 801114e:	f000 f9ed 	bl	801152c <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8011152:	e042      	b.n	80111da <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8011154:	4b23      	ldr	r3, [pc, #140]	; (80111e4 <USBD_SetConfig+0x144>)
 8011156:	781b      	ldrb	r3, [r3, #0]
 8011158:	461a      	mov	r2, r3
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	685b      	ldr	r3, [r3, #4]
 801115e:	429a      	cmp	r2, r3
 8011160:	d02a      	beq.n	80111b8 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	685b      	ldr	r3, [r3, #4]
 8011166:	b2db      	uxtb	r3, r3
 8011168:	4619      	mov	r1, r3
 801116a:	6878      	ldr	r0, [r7, #4]
 801116c:	f7ff f97a 	bl	8010464 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8011170:	4b1c      	ldr	r3, [pc, #112]	; (80111e4 <USBD_SetConfig+0x144>)
 8011172:	781b      	ldrb	r3, [r3, #0]
 8011174:	461a      	mov	r2, r3
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 801117a:	4b1a      	ldr	r3, [pc, #104]	; (80111e4 <USBD_SetConfig+0x144>)
 801117c:	781b      	ldrb	r3, [r3, #0]
 801117e:	4619      	mov	r1, r3
 8011180:	6878      	ldr	r0, [r7, #4]
 8011182:	f7ff f953 	bl	801042c <USBD_SetClassConfig>
 8011186:	4603      	mov	r3, r0
 8011188:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 801118a:	7bfb      	ldrb	r3, [r7, #15]
 801118c:	2b00      	cmp	r3, #0
 801118e:	d00f      	beq.n	80111b0 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8011190:	6839      	ldr	r1, [r7, #0]
 8011192:	6878      	ldr	r0, [r7, #4]
 8011194:	f000 f8ff 	bl	8011396 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	685b      	ldr	r3, [r3, #4]
 801119c:	b2db      	uxtb	r3, r3
 801119e:	4619      	mov	r1, r3
 80111a0:	6878      	ldr	r0, [r7, #4]
 80111a2:	f7ff f95f 	bl	8010464 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	2202      	movs	r2, #2
 80111aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80111ae:	e014      	b.n	80111da <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80111b0:	6878      	ldr	r0, [r7, #4]
 80111b2:	f000 f9bb 	bl	801152c <USBD_CtlSendStatus>
    break;
 80111b6:	e010      	b.n	80111da <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80111b8:	6878      	ldr	r0, [r7, #4]
 80111ba:	f000 f9b7 	bl	801152c <USBD_CtlSendStatus>
    break;
 80111be:	e00c      	b.n	80111da <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 80111c0:	6839      	ldr	r1, [r7, #0]
 80111c2:	6878      	ldr	r0, [r7, #4]
 80111c4:	f000 f8e7 	bl	8011396 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 80111c8:	4b06      	ldr	r3, [pc, #24]	; (80111e4 <USBD_SetConfig+0x144>)
 80111ca:	781b      	ldrb	r3, [r3, #0]
 80111cc:	4619      	mov	r1, r3
 80111ce:	6878      	ldr	r0, [r7, #4]
 80111d0:	f7ff f948 	bl	8010464 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 80111d4:	2303      	movs	r3, #3
 80111d6:	73fb      	strb	r3, [r7, #15]
    break;
 80111d8:	bf00      	nop
  }

  return ret;
 80111da:	7bfb      	ldrb	r3, [r7, #15]
}
 80111dc:	4618      	mov	r0, r3
 80111de:	3710      	adds	r7, #16
 80111e0:	46bd      	mov	sp, r7
 80111e2:	bd80      	pop	{r7, pc}
 80111e4:	200006fc 	.word	0x200006fc

080111e8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80111e8:	b580      	push	{r7, lr}
 80111ea:	b082      	sub	sp, #8
 80111ec:	af00      	add	r7, sp, #0
 80111ee:	6078      	str	r0, [r7, #4]
 80111f0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80111f2:	683b      	ldr	r3, [r7, #0]
 80111f4:	88db      	ldrh	r3, [r3, #6]
 80111f6:	2b01      	cmp	r3, #1
 80111f8:	d004      	beq.n	8011204 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80111fa:	6839      	ldr	r1, [r7, #0]
 80111fc:	6878      	ldr	r0, [r7, #4]
 80111fe:	f000 f8ca 	bl	8011396 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8011202:	e022      	b.n	801124a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801120a:	2b02      	cmp	r3, #2
 801120c:	dc02      	bgt.n	8011214 <USBD_GetConfig+0x2c>
 801120e:	2b00      	cmp	r3, #0
 8011210:	dc03      	bgt.n	801121a <USBD_GetConfig+0x32>
 8011212:	e015      	b.n	8011240 <USBD_GetConfig+0x58>
 8011214:	2b03      	cmp	r3, #3
 8011216:	d00b      	beq.n	8011230 <USBD_GetConfig+0x48>
 8011218:	e012      	b.n	8011240 <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	2200      	movs	r2, #0
 801121e:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	3308      	adds	r3, #8
 8011224:	2201      	movs	r2, #1
 8011226:	4619      	mov	r1, r3
 8011228:	6878      	ldr	r0, [r7, #4]
 801122a:	f000 f925 	bl	8011478 <USBD_CtlSendData>
      break;
 801122e:	e00c      	b.n	801124a <USBD_GetConfig+0x62>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	3304      	adds	r3, #4
 8011234:	2201      	movs	r2, #1
 8011236:	4619      	mov	r1, r3
 8011238:	6878      	ldr	r0, [r7, #4]
 801123a:	f000 f91d 	bl	8011478 <USBD_CtlSendData>
      break;
 801123e:	e004      	b.n	801124a <USBD_GetConfig+0x62>
      USBD_CtlError(pdev, req);
 8011240:	6839      	ldr	r1, [r7, #0]
 8011242:	6878      	ldr	r0, [r7, #4]
 8011244:	f000 f8a7 	bl	8011396 <USBD_CtlError>
      break;
 8011248:	bf00      	nop
}
 801124a:	bf00      	nop
 801124c:	3708      	adds	r7, #8
 801124e:	46bd      	mov	sp, r7
 8011250:	bd80      	pop	{r7, pc}

08011252 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011252:	b580      	push	{r7, lr}
 8011254:	b082      	sub	sp, #8
 8011256:	af00      	add	r7, sp, #0
 8011258:	6078      	str	r0, [r7, #4]
 801125a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011262:	3b01      	subs	r3, #1
 8011264:	2b02      	cmp	r3, #2
 8011266:	d81e      	bhi.n	80112a6 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8011268:	683b      	ldr	r3, [r7, #0]
 801126a:	88db      	ldrh	r3, [r3, #6]
 801126c:	2b02      	cmp	r3, #2
 801126e:	d004      	beq.n	801127a <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8011270:	6839      	ldr	r1, [r7, #0]
 8011272:	6878      	ldr	r0, [r7, #4]
 8011274:	f000 f88f 	bl	8011396 <USBD_CtlError>
      break;
 8011278:	e01a      	b.n	80112b0 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	2201      	movs	r2, #1
 801127e:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8011286:	2b00      	cmp	r3, #0
 8011288:	d005      	beq.n	8011296 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	68db      	ldr	r3, [r3, #12]
 801128e:	f043 0202 	orr.w	r2, r3, #2
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	330c      	adds	r3, #12
 801129a:	2202      	movs	r2, #2
 801129c:	4619      	mov	r1, r3
 801129e:	6878      	ldr	r0, [r7, #4]
 80112a0:	f000 f8ea 	bl	8011478 <USBD_CtlSendData>
    break;
 80112a4:	e004      	b.n	80112b0 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 80112a6:	6839      	ldr	r1, [r7, #0]
 80112a8:	6878      	ldr	r0, [r7, #4]
 80112aa:	f000 f874 	bl	8011396 <USBD_CtlError>
    break;
 80112ae:	bf00      	nop
  }
}
 80112b0:	bf00      	nop
 80112b2:	3708      	adds	r7, #8
 80112b4:	46bd      	mov	sp, r7
 80112b6:	bd80      	pop	{r7, pc}

080112b8 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80112b8:	b580      	push	{r7, lr}
 80112ba:	b082      	sub	sp, #8
 80112bc:	af00      	add	r7, sp, #0
 80112be:	6078      	str	r0, [r7, #4]
 80112c0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80112c2:	683b      	ldr	r3, [r7, #0]
 80112c4:	885b      	ldrh	r3, [r3, #2]
 80112c6:	2b01      	cmp	r3, #1
 80112c8:	d106      	bne.n	80112d8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	2201      	movs	r2, #1
 80112ce:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80112d2:	6878      	ldr	r0, [r7, #4]
 80112d4:	f000 f92a 	bl	801152c <USBD_CtlSendStatus>
  }
}
 80112d8:	bf00      	nop
 80112da:	3708      	adds	r7, #8
 80112dc:	46bd      	mov	sp, r7
 80112de:	bd80      	pop	{r7, pc}

080112e0 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80112e0:	b580      	push	{r7, lr}
 80112e2:	b082      	sub	sp, #8
 80112e4:	af00      	add	r7, sp, #0
 80112e6:	6078      	str	r0, [r7, #4]
 80112e8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80112f0:	3b01      	subs	r3, #1
 80112f2:	2b02      	cmp	r3, #2
 80112f4:	d80b      	bhi.n	801130e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80112f6:	683b      	ldr	r3, [r7, #0]
 80112f8:	885b      	ldrh	r3, [r3, #2]
 80112fa:	2b01      	cmp	r3, #1
 80112fc:	d10c      	bne.n	8011318 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	2200      	movs	r2, #0
 8011302:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8011306:	6878      	ldr	r0, [r7, #4]
 8011308:	f000 f910 	bl	801152c <USBD_CtlSendStatus>
      }
      break;
 801130c:	e004      	b.n	8011318 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 801130e:	6839      	ldr	r1, [r7, #0]
 8011310:	6878      	ldr	r0, [r7, #4]
 8011312:	f000 f840 	bl	8011396 <USBD_CtlError>
      break;
 8011316:	e000      	b.n	801131a <USBD_ClrFeature+0x3a>
      break;
 8011318:	bf00      	nop
  }
}
 801131a:	bf00      	nop
 801131c:	3708      	adds	r7, #8
 801131e:	46bd      	mov	sp, r7
 8011320:	bd80      	pop	{r7, pc}

08011322 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8011322:	b580      	push	{r7, lr}
 8011324:	b084      	sub	sp, #16
 8011326:	af00      	add	r7, sp, #0
 8011328:	6078      	str	r0, [r7, #4]
 801132a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801132c:	683b      	ldr	r3, [r7, #0]
 801132e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8011330:	68fb      	ldr	r3, [r7, #12]
 8011332:	781a      	ldrb	r2, [r3, #0]
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8011338:	68fb      	ldr	r3, [r7, #12]
 801133a:	3301      	adds	r3, #1
 801133c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801133e:	68fb      	ldr	r3, [r7, #12]
 8011340:	781a      	ldrb	r2, [r3, #0]
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8011346:	68fb      	ldr	r3, [r7, #12]
 8011348:	3301      	adds	r3, #1
 801134a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801134c:	68f8      	ldr	r0, [r7, #12]
 801134e:	f7ff fac6 	bl	80108de <SWAPBYTE>
 8011352:	4603      	mov	r3, r0
 8011354:	461a      	mov	r2, r3
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	3301      	adds	r3, #1
 801135e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	3301      	adds	r3, #1
 8011364:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011366:	68f8      	ldr	r0, [r7, #12]
 8011368:	f7ff fab9 	bl	80108de <SWAPBYTE>
 801136c:	4603      	mov	r3, r0
 801136e:	461a      	mov	r2, r3
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011374:	68fb      	ldr	r3, [r7, #12]
 8011376:	3301      	adds	r3, #1
 8011378:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	3301      	adds	r3, #1
 801137e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8011380:	68f8      	ldr	r0, [r7, #12]
 8011382:	f7ff faac 	bl	80108de <SWAPBYTE>
 8011386:	4603      	mov	r3, r0
 8011388:	461a      	mov	r2, r3
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	80da      	strh	r2, [r3, #6]
}
 801138e:	bf00      	nop
 8011390:	3710      	adds	r7, #16
 8011392:	46bd      	mov	sp, r7
 8011394:	bd80      	pop	{r7, pc}

08011396 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011396:	b580      	push	{r7, lr}
 8011398:	b082      	sub	sp, #8
 801139a:	af00      	add	r7, sp, #0
 801139c:	6078      	str	r0, [r7, #4]
 801139e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80113a0:	2180      	movs	r1, #128	; 0x80
 80113a2:	6878      	ldr	r0, [r7, #4]
 80113a4:	f000 fd80 	bl	8011ea8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80113a8:	2100      	movs	r1, #0
 80113aa:	6878      	ldr	r0, [r7, #4]
 80113ac:	f000 fd7c 	bl	8011ea8 <USBD_LL_StallEP>
}
 80113b0:	bf00      	nop
 80113b2:	3708      	adds	r7, #8
 80113b4:	46bd      	mov	sp, r7
 80113b6:	bd80      	pop	{r7, pc}

080113b8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80113b8:	b580      	push	{r7, lr}
 80113ba:	b086      	sub	sp, #24
 80113bc:	af00      	add	r7, sp, #0
 80113be:	60f8      	str	r0, [r7, #12]
 80113c0:	60b9      	str	r1, [r7, #8]
 80113c2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80113c4:	2300      	movs	r3, #0
 80113c6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80113c8:	68fb      	ldr	r3, [r7, #12]
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d036      	beq.n	801143c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80113d2:	6938      	ldr	r0, [r7, #16]
 80113d4:	f000 f836 	bl	8011444 <USBD_GetLen>
 80113d8:	4603      	mov	r3, r0
 80113da:	3301      	adds	r3, #1
 80113dc:	b29b      	uxth	r3, r3
 80113de:	005b      	lsls	r3, r3, #1
 80113e0:	b29a      	uxth	r2, r3
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80113e6:	7dfb      	ldrb	r3, [r7, #23]
 80113e8:	68ba      	ldr	r2, [r7, #8]
 80113ea:	4413      	add	r3, r2
 80113ec:	687a      	ldr	r2, [r7, #4]
 80113ee:	7812      	ldrb	r2, [r2, #0]
 80113f0:	701a      	strb	r2, [r3, #0]
  idx++;
 80113f2:	7dfb      	ldrb	r3, [r7, #23]
 80113f4:	3301      	adds	r3, #1
 80113f6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80113f8:	7dfb      	ldrb	r3, [r7, #23]
 80113fa:	68ba      	ldr	r2, [r7, #8]
 80113fc:	4413      	add	r3, r2
 80113fe:	2203      	movs	r2, #3
 8011400:	701a      	strb	r2, [r3, #0]
  idx++;
 8011402:	7dfb      	ldrb	r3, [r7, #23]
 8011404:	3301      	adds	r3, #1
 8011406:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8011408:	e013      	b.n	8011432 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 801140a:	7dfb      	ldrb	r3, [r7, #23]
 801140c:	68ba      	ldr	r2, [r7, #8]
 801140e:	4413      	add	r3, r2
 8011410:	693a      	ldr	r2, [r7, #16]
 8011412:	7812      	ldrb	r2, [r2, #0]
 8011414:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8011416:	693b      	ldr	r3, [r7, #16]
 8011418:	3301      	adds	r3, #1
 801141a:	613b      	str	r3, [r7, #16]
    idx++;
 801141c:	7dfb      	ldrb	r3, [r7, #23]
 801141e:	3301      	adds	r3, #1
 8011420:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8011422:	7dfb      	ldrb	r3, [r7, #23]
 8011424:	68ba      	ldr	r2, [r7, #8]
 8011426:	4413      	add	r3, r2
 8011428:	2200      	movs	r2, #0
 801142a:	701a      	strb	r2, [r3, #0]
    idx++;
 801142c:	7dfb      	ldrb	r3, [r7, #23]
 801142e:	3301      	adds	r3, #1
 8011430:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8011432:	693b      	ldr	r3, [r7, #16]
 8011434:	781b      	ldrb	r3, [r3, #0]
 8011436:	2b00      	cmp	r3, #0
 8011438:	d1e7      	bne.n	801140a <USBD_GetString+0x52>
 801143a:	e000      	b.n	801143e <USBD_GetString+0x86>
    return;
 801143c:	bf00      	nop
  }
}
 801143e:	3718      	adds	r7, #24
 8011440:	46bd      	mov	sp, r7
 8011442:	bd80      	pop	{r7, pc}

08011444 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011444:	b480      	push	{r7}
 8011446:	b085      	sub	sp, #20
 8011448:	af00      	add	r7, sp, #0
 801144a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801144c:	2300      	movs	r3, #0
 801144e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011454:	e005      	b.n	8011462 <USBD_GetLen+0x1e>
  {
    len++;
 8011456:	7bfb      	ldrb	r3, [r7, #15]
 8011458:	3301      	adds	r3, #1
 801145a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801145c:	68bb      	ldr	r3, [r7, #8]
 801145e:	3301      	adds	r3, #1
 8011460:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011462:	68bb      	ldr	r3, [r7, #8]
 8011464:	781b      	ldrb	r3, [r3, #0]
 8011466:	2b00      	cmp	r3, #0
 8011468:	d1f5      	bne.n	8011456 <USBD_GetLen+0x12>
  }

  return len;
 801146a:	7bfb      	ldrb	r3, [r7, #15]
}
 801146c:	4618      	mov	r0, r3
 801146e:	3714      	adds	r7, #20
 8011470:	46bd      	mov	sp, r7
 8011472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011476:	4770      	bx	lr

08011478 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8011478:	b580      	push	{r7, lr}
 801147a:	b084      	sub	sp, #16
 801147c:	af00      	add	r7, sp, #0
 801147e:	60f8      	str	r0, [r7, #12]
 8011480:	60b9      	str	r1, [r7, #8]
 8011482:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011484:	68fb      	ldr	r3, [r7, #12]
 8011486:	2202      	movs	r2, #2
 8011488:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 801148c:	68fb      	ldr	r3, [r7, #12]
 801148e:	687a      	ldr	r2, [r7, #4]
 8011490:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	687a      	ldr	r2, [r7, #4]
 8011496:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	68ba      	ldr	r2, [r7, #8]
 801149c:	2100      	movs	r1, #0
 801149e:	68f8      	ldr	r0, [r7, #12]
 80114a0:	f000 fd8b 	bl	8011fba <USBD_LL_Transmit>

  return USBD_OK;
 80114a4:	2300      	movs	r3, #0
}
 80114a6:	4618      	mov	r0, r3
 80114a8:	3710      	adds	r7, #16
 80114aa:	46bd      	mov	sp, r7
 80114ac:	bd80      	pop	{r7, pc}

080114ae <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80114ae:	b580      	push	{r7, lr}
 80114b0:	b084      	sub	sp, #16
 80114b2:	af00      	add	r7, sp, #0
 80114b4:	60f8      	str	r0, [r7, #12]
 80114b6:	60b9      	str	r1, [r7, #8]
 80114b8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	68ba      	ldr	r2, [r7, #8]
 80114be:	2100      	movs	r1, #0
 80114c0:	68f8      	ldr	r0, [r7, #12]
 80114c2:	f000 fd7a 	bl	8011fba <USBD_LL_Transmit>

  return USBD_OK;
 80114c6:	2300      	movs	r3, #0
}
 80114c8:	4618      	mov	r0, r3
 80114ca:	3710      	adds	r7, #16
 80114cc:	46bd      	mov	sp, r7
 80114ce:	bd80      	pop	{r7, pc}

080114d0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80114d0:	b580      	push	{r7, lr}
 80114d2:	b084      	sub	sp, #16
 80114d4:	af00      	add	r7, sp, #0
 80114d6:	60f8      	str	r0, [r7, #12]
 80114d8:	60b9      	str	r1, [r7, #8]
 80114da:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	2203      	movs	r2, #3
 80114e0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	687a      	ldr	r2, [r7, #4]
 80114e8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 80114ec:	68fb      	ldr	r3, [r7, #12]
 80114ee:	687a      	ldr	r2, [r7, #4]
 80114f0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	68ba      	ldr	r2, [r7, #8]
 80114f8:	2100      	movs	r1, #0
 80114fa:	68f8      	ldr	r0, [r7, #12]
 80114fc:	f000 fd7e 	bl	8011ffc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011500:	2300      	movs	r3, #0
}
 8011502:	4618      	mov	r0, r3
 8011504:	3710      	adds	r7, #16
 8011506:	46bd      	mov	sp, r7
 8011508:	bd80      	pop	{r7, pc}

0801150a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801150a:	b580      	push	{r7, lr}
 801150c:	b084      	sub	sp, #16
 801150e:	af00      	add	r7, sp, #0
 8011510:	60f8      	str	r0, [r7, #12]
 8011512:	60b9      	str	r1, [r7, #8]
 8011514:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	68ba      	ldr	r2, [r7, #8]
 801151a:	2100      	movs	r1, #0
 801151c:	68f8      	ldr	r0, [r7, #12]
 801151e:	f000 fd6d 	bl	8011ffc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011522:	2300      	movs	r3, #0
}
 8011524:	4618      	mov	r0, r3
 8011526:	3710      	adds	r7, #16
 8011528:	46bd      	mov	sp, r7
 801152a:	bd80      	pop	{r7, pc}

0801152c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801152c:	b580      	push	{r7, lr}
 801152e:	b082      	sub	sp, #8
 8011530:	af00      	add	r7, sp, #0
 8011532:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	2204      	movs	r2, #4
 8011538:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801153c:	2300      	movs	r3, #0
 801153e:	2200      	movs	r2, #0
 8011540:	2100      	movs	r1, #0
 8011542:	6878      	ldr	r0, [r7, #4]
 8011544:	f000 fd39 	bl	8011fba <USBD_LL_Transmit>

  return USBD_OK;
 8011548:	2300      	movs	r3, #0
}
 801154a:	4618      	mov	r0, r3
 801154c:	3708      	adds	r7, #8
 801154e:	46bd      	mov	sp, r7
 8011550:	bd80      	pop	{r7, pc}

08011552 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011552:	b580      	push	{r7, lr}
 8011554:	b082      	sub	sp, #8
 8011556:	af00      	add	r7, sp, #0
 8011558:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	2205      	movs	r2, #5
 801155e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011562:	2300      	movs	r3, #0
 8011564:	2200      	movs	r2, #0
 8011566:	2100      	movs	r1, #0
 8011568:	6878      	ldr	r0, [r7, #4]
 801156a:	f000 fd47 	bl	8011ffc <USBD_LL_PrepareReceive>

  return USBD_OK;
 801156e:	2300      	movs	r3, #0
}
 8011570:	4618      	mov	r0, r3
 8011572:	3708      	adds	r7, #8
 8011574:	46bd      	mov	sp, r7
 8011576:	bd80      	pop	{r7, pc}

08011578 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8011578:	b580      	push	{r7, lr}
 801157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801157c:	2200      	movs	r2, #0
 801157e:	4912      	ldr	r1, [pc, #72]	; (80115c8 <MX_USB_DEVICE_Init+0x50>)
 8011580:	4812      	ldr	r0, [pc, #72]	; (80115cc <MX_USB_DEVICE_Init+0x54>)
 8011582:	f7fe fee5 	bl	8010350 <USBD_Init>
 8011586:	4603      	mov	r3, r0
 8011588:	2b00      	cmp	r3, #0
 801158a:	d001      	beq.n	8011590 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801158c:	f7f2 fe34 	bl	80041f8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8011590:	490f      	ldr	r1, [pc, #60]	; (80115d0 <MX_USB_DEVICE_Init+0x58>)
 8011592:	480e      	ldr	r0, [pc, #56]	; (80115cc <MX_USB_DEVICE_Init+0x54>)
 8011594:	f7fe ff12 	bl	80103bc <USBD_RegisterClass>
 8011598:	4603      	mov	r3, r0
 801159a:	2b00      	cmp	r3, #0
 801159c:	d001      	beq.n	80115a2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801159e:	f7f2 fe2b 	bl	80041f8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80115a2:	490c      	ldr	r1, [pc, #48]	; (80115d4 <MX_USB_DEVICE_Init+0x5c>)
 80115a4:	4809      	ldr	r0, [pc, #36]	; (80115cc <MX_USB_DEVICE_Init+0x54>)
 80115a6:	f7fe fe37 	bl	8010218 <USBD_CDC_RegisterInterface>
 80115aa:	4603      	mov	r3, r0
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d001      	beq.n	80115b4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80115b0:	f7f2 fe22 	bl	80041f8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80115b4:	4805      	ldr	r0, [pc, #20]	; (80115cc <MX_USB_DEVICE_Init+0x54>)
 80115b6:	f7fe ff22 	bl	80103fe <USBD_Start>
 80115ba:	4603      	mov	r3, r0
 80115bc:	2b00      	cmp	r3, #0
 80115be:	d001      	beq.n	80115c4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80115c0:	f7f2 fe1a 	bl	80041f8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80115c4:	bf00      	nop
 80115c6:	bd80      	pop	{r7, pc}
 80115c8:	20000208 	.word	0x20000208
 80115cc:	20000b94 	.word	0x20000b94
 80115d0:	200000f0 	.word	0x200000f0
 80115d4:	200001f4 	.word	0x200001f4

080115d8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80115d8:	b480      	push	{r7}
 80115da:	b083      	sub	sp, #12
 80115dc:	af00      	add	r7, sp, #0
 80115de:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80115e0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80115e4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80115e8:	f003 0301 	and.w	r3, r3, #1
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d013      	beq.n	8011618 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80115f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80115f4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80115f8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d00b      	beq.n	8011618 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8011600:	e000      	b.n	8011604 <ITM_SendChar+0x2c>
    {
      __NOP();
 8011602:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8011604:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	2b00      	cmp	r3, #0
 801160c:	d0f9      	beq.n	8011602 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 801160e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8011612:	687a      	ldr	r2, [r7, #4]
 8011614:	b2d2      	uxtb	r2, r2
 8011616:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8011618:	687b      	ldr	r3, [r7, #4]
}
 801161a:	4618      	mov	r0, r3
 801161c:	370c      	adds	r7, #12
 801161e:	46bd      	mov	sp, r7
 8011620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011624:	4770      	bx	lr

08011626 <Debug_write>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
int Debug_write(uint8_t *ptr, uint16_t len){ //added
 8011626:	b580      	push	{r7, lr}
 8011628:	b084      	sub	sp, #16
 801162a:	af00      	add	r7, sp, #0
 801162c:	6078      	str	r0, [r7, #4]
 801162e:	460b      	mov	r3, r1
 8011630:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i=0; i<len; i++){
 8011632:	2300      	movs	r3, #0
 8011634:	81fb      	strh	r3, [r7, #14]
 8011636:	e007      	b.n	8011648 <Debug_write+0x22>
		ITM_SendChar(*ptr);
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	781b      	ldrb	r3, [r3, #0]
 801163c:	4618      	mov	r0, r3
 801163e:	f7ff ffcb 	bl	80115d8 <ITM_SendChar>
	for(i=0; i<len; i++){
 8011642:	89fb      	ldrh	r3, [r7, #14]
 8011644:	3301      	adds	r3, #1
 8011646:	81fb      	strh	r3, [r7, #14]
 8011648:	89fa      	ldrh	r2, [r7, #14]
 801164a:	887b      	ldrh	r3, [r7, #2]
 801164c:	429a      	cmp	r2, r3
 801164e:	d3f3      	bcc.n	8011638 <Debug_write+0x12>
	}
	return i;
 8011650:	89fb      	ldrh	r3, [r7, #14]
}
 8011652:	4618      	mov	r0, r3
 8011654:	3710      	adds	r7, #16
 8011656:	46bd      	mov	sp, r7
 8011658:	bd80      	pop	{r7, pc}
	...

0801165c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801165c:	b580      	push	{r7, lr}
 801165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011660:	2200      	movs	r2, #0
 8011662:	4905      	ldr	r1, [pc, #20]	; (8011678 <CDC_Init_FS+0x1c>)
 8011664:	4805      	ldr	r0, [pc, #20]	; (801167c <CDC_Init_FS+0x20>)
 8011666:	f7fe fdec 	bl	8010242 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801166a:	4905      	ldr	r1, [pc, #20]	; (8011680 <CDC_Init_FS+0x24>)
 801166c:	4803      	ldr	r0, [pc, #12]	; (801167c <CDC_Init_FS+0x20>)
 801166e:	f7fe fe01 	bl	8010274 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011672:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011674:	4618      	mov	r0, r3
 8011676:	bd80      	pop	{r7, pc}
 8011678:	20001664 	.word	0x20001664
 801167c:	20000b94 	.word	0x20000b94
 8011680:	20000e64 	.word	0x20000e64

08011684 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011684:	b480      	push	{r7}
 8011686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011688:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801168a:	4618      	mov	r0, r3
 801168c:	46bd      	mov	sp, r7
 801168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011692:	4770      	bx	lr

08011694 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011694:	b480      	push	{r7}
 8011696:	b083      	sub	sp, #12
 8011698:	af00      	add	r7, sp, #0
 801169a:	4603      	mov	r3, r0
 801169c:	6039      	str	r1, [r7, #0]
 801169e:	71fb      	strb	r3, [r7, #7]
 80116a0:	4613      	mov	r3, r2
 80116a2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80116a4:	79fb      	ldrb	r3, [r7, #7]
 80116a6:	2b23      	cmp	r3, #35	; 0x23
 80116a8:	f200 808c 	bhi.w	80117c4 <CDC_Control_FS+0x130>
 80116ac:	a201      	add	r2, pc, #4	; (adr r2, 80116b4 <CDC_Control_FS+0x20>)
 80116ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116b2:	bf00      	nop
 80116b4:	080117c5 	.word	0x080117c5
 80116b8:	080117c5 	.word	0x080117c5
 80116bc:	080117c5 	.word	0x080117c5
 80116c0:	080117c5 	.word	0x080117c5
 80116c4:	080117c5 	.word	0x080117c5
 80116c8:	080117c5 	.word	0x080117c5
 80116cc:	080117c5 	.word	0x080117c5
 80116d0:	080117c5 	.word	0x080117c5
 80116d4:	080117c5 	.word	0x080117c5
 80116d8:	080117c5 	.word	0x080117c5
 80116dc:	080117c5 	.word	0x080117c5
 80116e0:	080117c5 	.word	0x080117c5
 80116e4:	080117c5 	.word	0x080117c5
 80116e8:	080117c5 	.word	0x080117c5
 80116ec:	080117c5 	.word	0x080117c5
 80116f0:	080117c5 	.word	0x080117c5
 80116f4:	080117c5 	.word	0x080117c5
 80116f8:	080117c5 	.word	0x080117c5
 80116fc:	080117c5 	.word	0x080117c5
 8011700:	080117c5 	.word	0x080117c5
 8011704:	080117c5 	.word	0x080117c5
 8011708:	080117c5 	.word	0x080117c5
 801170c:	080117c5 	.word	0x080117c5
 8011710:	080117c5 	.word	0x080117c5
 8011714:	080117c5 	.word	0x080117c5
 8011718:	080117c5 	.word	0x080117c5
 801171c:	080117c5 	.word	0x080117c5
 8011720:	080117c5 	.word	0x080117c5
 8011724:	080117c5 	.word	0x080117c5
 8011728:	080117c5 	.word	0x080117c5
 801172c:	080117c5 	.word	0x080117c5
 8011730:	080117c5 	.word	0x080117c5
 8011734:	08011745 	.word	0x08011745
 8011738:	0801177f 	.word	0x0801177f
 801173c:	080117c5 	.word	0x080117c5
 8011740:	080117c5 	.word	0x080117c5
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	buffer[0]=pbuf[0];
 8011744:	683b      	ldr	r3, [r7, #0]
 8011746:	781a      	ldrb	r2, [r3, #0]
 8011748:	4b22      	ldr	r3, [pc, #136]	; (80117d4 <CDC_Control_FS+0x140>)
 801174a:	701a      	strb	r2, [r3, #0]
    	buffer[1]=pbuf[1];
 801174c:	683b      	ldr	r3, [r7, #0]
 801174e:	785a      	ldrb	r2, [r3, #1]
 8011750:	4b20      	ldr	r3, [pc, #128]	; (80117d4 <CDC_Control_FS+0x140>)
 8011752:	705a      	strb	r2, [r3, #1]
    	buffer[2]=pbuf[2];
 8011754:	683b      	ldr	r3, [r7, #0]
 8011756:	789a      	ldrb	r2, [r3, #2]
 8011758:	4b1e      	ldr	r3, [pc, #120]	; (80117d4 <CDC_Control_FS+0x140>)
 801175a:	709a      	strb	r2, [r3, #2]
    	buffer[3]=pbuf[3];
 801175c:	683b      	ldr	r3, [r7, #0]
 801175e:	78da      	ldrb	r2, [r3, #3]
 8011760:	4b1c      	ldr	r3, [pc, #112]	; (80117d4 <CDC_Control_FS+0x140>)
 8011762:	70da      	strb	r2, [r3, #3]
    	buffer[4]=pbuf[4];
 8011764:	683b      	ldr	r3, [r7, #0]
 8011766:	791a      	ldrb	r2, [r3, #4]
 8011768:	4b1a      	ldr	r3, [pc, #104]	; (80117d4 <CDC_Control_FS+0x140>)
 801176a:	711a      	strb	r2, [r3, #4]
    	buffer[5]=pbuf[5];
 801176c:	683b      	ldr	r3, [r7, #0]
 801176e:	795a      	ldrb	r2, [r3, #5]
 8011770:	4b18      	ldr	r3, [pc, #96]	; (80117d4 <CDC_Control_FS+0x140>)
 8011772:	715a      	strb	r2, [r3, #5]
    	buffer[6]=pbuf[6];
 8011774:	683b      	ldr	r3, [r7, #0]
 8011776:	799a      	ldrb	r2, [r3, #6]
 8011778:	4b16      	ldr	r3, [pc, #88]	; (80117d4 <CDC_Control_FS+0x140>)
 801177a:	719a      	strb	r2, [r3, #6]
    break;
 801177c:	e023      	b.n	80117c6 <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0]=buffer[0];
 801177e:	4b15      	ldr	r3, [pc, #84]	; (80117d4 <CDC_Control_FS+0x140>)
 8011780:	781a      	ldrb	r2, [r3, #0]
 8011782:	683b      	ldr	r3, [r7, #0]
 8011784:	701a      	strb	r2, [r3, #0]
    	pbuf[1]=buffer[1];
 8011786:	683b      	ldr	r3, [r7, #0]
 8011788:	3301      	adds	r3, #1
 801178a:	4a12      	ldr	r2, [pc, #72]	; (80117d4 <CDC_Control_FS+0x140>)
 801178c:	7852      	ldrb	r2, [r2, #1]
 801178e:	701a      	strb	r2, [r3, #0]
    	pbuf[2]=buffer[2];
 8011790:	683b      	ldr	r3, [r7, #0]
 8011792:	3302      	adds	r3, #2
 8011794:	4a0f      	ldr	r2, [pc, #60]	; (80117d4 <CDC_Control_FS+0x140>)
 8011796:	7892      	ldrb	r2, [r2, #2]
 8011798:	701a      	strb	r2, [r3, #0]
    	pbuf[3]=buffer[3];
 801179a:	683b      	ldr	r3, [r7, #0]
 801179c:	3303      	adds	r3, #3
 801179e:	4a0d      	ldr	r2, [pc, #52]	; (80117d4 <CDC_Control_FS+0x140>)
 80117a0:	78d2      	ldrb	r2, [r2, #3]
 80117a2:	701a      	strb	r2, [r3, #0]
    	pbuf[4]=buffer[4];
 80117a4:	683b      	ldr	r3, [r7, #0]
 80117a6:	3304      	adds	r3, #4
 80117a8:	4a0a      	ldr	r2, [pc, #40]	; (80117d4 <CDC_Control_FS+0x140>)
 80117aa:	7912      	ldrb	r2, [r2, #4]
 80117ac:	701a      	strb	r2, [r3, #0]
    	pbuf[5]=buffer[5];
 80117ae:	683b      	ldr	r3, [r7, #0]
 80117b0:	3305      	adds	r3, #5
 80117b2:	4a08      	ldr	r2, [pc, #32]	; (80117d4 <CDC_Control_FS+0x140>)
 80117b4:	7952      	ldrb	r2, [r2, #5]
 80117b6:	701a      	strb	r2, [r3, #0]
    	pbuf[6]=buffer[6];
 80117b8:	683b      	ldr	r3, [r7, #0]
 80117ba:	3306      	adds	r3, #6
 80117bc:	4a05      	ldr	r2, [pc, #20]	; (80117d4 <CDC_Control_FS+0x140>)
 80117be:	7992      	ldrb	r2, [r2, #6]
 80117c0:	701a      	strb	r2, [r3, #0]
    break;
 80117c2:	e000      	b.n	80117c6 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80117c4:	bf00      	nop
  }

  return (USBD_OK);
 80117c6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80117c8:	4618      	mov	r0, r3
 80117ca:	370c      	adds	r7, #12
 80117cc:	46bd      	mov	sp, r7
 80117ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d2:	4770      	bx	lr
 80117d4:	20001e64 	.word	0x20001e64

080117d8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80117d8:	b580      	push	{r7, lr}
 80117da:	b082      	sub	sp, #8
 80117dc:	af00      	add	r7, sp, #0
 80117de:	6078      	str	r0, [r7, #4]
 80117e0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80117e2:	6879      	ldr	r1, [r7, #4]
 80117e4:	480a      	ldr	r0, [pc, #40]	; (8011810 <CDC_Receive_FS+0x38>)
 80117e6:	f7fe fd45 	bl	8010274 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80117ea:	4809      	ldr	r0, [pc, #36]	; (8011810 <CDC_Receive_FS+0x38>)
 80117ec:	f7fe fd86 	bl	80102fc <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf, *Len); //added (loopback -> when receive, send it back) [debug]
 80117f0:	683b      	ldr	r3, [r7, #0]
 80117f2:	681b      	ldr	r3, [r3, #0]
 80117f4:	b29b      	uxth	r3, r3
 80117f6:	4619      	mov	r1, r3
 80117f8:	6878      	ldr	r0, [r7, #4]
 80117fa:	f000 f80d 	bl	8011818 <CDC_Transmit_FS>
  Debug_write("coucou\n", (uint16_t)7);
 80117fe:	2107      	movs	r1, #7
 8011800:	4804      	ldr	r0, [pc, #16]	; (8011814 <CDC_Receive_FS+0x3c>)
 8011802:	f7ff ff10 	bl	8011626 <Debug_write>
  return (USBD_OK);
 8011806:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011808:	4618      	mov	r0, r3
 801180a:	3708      	adds	r7, #8
 801180c:	46bd      	mov	sp, r7
 801180e:	bd80      	pop	{r7, pc}
 8011810:	20000b94 	.word	0x20000b94
 8011814:	08013668 	.word	0x08013668

08011818 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011818:	b580      	push	{r7, lr}
 801181a:	b084      	sub	sp, #16
 801181c:	af00      	add	r7, sp, #0
 801181e:	6078      	str	r0, [r7, #4]
 8011820:	460b      	mov	r3, r1
 8011822:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8011824:	2300      	movs	r3, #0
 8011826:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8011828:	4b0d      	ldr	r3, [pc, #52]	; (8011860 <CDC_Transmit_FS+0x48>)
 801182a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801182e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011830:	68bb      	ldr	r3, [r7, #8]
 8011832:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011836:	2b00      	cmp	r3, #0
 8011838:	d001      	beq.n	801183e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801183a:	2301      	movs	r3, #1
 801183c:	e00b      	b.n	8011856 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801183e:	887b      	ldrh	r3, [r7, #2]
 8011840:	461a      	mov	r2, r3
 8011842:	6879      	ldr	r1, [r7, #4]
 8011844:	4806      	ldr	r0, [pc, #24]	; (8011860 <CDC_Transmit_FS+0x48>)
 8011846:	f7fe fcfc 	bl	8010242 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801184a:	4805      	ldr	r0, [pc, #20]	; (8011860 <CDC_Transmit_FS+0x48>)
 801184c:	f7fe fd26 	bl	801029c <USBD_CDC_TransmitPacket>
 8011850:	4603      	mov	r3, r0
 8011852:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8011854:	7bfb      	ldrb	r3, [r7, #15]
}
 8011856:	4618      	mov	r0, r3
 8011858:	3710      	adds	r7, #16
 801185a:	46bd      	mov	sp, r7
 801185c:	bd80      	pop	{r7, pc}
 801185e:	bf00      	nop
 8011860:	20000b94 	.word	0x20000b94

08011864 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8011864:	b480      	push	{r7}
 8011866:	b087      	sub	sp, #28
 8011868:	af00      	add	r7, sp, #0
 801186a:	60f8      	str	r0, [r7, #12]
 801186c:	60b9      	str	r1, [r7, #8]
 801186e:	4613      	mov	r3, r2
 8011870:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8011872:	2300      	movs	r3, #0
 8011874:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8011876:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801187a:	4618      	mov	r0, r3
 801187c:	371c      	adds	r7, #28
 801187e:	46bd      	mov	sp, r7
 8011880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011884:	4770      	bx	lr
	...

08011888 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011888:	b480      	push	{r7}
 801188a:	b083      	sub	sp, #12
 801188c:	af00      	add	r7, sp, #0
 801188e:	4603      	mov	r3, r0
 8011890:	6039      	str	r1, [r7, #0]
 8011892:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8011894:	683b      	ldr	r3, [r7, #0]
 8011896:	2212      	movs	r2, #18
 8011898:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801189a:	4b03      	ldr	r3, [pc, #12]	; (80118a8 <USBD_FS_DeviceDescriptor+0x20>)
}
 801189c:	4618      	mov	r0, r3
 801189e:	370c      	adds	r7, #12
 80118a0:	46bd      	mov	sp, r7
 80118a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a6:	4770      	bx	lr
 80118a8:	20000224 	.word	0x20000224

080118ac <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80118ac:	b480      	push	{r7}
 80118ae:	b083      	sub	sp, #12
 80118b0:	af00      	add	r7, sp, #0
 80118b2:	4603      	mov	r3, r0
 80118b4:	6039      	str	r1, [r7, #0]
 80118b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80118b8:	683b      	ldr	r3, [r7, #0]
 80118ba:	2204      	movs	r2, #4
 80118bc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80118be:	4b03      	ldr	r3, [pc, #12]	; (80118cc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80118c0:	4618      	mov	r0, r3
 80118c2:	370c      	adds	r7, #12
 80118c4:	46bd      	mov	sp, r7
 80118c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ca:	4770      	bx	lr
 80118cc:	20000238 	.word	0x20000238

080118d0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80118d0:	b580      	push	{r7, lr}
 80118d2:	b082      	sub	sp, #8
 80118d4:	af00      	add	r7, sp, #0
 80118d6:	4603      	mov	r3, r0
 80118d8:	6039      	str	r1, [r7, #0]
 80118da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80118dc:	79fb      	ldrb	r3, [r7, #7]
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d105      	bne.n	80118ee <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80118e2:	683a      	ldr	r2, [r7, #0]
 80118e4:	4907      	ldr	r1, [pc, #28]	; (8011904 <USBD_FS_ProductStrDescriptor+0x34>)
 80118e6:	4808      	ldr	r0, [pc, #32]	; (8011908 <USBD_FS_ProductStrDescriptor+0x38>)
 80118e8:	f7ff fd66 	bl	80113b8 <USBD_GetString>
 80118ec:	e004      	b.n	80118f8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80118ee:	683a      	ldr	r2, [r7, #0]
 80118f0:	4904      	ldr	r1, [pc, #16]	; (8011904 <USBD_FS_ProductStrDescriptor+0x34>)
 80118f2:	4805      	ldr	r0, [pc, #20]	; (8011908 <USBD_FS_ProductStrDescriptor+0x38>)
 80118f4:	f7ff fd60 	bl	80113b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80118f8:	4b02      	ldr	r3, [pc, #8]	; (8011904 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80118fa:	4618      	mov	r0, r3
 80118fc:	3708      	adds	r7, #8
 80118fe:	46bd      	mov	sp, r7
 8011900:	bd80      	pop	{r7, pc}
 8011902:	bf00      	nop
 8011904:	20001e6c 	.word	0x20001e6c
 8011908:	08013670 	.word	0x08013670

0801190c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801190c:	b580      	push	{r7, lr}
 801190e:	b082      	sub	sp, #8
 8011910:	af00      	add	r7, sp, #0
 8011912:	4603      	mov	r3, r0
 8011914:	6039      	str	r1, [r7, #0]
 8011916:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011918:	683a      	ldr	r2, [r7, #0]
 801191a:	4904      	ldr	r1, [pc, #16]	; (801192c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801191c:	4804      	ldr	r0, [pc, #16]	; (8011930 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801191e:	f7ff fd4b 	bl	80113b8 <USBD_GetString>
  return USBD_StrDesc;
 8011922:	4b02      	ldr	r3, [pc, #8]	; (801192c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8011924:	4618      	mov	r0, r3
 8011926:	3708      	adds	r7, #8
 8011928:	46bd      	mov	sp, r7
 801192a:	bd80      	pop	{r7, pc}
 801192c:	20001e6c 	.word	0x20001e6c
 8011930:	08013688 	.word	0x08013688

08011934 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011934:	b580      	push	{r7, lr}
 8011936:	b082      	sub	sp, #8
 8011938:	af00      	add	r7, sp, #0
 801193a:	4603      	mov	r3, r0
 801193c:	6039      	str	r1, [r7, #0]
 801193e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8011940:	683b      	ldr	r3, [r7, #0]
 8011942:	221a      	movs	r2, #26
 8011944:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8011946:	f000 f843 	bl	80119d0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801194a:	4b02      	ldr	r3, [pc, #8]	; (8011954 <USBD_FS_SerialStrDescriptor+0x20>)
}
 801194c:	4618      	mov	r0, r3
 801194e:	3708      	adds	r7, #8
 8011950:	46bd      	mov	sp, r7
 8011952:	bd80      	pop	{r7, pc}
 8011954:	2000023c 	.word	0x2000023c

08011958 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011958:	b580      	push	{r7, lr}
 801195a:	b082      	sub	sp, #8
 801195c:	af00      	add	r7, sp, #0
 801195e:	4603      	mov	r3, r0
 8011960:	6039      	str	r1, [r7, #0]
 8011962:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8011964:	79fb      	ldrb	r3, [r7, #7]
 8011966:	2b00      	cmp	r3, #0
 8011968:	d105      	bne.n	8011976 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801196a:	683a      	ldr	r2, [r7, #0]
 801196c:	4907      	ldr	r1, [pc, #28]	; (801198c <USBD_FS_ConfigStrDescriptor+0x34>)
 801196e:	4808      	ldr	r0, [pc, #32]	; (8011990 <USBD_FS_ConfigStrDescriptor+0x38>)
 8011970:	f7ff fd22 	bl	80113b8 <USBD_GetString>
 8011974:	e004      	b.n	8011980 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011976:	683a      	ldr	r2, [r7, #0]
 8011978:	4904      	ldr	r1, [pc, #16]	; (801198c <USBD_FS_ConfigStrDescriptor+0x34>)
 801197a:	4805      	ldr	r0, [pc, #20]	; (8011990 <USBD_FS_ConfigStrDescriptor+0x38>)
 801197c:	f7ff fd1c 	bl	80113b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011980:	4b02      	ldr	r3, [pc, #8]	; (801198c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8011982:	4618      	mov	r0, r3
 8011984:	3708      	adds	r7, #8
 8011986:	46bd      	mov	sp, r7
 8011988:	bd80      	pop	{r7, pc}
 801198a:	bf00      	nop
 801198c:	20001e6c 	.word	0x20001e6c
 8011990:	0801369c 	.word	0x0801369c

08011994 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011994:	b580      	push	{r7, lr}
 8011996:	b082      	sub	sp, #8
 8011998:	af00      	add	r7, sp, #0
 801199a:	4603      	mov	r3, r0
 801199c:	6039      	str	r1, [r7, #0]
 801199e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80119a0:	79fb      	ldrb	r3, [r7, #7]
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d105      	bne.n	80119b2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80119a6:	683a      	ldr	r2, [r7, #0]
 80119a8:	4907      	ldr	r1, [pc, #28]	; (80119c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80119aa:	4808      	ldr	r0, [pc, #32]	; (80119cc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80119ac:	f7ff fd04 	bl	80113b8 <USBD_GetString>
 80119b0:	e004      	b.n	80119bc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80119b2:	683a      	ldr	r2, [r7, #0]
 80119b4:	4904      	ldr	r1, [pc, #16]	; (80119c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80119b6:	4805      	ldr	r0, [pc, #20]	; (80119cc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80119b8:	f7ff fcfe 	bl	80113b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80119bc:	4b02      	ldr	r3, [pc, #8]	; (80119c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80119be:	4618      	mov	r0, r3
 80119c0:	3708      	adds	r7, #8
 80119c2:	46bd      	mov	sp, r7
 80119c4:	bd80      	pop	{r7, pc}
 80119c6:	bf00      	nop
 80119c8:	20001e6c 	.word	0x20001e6c
 80119cc:	080136a8 	.word	0x080136a8

080119d0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80119d0:	b580      	push	{r7, lr}
 80119d2:	b084      	sub	sp, #16
 80119d4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80119d6:	4b0f      	ldr	r3, [pc, #60]	; (8011a14 <Get_SerialNum+0x44>)
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80119dc:	4b0e      	ldr	r3, [pc, #56]	; (8011a18 <Get_SerialNum+0x48>)
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80119e2:	4b0e      	ldr	r3, [pc, #56]	; (8011a1c <Get_SerialNum+0x4c>)
 80119e4:	681b      	ldr	r3, [r3, #0]
 80119e6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80119e8:	68fa      	ldr	r2, [r7, #12]
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	4413      	add	r3, r2
 80119ee:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80119f0:	68fb      	ldr	r3, [r7, #12]
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d009      	beq.n	8011a0a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80119f6:	2208      	movs	r2, #8
 80119f8:	4909      	ldr	r1, [pc, #36]	; (8011a20 <Get_SerialNum+0x50>)
 80119fa:	68f8      	ldr	r0, [r7, #12]
 80119fc:	f000 f814 	bl	8011a28 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011a00:	2204      	movs	r2, #4
 8011a02:	4908      	ldr	r1, [pc, #32]	; (8011a24 <Get_SerialNum+0x54>)
 8011a04:	68b8      	ldr	r0, [r7, #8]
 8011a06:	f000 f80f 	bl	8011a28 <IntToUnicode>
  }
}
 8011a0a:	bf00      	nop
 8011a0c:	3710      	adds	r7, #16
 8011a0e:	46bd      	mov	sp, r7
 8011a10:	bd80      	pop	{r7, pc}
 8011a12:	bf00      	nop
 8011a14:	1fff7a10 	.word	0x1fff7a10
 8011a18:	1fff7a14 	.word	0x1fff7a14
 8011a1c:	1fff7a18 	.word	0x1fff7a18
 8011a20:	2000023e 	.word	0x2000023e
 8011a24:	2000024e 	.word	0x2000024e

08011a28 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011a28:	b480      	push	{r7}
 8011a2a:	b087      	sub	sp, #28
 8011a2c:	af00      	add	r7, sp, #0
 8011a2e:	60f8      	str	r0, [r7, #12]
 8011a30:	60b9      	str	r1, [r7, #8]
 8011a32:	4613      	mov	r3, r2
 8011a34:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8011a36:	2300      	movs	r3, #0
 8011a38:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011a3a:	2300      	movs	r3, #0
 8011a3c:	75fb      	strb	r3, [r7, #23]
 8011a3e:	e027      	b.n	8011a90 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8011a40:	68fb      	ldr	r3, [r7, #12]
 8011a42:	0f1b      	lsrs	r3, r3, #28
 8011a44:	2b09      	cmp	r3, #9
 8011a46:	d80b      	bhi.n	8011a60 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011a48:	68fb      	ldr	r3, [r7, #12]
 8011a4a:	0f1b      	lsrs	r3, r3, #28
 8011a4c:	b2da      	uxtb	r2, r3
 8011a4e:	7dfb      	ldrb	r3, [r7, #23]
 8011a50:	005b      	lsls	r3, r3, #1
 8011a52:	4619      	mov	r1, r3
 8011a54:	68bb      	ldr	r3, [r7, #8]
 8011a56:	440b      	add	r3, r1
 8011a58:	3230      	adds	r2, #48	; 0x30
 8011a5a:	b2d2      	uxtb	r2, r2
 8011a5c:	701a      	strb	r2, [r3, #0]
 8011a5e:	e00a      	b.n	8011a76 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	0f1b      	lsrs	r3, r3, #28
 8011a64:	b2da      	uxtb	r2, r3
 8011a66:	7dfb      	ldrb	r3, [r7, #23]
 8011a68:	005b      	lsls	r3, r3, #1
 8011a6a:	4619      	mov	r1, r3
 8011a6c:	68bb      	ldr	r3, [r7, #8]
 8011a6e:	440b      	add	r3, r1
 8011a70:	3237      	adds	r2, #55	; 0x37
 8011a72:	b2d2      	uxtb	r2, r2
 8011a74:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	011b      	lsls	r3, r3, #4
 8011a7a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011a7c:	7dfb      	ldrb	r3, [r7, #23]
 8011a7e:	005b      	lsls	r3, r3, #1
 8011a80:	3301      	adds	r3, #1
 8011a82:	68ba      	ldr	r2, [r7, #8]
 8011a84:	4413      	add	r3, r2
 8011a86:	2200      	movs	r2, #0
 8011a88:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011a8a:	7dfb      	ldrb	r3, [r7, #23]
 8011a8c:	3301      	adds	r3, #1
 8011a8e:	75fb      	strb	r3, [r7, #23]
 8011a90:	7dfa      	ldrb	r2, [r7, #23]
 8011a92:	79fb      	ldrb	r3, [r7, #7]
 8011a94:	429a      	cmp	r2, r3
 8011a96:	d3d3      	bcc.n	8011a40 <IntToUnicode+0x18>
  }
}
 8011a98:	bf00      	nop
 8011a9a:	bf00      	nop
 8011a9c:	371c      	adds	r7, #28
 8011a9e:	46bd      	mov	sp, r7
 8011aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aa4:	4770      	bx	lr
	...

08011aa8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011aa8:	b580      	push	{r7, lr}
 8011aaa:	b08a      	sub	sp, #40	; 0x28
 8011aac:	af00      	add	r7, sp, #0
 8011aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011ab0:	f107 0314 	add.w	r3, r7, #20
 8011ab4:	2200      	movs	r2, #0
 8011ab6:	601a      	str	r2, [r3, #0]
 8011ab8:	605a      	str	r2, [r3, #4]
 8011aba:	609a      	str	r2, [r3, #8]
 8011abc:	60da      	str	r2, [r3, #12]
 8011abe:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	681b      	ldr	r3, [r3, #0]
 8011ac4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8011ac8:	d147      	bne.n	8011b5a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011aca:	2300      	movs	r3, #0
 8011acc:	613b      	str	r3, [r7, #16]
 8011ace:	4b25      	ldr	r3, [pc, #148]	; (8011b64 <HAL_PCD_MspInit+0xbc>)
 8011ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011ad2:	4a24      	ldr	r2, [pc, #144]	; (8011b64 <HAL_PCD_MspInit+0xbc>)
 8011ad4:	f043 0301 	orr.w	r3, r3, #1
 8011ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8011ada:	4b22      	ldr	r3, [pc, #136]	; (8011b64 <HAL_PCD_MspInit+0xbc>)
 8011adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011ade:	f003 0301 	and.w	r3, r3, #1
 8011ae2:	613b      	str	r3, [r7, #16]
 8011ae4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8011ae6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011aea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011aec:	2300      	movs	r3, #0
 8011aee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011af0:	2300      	movs	r3, #0
 8011af2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011af4:	f107 0314 	add.w	r3, r7, #20
 8011af8:	4619      	mov	r1, r3
 8011afa:	481b      	ldr	r0, [pc, #108]	; (8011b68 <HAL_PCD_MspInit+0xc0>)
 8011afc:	f7f5 fa22 	bl	8006f44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8011b00:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8011b04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011b06:	2302      	movs	r3, #2
 8011b08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011b0a:	2300      	movs	r3, #0
 8011b0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011b0e:	2303      	movs	r3, #3
 8011b10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8011b12:	230a      	movs	r3, #10
 8011b14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011b16:	f107 0314 	add.w	r3, r7, #20
 8011b1a:	4619      	mov	r1, r3
 8011b1c:	4812      	ldr	r0, [pc, #72]	; (8011b68 <HAL_PCD_MspInit+0xc0>)
 8011b1e:	f7f5 fa11 	bl	8006f44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8011b22:	4b10      	ldr	r3, [pc, #64]	; (8011b64 <HAL_PCD_MspInit+0xbc>)
 8011b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011b26:	4a0f      	ldr	r2, [pc, #60]	; (8011b64 <HAL_PCD_MspInit+0xbc>)
 8011b28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b2c:	6353      	str	r3, [r2, #52]	; 0x34
 8011b2e:	2300      	movs	r3, #0
 8011b30:	60fb      	str	r3, [r7, #12]
 8011b32:	4b0c      	ldr	r3, [pc, #48]	; (8011b64 <HAL_PCD_MspInit+0xbc>)
 8011b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011b36:	4a0b      	ldr	r2, [pc, #44]	; (8011b64 <HAL_PCD_MspInit+0xbc>)
 8011b38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011b3c:	6453      	str	r3, [r2, #68]	; 0x44
 8011b3e:	4b09      	ldr	r3, [pc, #36]	; (8011b64 <HAL_PCD_MspInit+0xbc>)
 8011b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011b42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011b46:	60fb      	str	r3, [r7, #12]
 8011b48:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8011b4a:	2200      	movs	r2, #0
 8011b4c:	2100      	movs	r1, #0
 8011b4e:	2043      	movs	r0, #67	; 0x43
 8011b50:	f7f4 f981 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011b54:	2043      	movs	r0, #67	; 0x43
 8011b56:	f7f4 f99a 	bl	8005e8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8011b5a:	bf00      	nop
 8011b5c:	3728      	adds	r7, #40	; 0x28
 8011b5e:	46bd      	mov	sp, r7
 8011b60:	bd80      	pop	{r7, pc}
 8011b62:	bf00      	nop
 8011b64:	40023800 	.word	0x40023800
 8011b68:	40020000 	.word	0x40020000

08011b6c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b6c:	b580      	push	{r7, lr}
 8011b6e:	b082      	sub	sp, #8
 8011b70:	af00      	add	r7, sp, #0
 8011b72:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8011b80:	4619      	mov	r1, r3
 8011b82:	4610      	mov	r0, r2
 8011b84:	f7fe fc86 	bl	8010494 <USBD_LL_SetupStage>
}
 8011b88:	bf00      	nop
 8011b8a:	3708      	adds	r7, #8
 8011b8c:	46bd      	mov	sp, r7
 8011b8e:	bd80      	pop	{r7, pc}

08011b90 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b90:	b580      	push	{r7, lr}
 8011b92:	b082      	sub	sp, #8
 8011b94:	af00      	add	r7, sp, #0
 8011b96:	6078      	str	r0, [r7, #4]
 8011b98:	460b      	mov	r3, r1
 8011b9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011ba2:	78fa      	ldrb	r2, [r7, #3]
 8011ba4:	6879      	ldr	r1, [r7, #4]
 8011ba6:	4613      	mov	r3, r2
 8011ba8:	00db      	lsls	r3, r3, #3
 8011baa:	1a9b      	subs	r3, r3, r2
 8011bac:	009b      	lsls	r3, r3, #2
 8011bae:	440b      	add	r3, r1
 8011bb0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8011bb4:	681a      	ldr	r2, [r3, #0]
 8011bb6:	78fb      	ldrb	r3, [r7, #3]
 8011bb8:	4619      	mov	r1, r3
 8011bba:	f7fe fcc0 	bl	801053e <USBD_LL_DataOutStage>
}
 8011bbe:	bf00      	nop
 8011bc0:	3708      	adds	r7, #8
 8011bc2:	46bd      	mov	sp, r7
 8011bc4:	bd80      	pop	{r7, pc}

08011bc6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011bc6:	b580      	push	{r7, lr}
 8011bc8:	b082      	sub	sp, #8
 8011bca:	af00      	add	r7, sp, #0
 8011bcc:	6078      	str	r0, [r7, #4]
 8011bce:	460b      	mov	r3, r1
 8011bd0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011bd8:	78fa      	ldrb	r2, [r7, #3]
 8011bda:	6879      	ldr	r1, [r7, #4]
 8011bdc:	4613      	mov	r3, r2
 8011bde:	00db      	lsls	r3, r3, #3
 8011be0:	1a9b      	subs	r3, r3, r2
 8011be2:	009b      	lsls	r3, r3, #2
 8011be4:	440b      	add	r3, r1
 8011be6:	3348      	adds	r3, #72	; 0x48
 8011be8:	681a      	ldr	r2, [r3, #0]
 8011bea:	78fb      	ldrb	r3, [r7, #3]
 8011bec:	4619      	mov	r1, r3
 8011bee:	f7fe fd09 	bl	8010604 <USBD_LL_DataInStage>
}
 8011bf2:	bf00      	nop
 8011bf4:	3708      	adds	r7, #8
 8011bf6:	46bd      	mov	sp, r7
 8011bf8:	bd80      	pop	{r7, pc}

08011bfa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011bfa:	b580      	push	{r7, lr}
 8011bfc:	b082      	sub	sp, #8
 8011bfe:	af00      	add	r7, sp, #0
 8011c00:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011c08:	4618      	mov	r0, r3
 8011c0a:	f7fe fe0d 	bl	8010828 <USBD_LL_SOF>
}
 8011c0e:	bf00      	nop
 8011c10:	3708      	adds	r7, #8
 8011c12:	46bd      	mov	sp, r7
 8011c14:	bd80      	pop	{r7, pc}

08011c16 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c16:	b580      	push	{r7, lr}
 8011c18:	b084      	sub	sp, #16
 8011c1a:	af00      	add	r7, sp, #0
 8011c1c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011c1e:	2301      	movs	r3, #1
 8011c20:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	68db      	ldr	r3, [r3, #12]
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	d102      	bne.n	8011c30 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8011c2a:	2300      	movs	r3, #0
 8011c2c:	73fb      	strb	r3, [r7, #15]
 8011c2e:	e008      	b.n	8011c42 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	68db      	ldr	r3, [r3, #12]
 8011c34:	2b02      	cmp	r3, #2
 8011c36:	d102      	bne.n	8011c3e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8011c38:	2301      	movs	r3, #1
 8011c3a:	73fb      	strb	r3, [r7, #15]
 8011c3c:	e001      	b.n	8011c42 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8011c3e:	f7f2 fadb 	bl	80041f8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011c48:	7bfa      	ldrb	r2, [r7, #15]
 8011c4a:	4611      	mov	r1, r2
 8011c4c:	4618      	mov	r0, r3
 8011c4e:	f7fe fdb0 	bl	80107b2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011c58:	4618      	mov	r0, r3
 8011c5a:	f7fe fd69 	bl	8010730 <USBD_LL_Reset>
}
 8011c5e:	bf00      	nop
 8011c60:	3710      	adds	r7, #16
 8011c62:	46bd      	mov	sp, r7
 8011c64:	bd80      	pop	{r7, pc}
	...

08011c68 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c68:	b580      	push	{r7, lr}
 8011c6a:	b082      	sub	sp, #8
 8011c6c:	af00      	add	r7, sp, #0
 8011c6e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011c76:	4618      	mov	r0, r3
 8011c78:	f7fe fdab 	bl	80107d2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011c84:	681b      	ldr	r3, [r3, #0]
 8011c86:	687a      	ldr	r2, [r7, #4]
 8011c88:	6812      	ldr	r2, [r2, #0]
 8011c8a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011c8e:	f043 0301 	orr.w	r3, r3, #1
 8011c92:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	6a1b      	ldr	r3, [r3, #32]
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d005      	beq.n	8011ca8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011c9c:	4b04      	ldr	r3, [pc, #16]	; (8011cb0 <HAL_PCD_SuspendCallback+0x48>)
 8011c9e:	691b      	ldr	r3, [r3, #16]
 8011ca0:	4a03      	ldr	r2, [pc, #12]	; (8011cb0 <HAL_PCD_SuspendCallback+0x48>)
 8011ca2:	f043 0306 	orr.w	r3, r3, #6
 8011ca6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011ca8:	bf00      	nop
 8011caa:	3708      	adds	r7, #8
 8011cac:	46bd      	mov	sp, r7
 8011cae:	bd80      	pop	{r7, pc}
 8011cb0:	e000ed00 	.word	0xe000ed00

08011cb4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011cb4:	b580      	push	{r7, lr}
 8011cb6:	b082      	sub	sp, #8
 8011cb8:	af00      	add	r7, sp, #0
 8011cba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011cc2:	4618      	mov	r0, r3
 8011cc4:	f7fe fd9a 	bl	80107fc <USBD_LL_Resume>
}
 8011cc8:	bf00      	nop
 8011cca:	3708      	adds	r7, #8
 8011ccc:	46bd      	mov	sp, r7
 8011cce:	bd80      	pop	{r7, pc}

08011cd0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011cd0:	b580      	push	{r7, lr}
 8011cd2:	b082      	sub	sp, #8
 8011cd4:	af00      	add	r7, sp, #0
 8011cd6:	6078      	str	r0, [r7, #4]
 8011cd8:	460b      	mov	r3, r1
 8011cda:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011ce2:	78fa      	ldrb	r2, [r7, #3]
 8011ce4:	4611      	mov	r1, r2
 8011ce6:	4618      	mov	r0, r3
 8011ce8:	f7fe fdc5 	bl	8010876 <USBD_LL_IsoOUTIncomplete>
}
 8011cec:	bf00      	nop
 8011cee:	3708      	adds	r7, #8
 8011cf0:	46bd      	mov	sp, r7
 8011cf2:	bd80      	pop	{r7, pc}

08011cf4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011cf4:	b580      	push	{r7, lr}
 8011cf6:	b082      	sub	sp, #8
 8011cf8:	af00      	add	r7, sp, #0
 8011cfa:	6078      	str	r0, [r7, #4]
 8011cfc:	460b      	mov	r3, r1
 8011cfe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011d06:	78fa      	ldrb	r2, [r7, #3]
 8011d08:	4611      	mov	r1, r2
 8011d0a:	4618      	mov	r0, r3
 8011d0c:	f7fe fda6 	bl	801085c <USBD_LL_IsoINIncomplete>
}
 8011d10:	bf00      	nop
 8011d12:	3708      	adds	r7, #8
 8011d14:	46bd      	mov	sp, r7
 8011d16:	bd80      	pop	{r7, pc}

08011d18 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d18:	b580      	push	{r7, lr}
 8011d1a:	b082      	sub	sp, #8
 8011d1c:	af00      	add	r7, sp, #0
 8011d1e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011d26:	4618      	mov	r0, r3
 8011d28:	f7fe fdb2 	bl	8010890 <USBD_LL_DevConnected>
}
 8011d2c:	bf00      	nop
 8011d2e:	3708      	adds	r7, #8
 8011d30:	46bd      	mov	sp, r7
 8011d32:	bd80      	pop	{r7, pc}

08011d34 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d34:	b580      	push	{r7, lr}
 8011d36:	b082      	sub	sp, #8
 8011d38:	af00      	add	r7, sp, #0
 8011d3a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011d42:	4618      	mov	r0, r3
 8011d44:	f7fe fdaf 	bl	80108a6 <USBD_LL_DevDisconnected>
}
 8011d48:	bf00      	nop
 8011d4a:	3708      	adds	r7, #8
 8011d4c:	46bd      	mov	sp, r7
 8011d4e:	bd80      	pop	{r7, pc}

08011d50 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011d50:	b580      	push	{r7, lr}
 8011d52:	b082      	sub	sp, #8
 8011d54:	af00      	add	r7, sp, #0
 8011d56:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	781b      	ldrb	r3, [r3, #0]
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d13c      	bne.n	8011dda <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011d60:	4a20      	ldr	r2, [pc, #128]	; (8011de4 <USBD_LL_Init+0x94>)
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	4a1e      	ldr	r2, [pc, #120]	; (8011de4 <USBD_LL_Init+0x94>)
 8011d6c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011d70:	4b1c      	ldr	r3, [pc, #112]	; (8011de4 <USBD_LL_Init+0x94>)
 8011d72:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8011d76:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8011d78:	4b1a      	ldr	r3, [pc, #104]	; (8011de4 <USBD_LL_Init+0x94>)
 8011d7a:	2204      	movs	r2, #4
 8011d7c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8011d7e:	4b19      	ldr	r3, [pc, #100]	; (8011de4 <USBD_LL_Init+0x94>)
 8011d80:	2202      	movs	r2, #2
 8011d82:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011d84:	4b17      	ldr	r3, [pc, #92]	; (8011de4 <USBD_LL_Init+0x94>)
 8011d86:	2200      	movs	r2, #0
 8011d88:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011d8a:	4b16      	ldr	r3, [pc, #88]	; (8011de4 <USBD_LL_Init+0x94>)
 8011d8c:	2202      	movs	r2, #2
 8011d8e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8011d90:	4b14      	ldr	r3, [pc, #80]	; (8011de4 <USBD_LL_Init+0x94>)
 8011d92:	2200      	movs	r2, #0
 8011d94:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011d96:	4b13      	ldr	r3, [pc, #76]	; (8011de4 <USBD_LL_Init+0x94>)
 8011d98:	2200      	movs	r2, #0
 8011d9a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8011d9c:	4b11      	ldr	r3, [pc, #68]	; (8011de4 <USBD_LL_Init+0x94>)
 8011d9e:	2200      	movs	r2, #0
 8011da0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8011da2:	4b10      	ldr	r3, [pc, #64]	; (8011de4 <USBD_LL_Init+0x94>)
 8011da4:	2201      	movs	r2, #1
 8011da6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011da8:	4b0e      	ldr	r3, [pc, #56]	; (8011de4 <USBD_LL_Init+0x94>)
 8011daa:	2200      	movs	r2, #0
 8011dac:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8011dae:	480d      	ldr	r0, [pc, #52]	; (8011de4 <USBD_LL_Init+0x94>)
 8011db0:	f7f7 fbbe 	bl	8009530 <HAL_PCD_Init>
 8011db4:	4603      	mov	r3, r0
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d001      	beq.n	8011dbe <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8011dba:	f7f2 fa1d 	bl	80041f8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011dbe:	2180      	movs	r1, #128	; 0x80
 8011dc0:	4808      	ldr	r0, [pc, #32]	; (8011de4 <USBD_LL_Init+0x94>)
 8011dc2:	f7f8 fd1c 	bl	800a7fe <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011dc6:	2240      	movs	r2, #64	; 0x40
 8011dc8:	2100      	movs	r1, #0
 8011dca:	4806      	ldr	r0, [pc, #24]	; (8011de4 <USBD_LL_Init+0x94>)
 8011dcc:	f7f8 fcd0 	bl	800a770 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011dd0:	2280      	movs	r2, #128	; 0x80
 8011dd2:	2101      	movs	r1, #1
 8011dd4:	4803      	ldr	r0, [pc, #12]	; (8011de4 <USBD_LL_Init+0x94>)
 8011dd6:	f7f8 fccb 	bl	800a770 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8011dda:	2300      	movs	r3, #0
}
 8011ddc:	4618      	mov	r0, r3
 8011dde:	3708      	adds	r7, #8
 8011de0:	46bd      	mov	sp, r7
 8011de2:	bd80      	pop	{r7, pc}
 8011de4:	2000206c 	.word	0x2000206c

08011de8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011de8:	b580      	push	{r7, lr}
 8011dea:	b084      	sub	sp, #16
 8011dec:	af00      	add	r7, sp, #0
 8011dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011df0:	2300      	movs	r3, #0
 8011df2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011df4:	2300      	movs	r3, #0
 8011df6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011dfe:	4618      	mov	r0, r3
 8011e00:	f7f7 fcb3 	bl	800976a <HAL_PCD_Start>
 8011e04:	4603      	mov	r3, r0
 8011e06:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e08:	7bfb      	ldrb	r3, [r7, #15]
 8011e0a:	4618      	mov	r0, r3
 8011e0c:	f000 f92a 	bl	8012064 <USBD_Get_USB_Status>
 8011e10:	4603      	mov	r3, r0
 8011e12:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011e14:	7bbb      	ldrb	r3, [r7, #14]
}
 8011e16:	4618      	mov	r0, r3
 8011e18:	3710      	adds	r7, #16
 8011e1a:	46bd      	mov	sp, r7
 8011e1c:	bd80      	pop	{r7, pc}

08011e1e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011e1e:	b580      	push	{r7, lr}
 8011e20:	b084      	sub	sp, #16
 8011e22:	af00      	add	r7, sp, #0
 8011e24:	6078      	str	r0, [r7, #4]
 8011e26:	4608      	mov	r0, r1
 8011e28:	4611      	mov	r1, r2
 8011e2a:	461a      	mov	r2, r3
 8011e2c:	4603      	mov	r3, r0
 8011e2e:	70fb      	strb	r3, [r7, #3]
 8011e30:	460b      	mov	r3, r1
 8011e32:	70bb      	strb	r3, [r7, #2]
 8011e34:	4613      	mov	r3, r2
 8011e36:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e38:	2300      	movs	r3, #0
 8011e3a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e3c:	2300      	movs	r3, #0
 8011e3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011e46:	78bb      	ldrb	r3, [r7, #2]
 8011e48:	883a      	ldrh	r2, [r7, #0]
 8011e4a:	78f9      	ldrb	r1, [r7, #3]
 8011e4c:	f7f8 f897 	bl	8009f7e <HAL_PCD_EP_Open>
 8011e50:	4603      	mov	r3, r0
 8011e52:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e54:	7bfb      	ldrb	r3, [r7, #15]
 8011e56:	4618      	mov	r0, r3
 8011e58:	f000 f904 	bl	8012064 <USBD_Get_USB_Status>
 8011e5c:	4603      	mov	r3, r0
 8011e5e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011e60:	7bbb      	ldrb	r3, [r7, #14]
}
 8011e62:	4618      	mov	r0, r3
 8011e64:	3710      	adds	r7, #16
 8011e66:	46bd      	mov	sp, r7
 8011e68:	bd80      	pop	{r7, pc}

08011e6a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011e6a:	b580      	push	{r7, lr}
 8011e6c:	b084      	sub	sp, #16
 8011e6e:	af00      	add	r7, sp, #0
 8011e70:	6078      	str	r0, [r7, #4]
 8011e72:	460b      	mov	r3, r1
 8011e74:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e76:	2300      	movs	r3, #0
 8011e78:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e7a:	2300      	movs	r3, #0
 8011e7c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011e84:	78fa      	ldrb	r2, [r7, #3]
 8011e86:	4611      	mov	r1, r2
 8011e88:	4618      	mov	r0, r3
 8011e8a:	f7f8 f8e0 	bl	800a04e <HAL_PCD_EP_Close>
 8011e8e:	4603      	mov	r3, r0
 8011e90:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e92:	7bfb      	ldrb	r3, [r7, #15]
 8011e94:	4618      	mov	r0, r3
 8011e96:	f000 f8e5 	bl	8012064 <USBD_Get_USB_Status>
 8011e9a:	4603      	mov	r3, r0
 8011e9c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011e9e:	7bbb      	ldrb	r3, [r7, #14]
}
 8011ea0:	4618      	mov	r0, r3
 8011ea2:	3710      	adds	r7, #16
 8011ea4:	46bd      	mov	sp, r7
 8011ea6:	bd80      	pop	{r7, pc}

08011ea8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011ea8:	b580      	push	{r7, lr}
 8011eaa:	b084      	sub	sp, #16
 8011eac:	af00      	add	r7, sp, #0
 8011eae:	6078      	str	r0, [r7, #4]
 8011eb0:	460b      	mov	r3, r1
 8011eb2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011eb4:	2300      	movs	r3, #0
 8011eb6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011eb8:	2300      	movs	r3, #0
 8011eba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011ec2:	78fa      	ldrb	r2, [r7, #3]
 8011ec4:	4611      	mov	r1, r2
 8011ec6:	4618      	mov	r0, r3
 8011ec8:	f7f8 f9b8 	bl	800a23c <HAL_PCD_EP_SetStall>
 8011ecc:	4603      	mov	r3, r0
 8011ece:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011ed0:	7bfb      	ldrb	r3, [r7, #15]
 8011ed2:	4618      	mov	r0, r3
 8011ed4:	f000 f8c6 	bl	8012064 <USBD_Get_USB_Status>
 8011ed8:	4603      	mov	r3, r0
 8011eda:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011edc:	7bbb      	ldrb	r3, [r7, #14]
}
 8011ede:	4618      	mov	r0, r3
 8011ee0:	3710      	adds	r7, #16
 8011ee2:	46bd      	mov	sp, r7
 8011ee4:	bd80      	pop	{r7, pc}

08011ee6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011ee6:	b580      	push	{r7, lr}
 8011ee8:	b084      	sub	sp, #16
 8011eea:	af00      	add	r7, sp, #0
 8011eec:	6078      	str	r0, [r7, #4]
 8011eee:	460b      	mov	r3, r1
 8011ef0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ef2:	2300      	movs	r3, #0
 8011ef4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ef6:	2300      	movs	r3, #0
 8011ef8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011f00:	78fa      	ldrb	r2, [r7, #3]
 8011f02:	4611      	mov	r1, r2
 8011f04:	4618      	mov	r0, r3
 8011f06:	f7f8 f9fd 	bl	800a304 <HAL_PCD_EP_ClrStall>
 8011f0a:	4603      	mov	r3, r0
 8011f0c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f0e:	7bfb      	ldrb	r3, [r7, #15]
 8011f10:	4618      	mov	r0, r3
 8011f12:	f000 f8a7 	bl	8012064 <USBD_Get_USB_Status>
 8011f16:	4603      	mov	r3, r0
 8011f18:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011f1a:	7bbb      	ldrb	r3, [r7, #14]
}
 8011f1c:	4618      	mov	r0, r3
 8011f1e:	3710      	adds	r7, #16
 8011f20:	46bd      	mov	sp, r7
 8011f22:	bd80      	pop	{r7, pc}

08011f24 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011f24:	b480      	push	{r7}
 8011f26:	b085      	sub	sp, #20
 8011f28:	af00      	add	r7, sp, #0
 8011f2a:	6078      	str	r0, [r7, #4]
 8011f2c:	460b      	mov	r3, r1
 8011f2e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011f36:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011f38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	da0b      	bge.n	8011f58 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011f40:	78fb      	ldrb	r3, [r7, #3]
 8011f42:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011f46:	68f9      	ldr	r1, [r7, #12]
 8011f48:	4613      	mov	r3, r2
 8011f4a:	00db      	lsls	r3, r3, #3
 8011f4c:	1a9b      	subs	r3, r3, r2
 8011f4e:	009b      	lsls	r3, r3, #2
 8011f50:	440b      	add	r3, r1
 8011f52:	333e      	adds	r3, #62	; 0x3e
 8011f54:	781b      	ldrb	r3, [r3, #0]
 8011f56:	e00b      	b.n	8011f70 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011f58:	78fb      	ldrb	r3, [r7, #3]
 8011f5a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011f5e:	68f9      	ldr	r1, [r7, #12]
 8011f60:	4613      	mov	r3, r2
 8011f62:	00db      	lsls	r3, r3, #3
 8011f64:	1a9b      	subs	r3, r3, r2
 8011f66:	009b      	lsls	r3, r3, #2
 8011f68:	440b      	add	r3, r1
 8011f6a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011f6e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011f70:	4618      	mov	r0, r3
 8011f72:	3714      	adds	r7, #20
 8011f74:	46bd      	mov	sp, r7
 8011f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f7a:	4770      	bx	lr

08011f7c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011f7c:	b580      	push	{r7, lr}
 8011f7e:	b084      	sub	sp, #16
 8011f80:	af00      	add	r7, sp, #0
 8011f82:	6078      	str	r0, [r7, #4]
 8011f84:	460b      	mov	r3, r1
 8011f86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f88:	2300      	movs	r3, #0
 8011f8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f8c:	2300      	movs	r3, #0
 8011f8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011f96:	78fa      	ldrb	r2, [r7, #3]
 8011f98:	4611      	mov	r1, r2
 8011f9a:	4618      	mov	r0, r3
 8011f9c:	f7f7 ffca 	bl	8009f34 <HAL_PCD_SetAddress>
 8011fa0:	4603      	mov	r3, r0
 8011fa2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011fa4:	7bfb      	ldrb	r3, [r7, #15]
 8011fa6:	4618      	mov	r0, r3
 8011fa8:	f000 f85c 	bl	8012064 <USBD_Get_USB_Status>
 8011fac:	4603      	mov	r3, r0
 8011fae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011fb0:	7bbb      	ldrb	r3, [r7, #14]
}
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	3710      	adds	r7, #16
 8011fb6:	46bd      	mov	sp, r7
 8011fb8:	bd80      	pop	{r7, pc}

08011fba <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011fba:	b580      	push	{r7, lr}
 8011fbc:	b086      	sub	sp, #24
 8011fbe:	af00      	add	r7, sp, #0
 8011fc0:	60f8      	str	r0, [r7, #12]
 8011fc2:	607a      	str	r2, [r7, #4]
 8011fc4:	603b      	str	r3, [r7, #0]
 8011fc6:	460b      	mov	r3, r1
 8011fc8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011fca:	2300      	movs	r3, #0
 8011fcc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011fce:	2300      	movs	r3, #0
 8011fd0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011fd2:	68fb      	ldr	r3, [r7, #12]
 8011fd4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011fd8:	7af9      	ldrb	r1, [r7, #11]
 8011fda:	683b      	ldr	r3, [r7, #0]
 8011fdc:	687a      	ldr	r2, [r7, #4]
 8011fde:	f7f8 f8e3 	bl	800a1a8 <HAL_PCD_EP_Transmit>
 8011fe2:	4603      	mov	r3, r0
 8011fe4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011fe6:	7dfb      	ldrb	r3, [r7, #23]
 8011fe8:	4618      	mov	r0, r3
 8011fea:	f000 f83b 	bl	8012064 <USBD_Get_USB_Status>
 8011fee:	4603      	mov	r3, r0
 8011ff0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011ff2:	7dbb      	ldrb	r3, [r7, #22]
}
 8011ff4:	4618      	mov	r0, r3
 8011ff6:	3718      	adds	r7, #24
 8011ff8:	46bd      	mov	sp, r7
 8011ffa:	bd80      	pop	{r7, pc}

08011ffc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011ffc:	b580      	push	{r7, lr}
 8011ffe:	b086      	sub	sp, #24
 8012000:	af00      	add	r7, sp, #0
 8012002:	60f8      	str	r0, [r7, #12]
 8012004:	607a      	str	r2, [r7, #4]
 8012006:	603b      	str	r3, [r7, #0]
 8012008:	460b      	mov	r3, r1
 801200a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801200c:	2300      	movs	r3, #0
 801200e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012010:	2300      	movs	r3, #0
 8012012:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8012014:	68fb      	ldr	r3, [r7, #12]
 8012016:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801201a:	7af9      	ldrb	r1, [r7, #11]
 801201c:	683b      	ldr	r3, [r7, #0]
 801201e:	687a      	ldr	r2, [r7, #4]
 8012020:	f7f8 f85f 	bl	800a0e2 <HAL_PCD_EP_Receive>
 8012024:	4603      	mov	r3, r0
 8012026:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012028:	7dfb      	ldrb	r3, [r7, #23]
 801202a:	4618      	mov	r0, r3
 801202c:	f000 f81a 	bl	8012064 <USBD_Get_USB_Status>
 8012030:	4603      	mov	r3, r0
 8012032:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012034:	7dbb      	ldrb	r3, [r7, #22]
}
 8012036:	4618      	mov	r0, r3
 8012038:	3718      	adds	r7, #24
 801203a:	46bd      	mov	sp, r7
 801203c:	bd80      	pop	{r7, pc}

0801203e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801203e:	b580      	push	{r7, lr}
 8012040:	b082      	sub	sp, #8
 8012042:	af00      	add	r7, sp, #0
 8012044:	6078      	str	r0, [r7, #4]
 8012046:	460b      	mov	r3, r1
 8012048:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012050:	78fa      	ldrb	r2, [r7, #3]
 8012052:	4611      	mov	r1, r2
 8012054:	4618      	mov	r0, r3
 8012056:	f7f8 f88f 	bl	800a178 <HAL_PCD_EP_GetRxCount>
 801205a:	4603      	mov	r3, r0
}
 801205c:	4618      	mov	r0, r3
 801205e:	3708      	adds	r7, #8
 8012060:	46bd      	mov	sp, r7
 8012062:	bd80      	pop	{r7, pc}

08012064 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012064:	b480      	push	{r7}
 8012066:	b085      	sub	sp, #20
 8012068:	af00      	add	r7, sp, #0
 801206a:	4603      	mov	r3, r0
 801206c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801206e:	2300      	movs	r3, #0
 8012070:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8012072:	79fb      	ldrb	r3, [r7, #7]
 8012074:	2b03      	cmp	r3, #3
 8012076:	d817      	bhi.n	80120a8 <USBD_Get_USB_Status+0x44>
 8012078:	a201      	add	r2, pc, #4	; (adr r2, 8012080 <USBD_Get_USB_Status+0x1c>)
 801207a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801207e:	bf00      	nop
 8012080:	08012091 	.word	0x08012091
 8012084:	08012097 	.word	0x08012097
 8012088:	0801209d 	.word	0x0801209d
 801208c:	080120a3 	.word	0x080120a3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012090:	2300      	movs	r3, #0
 8012092:	73fb      	strb	r3, [r7, #15]
    break;
 8012094:	e00b      	b.n	80120ae <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012096:	2303      	movs	r3, #3
 8012098:	73fb      	strb	r3, [r7, #15]
    break;
 801209a:	e008      	b.n	80120ae <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801209c:	2301      	movs	r3, #1
 801209e:	73fb      	strb	r3, [r7, #15]
    break;
 80120a0:	e005      	b.n	80120ae <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80120a2:	2303      	movs	r3, #3
 80120a4:	73fb      	strb	r3, [r7, #15]
    break;
 80120a6:	e002      	b.n	80120ae <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80120a8:	2303      	movs	r3, #3
 80120aa:	73fb      	strb	r3, [r7, #15]
    break;
 80120ac:	bf00      	nop
  }
  return usb_status;
 80120ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80120b0:	4618      	mov	r0, r3
 80120b2:	3714      	adds	r7, #20
 80120b4:	46bd      	mov	sp, r7
 80120b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ba:	4770      	bx	lr

080120bc <__assert_func>:
 80120bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80120be:	4614      	mov	r4, r2
 80120c0:	461a      	mov	r2, r3
 80120c2:	4b09      	ldr	r3, [pc, #36]	; (80120e8 <__assert_func+0x2c>)
 80120c4:	681b      	ldr	r3, [r3, #0]
 80120c6:	4605      	mov	r5, r0
 80120c8:	68d8      	ldr	r0, [r3, #12]
 80120ca:	b14c      	cbz	r4, 80120e0 <__assert_func+0x24>
 80120cc:	4b07      	ldr	r3, [pc, #28]	; (80120ec <__assert_func+0x30>)
 80120ce:	9100      	str	r1, [sp, #0]
 80120d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80120d4:	4906      	ldr	r1, [pc, #24]	; (80120f0 <__assert_func+0x34>)
 80120d6:	462b      	mov	r3, r5
 80120d8:	f000 f814 	bl	8012104 <fiprintf>
 80120dc:	f000 fcf6 	bl	8012acc <abort>
 80120e0:	4b04      	ldr	r3, [pc, #16]	; (80120f4 <__assert_func+0x38>)
 80120e2:	461c      	mov	r4, r3
 80120e4:	e7f3      	b.n	80120ce <__assert_func+0x12>
 80120e6:	bf00      	nop
 80120e8:	20000258 	.word	0x20000258
 80120ec:	08013d80 	.word	0x08013d80
 80120f0:	08013d8d 	.word	0x08013d8d
 80120f4:	08013dbb 	.word	0x08013dbb

080120f8 <__errno>:
 80120f8:	4b01      	ldr	r3, [pc, #4]	; (8012100 <__errno+0x8>)
 80120fa:	6818      	ldr	r0, [r3, #0]
 80120fc:	4770      	bx	lr
 80120fe:	bf00      	nop
 8012100:	20000258 	.word	0x20000258

08012104 <fiprintf>:
 8012104:	b40e      	push	{r1, r2, r3}
 8012106:	b503      	push	{r0, r1, lr}
 8012108:	4601      	mov	r1, r0
 801210a:	ab03      	add	r3, sp, #12
 801210c:	4805      	ldr	r0, [pc, #20]	; (8012124 <fiprintf+0x20>)
 801210e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012112:	6800      	ldr	r0, [r0, #0]
 8012114:	9301      	str	r3, [sp, #4]
 8012116:	f000 f925 	bl	8012364 <_vfiprintf_r>
 801211a:	b002      	add	sp, #8
 801211c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012120:	b003      	add	sp, #12
 8012122:	4770      	bx	lr
 8012124:	20000258 	.word	0x20000258

08012128 <__libc_init_array>:
 8012128:	b570      	push	{r4, r5, r6, lr}
 801212a:	4d0d      	ldr	r5, [pc, #52]	; (8012160 <__libc_init_array+0x38>)
 801212c:	4c0d      	ldr	r4, [pc, #52]	; (8012164 <__libc_init_array+0x3c>)
 801212e:	1b64      	subs	r4, r4, r5
 8012130:	10a4      	asrs	r4, r4, #2
 8012132:	2600      	movs	r6, #0
 8012134:	42a6      	cmp	r6, r4
 8012136:	d109      	bne.n	801214c <__libc_init_array+0x24>
 8012138:	4d0b      	ldr	r5, [pc, #44]	; (8012168 <__libc_init_array+0x40>)
 801213a:	4c0c      	ldr	r4, [pc, #48]	; (801216c <__libc_init_array+0x44>)
 801213c:	f001 f9d2 	bl	80134e4 <_init>
 8012140:	1b64      	subs	r4, r4, r5
 8012142:	10a4      	asrs	r4, r4, #2
 8012144:	2600      	movs	r6, #0
 8012146:	42a6      	cmp	r6, r4
 8012148:	d105      	bne.n	8012156 <__libc_init_array+0x2e>
 801214a:	bd70      	pop	{r4, r5, r6, pc}
 801214c:	f855 3b04 	ldr.w	r3, [r5], #4
 8012150:	4798      	blx	r3
 8012152:	3601      	adds	r6, #1
 8012154:	e7ee      	b.n	8012134 <__libc_init_array+0xc>
 8012156:	f855 3b04 	ldr.w	r3, [r5], #4
 801215a:	4798      	blx	r3
 801215c:	3601      	adds	r6, #1
 801215e:	e7f2      	b.n	8012146 <__libc_init_array+0x1e>
 8012160:	08013e5c 	.word	0x08013e5c
 8012164:	08013e5c 	.word	0x08013e5c
 8012168:	08013e5c 	.word	0x08013e5c
 801216c:	08013e60 	.word	0x08013e60

08012170 <malloc>:
 8012170:	4b02      	ldr	r3, [pc, #8]	; (801217c <malloc+0xc>)
 8012172:	4601      	mov	r1, r0
 8012174:	6818      	ldr	r0, [r3, #0]
 8012176:	f000 b871 	b.w	801225c <_malloc_r>
 801217a:	bf00      	nop
 801217c:	20000258 	.word	0x20000258

08012180 <free>:
 8012180:	4b02      	ldr	r3, [pc, #8]	; (801218c <free+0xc>)
 8012182:	4601      	mov	r1, r0
 8012184:	6818      	ldr	r0, [r3, #0]
 8012186:	f000 b819 	b.w	80121bc <_free_r>
 801218a:	bf00      	nop
 801218c:	20000258 	.word	0x20000258

08012190 <memcpy>:
 8012190:	440a      	add	r2, r1
 8012192:	4291      	cmp	r1, r2
 8012194:	f100 33ff 	add.w	r3, r0, #4294967295
 8012198:	d100      	bne.n	801219c <memcpy+0xc>
 801219a:	4770      	bx	lr
 801219c:	b510      	push	{r4, lr}
 801219e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80121a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80121a6:	4291      	cmp	r1, r2
 80121a8:	d1f9      	bne.n	801219e <memcpy+0xe>
 80121aa:	bd10      	pop	{r4, pc}

080121ac <memset>:
 80121ac:	4402      	add	r2, r0
 80121ae:	4603      	mov	r3, r0
 80121b0:	4293      	cmp	r3, r2
 80121b2:	d100      	bne.n	80121b6 <memset+0xa>
 80121b4:	4770      	bx	lr
 80121b6:	f803 1b01 	strb.w	r1, [r3], #1
 80121ba:	e7f9      	b.n	80121b0 <memset+0x4>

080121bc <_free_r>:
 80121bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80121be:	2900      	cmp	r1, #0
 80121c0:	d048      	beq.n	8012254 <_free_r+0x98>
 80121c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80121c6:	9001      	str	r0, [sp, #4]
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	f1a1 0404 	sub.w	r4, r1, #4
 80121ce:	bfb8      	it	lt
 80121d0:	18e4      	addlt	r4, r4, r3
 80121d2:	f000 febb 	bl	8012f4c <__malloc_lock>
 80121d6:	4a20      	ldr	r2, [pc, #128]	; (8012258 <_free_r+0x9c>)
 80121d8:	9801      	ldr	r0, [sp, #4]
 80121da:	6813      	ldr	r3, [r2, #0]
 80121dc:	4615      	mov	r5, r2
 80121de:	b933      	cbnz	r3, 80121ee <_free_r+0x32>
 80121e0:	6063      	str	r3, [r4, #4]
 80121e2:	6014      	str	r4, [r2, #0]
 80121e4:	b003      	add	sp, #12
 80121e6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80121ea:	f000 beb5 	b.w	8012f58 <__malloc_unlock>
 80121ee:	42a3      	cmp	r3, r4
 80121f0:	d90b      	bls.n	801220a <_free_r+0x4e>
 80121f2:	6821      	ldr	r1, [r4, #0]
 80121f4:	1862      	adds	r2, r4, r1
 80121f6:	4293      	cmp	r3, r2
 80121f8:	bf04      	itt	eq
 80121fa:	681a      	ldreq	r2, [r3, #0]
 80121fc:	685b      	ldreq	r3, [r3, #4]
 80121fe:	6063      	str	r3, [r4, #4]
 8012200:	bf04      	itt	eq
 8012202:	1852      	addeq	r2, r2, r1
 8012204:	6022      	streq	r2, [r4, #0]
 8012206:	602c      	str	r4, [r5, #0]
 8012208:	e7ec      	b.n	80121e4 <_free_r+0x28>
 801220a:	461a      	mov	r2, r3
 801220c:	685b      	ldr	r3, [r3, #4]
 801220e:	b10b      	cbz	r3, 8012214 <_free_r+0x58>
 8012210:	42a3      	cmp	r3, r4
 8012212:	d9fa      	bls.n	801220a <_free_r+0x4e>
 8012214:	6811      	ldr	r1, [r2, #0]
 8012216:	1855      	adds	r5, r2, r1
 8012218:	42a5      	cmp	r5, r4
 801221a:	d10b      	bne.n	8012234 <_free_r+0x78>
 801221c:	6824      	ldr	r4, [r4, #0]
 801221e:	4421      	add	r1, r4
 8012220:	1854      	adds	r4, r2, r1
 8012222:	42a3      	cmp	r3, r4
 8012224:	6011      	str	r1, [r2, #0]
 8012226:	d1dd      	bne.n	80121e4 <_free_r+0x28>
 8012228:	681c      	ldr	r4, [r3, #0]
 801222a:	685b      	ldr	r3, [r3, #4]
 801222c:	6053      	str	r3, [r2, #4]
 801222e:	4421      	add	r1, r4
 8012230:	6011      	str	r1, [r2, #0]
 8012232:	e7d7      	b.n	80121e4 <_free_r+0x28>
 8012234:	d902      	bls.n	801223c <_free_r+0x80>
 8012236:	230c      	movs	r3, #12
 8012238:	6003      	str	r3, [r0, #0]
 801223a:	e7d3      	b.n	80121e4 <_free_r+0x28>
 801223c:	6825      	ldr	r5, [r4, #0]
 801223e:	1961      	adds	r1, r4, r5
 8012240:	428b      	cmp	r3, r1
 8012242:	bf04      	itt	eq
 8012244:	6819      	ldreq	r1, [r3, #0]
 8012246:	685b      	ldreq	r3, [r3, #4]
 8012248:	6063      	str	r3, [r4, #4]
 801224a:	bf04      	itt	eq
 801224c:	1949      	addeq	r1, r1, r5
 801224e:	6021      	streq	r1, [r4, #0]
 8012250:	6054      	str	r4, [r2, #4]
 8012252:	e7c7      	b.n	80121e4 <_free_r+0x28>
 8012254:	b003      	add	sp, #12
 8012256:	bd30      	pop	{r4, r5, pc}
 8012258:	20000700 	.word	0x20000700

0801225c <_malloc_r>:
 801225c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801225e:	1ccd      	adds	r5, r1, #3
 8012260:	f025 0503 	bic.w	r5, r5, #3
 8012264:	3508      	adds	r5, #8
 8012266:	2d0c      	cmp	r5, #12
 8012268:	bf38      	it	cc
 801226a:	250c      	movcc	r5, #12
 801226c:	2d00      	cmp	r5, #0
 801226e:	4606      	mov	r6, r0
 8012270:	db01      	blt.n	8012276 <_malloc_r+0x1a>
 8012272:	42a9      	cmp	r1, r5
 8012274:	d903      	bls.n	801227e <_malloc_r+0x22>
 8012276:	230c      	movs	r3, #12
 8012278:	6033      	str	r3, [r6, #0]
 801227a:	2000      	movs	r0, #0
 801227c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801227e:	f000 fe65 	bl	8012f4c <__malloc_lock>
 8012282:	4921      	ldr	r1, [pc, #132]	; (8012308 <_malloc_r+0xac>)
 8012284:	680a      	ldr	r2, [r1, #0]
 8012286:	4614      	mov	r4, r2
 8012288:	b99c      	cbnz	r4, 80122b2 <_malloc_r+0x56>
 801228a:	4f20      	ldr	r7, [pc, #128]	; (801230c <_malloc_r+0xb0>)
 801228c:	683b      	ldr	r3, [r7, #0]
 801228e:	b923      	cbnz	r3, 801229a <_malloc_r+0x3e>
 8012290:	4621      	mov	r1, r4
 8012292:	4630      	mov	r0, r6
 8012294:	f000 fb2a 	bl	80128ec <_sbrk_r>
 8012298:	6038      	str	r0, [r7, #0]
 801229a:	4629      	mov	r1, r5
 801229c:	4630      	mov	r0, r6
 801229e:	f000 fb25 	bl	80128ec <_sbrk_r>
 80122a2:	1c43      	adds	r3, r0, #1
 80122a4:	d123      	bne.n	80122ee <_malloc_r+0x92>
 80122a6:	230c      	movs	r3, #12
 80122a8:	6033      	str	r3, [r6, #0]
 80122aa:	4630      	mov	r0, r6
 80122ac:	f000 fe54 	bl	8012f58 <__malloc_unlock>
 80122b0:	e7e3      	b.n	801227a <_malloc_r+0x1e>
 80122b2:	6823      	ldr	r3, [r4, #0]
 80122b4:	1b5b      	subs	r3, r3, r5
 80122b6:	d417      	bmi.n	80122e8 <_malloc_r+0x8c>
 80122b8:	2b0b      	cmp	r3, #11
 80122ba:	d903      	bls.n	80122c4 <_malloc_r+0x68>
 80122bc:	6023      	str	r3, [r4, #0]
 80122be:	441c      	add	r4, r3
 80122c0:	6025      	str	r5, [r4, #0]
 80122c2:	e004      	b.n	80122ce <_malloc_r+0x72>
 80122c4:	6863      	ldr	r3, [r4, #4]
 80122c6:	42a2      	cmp	r2, r4
 80122c8:	bf0c      	ite	eq
 80122ca:	600b      	streq	r3, [r1, #0]
 80122cc:	6053      	strne	r3, [r2, #4]
 80122ce:	4630      	mov	r0, r6
 80122d0:	f000 fe42 	bl	8012f58 <__malloc_unlock>
 80122d4:	f104 000b 	add.w	r0, r4, #11
 80122d8:	1d23      	adds	r3, r4, #4
 80122da:	f020 0007 	bic.w	r0, r0, #7
 80122de:	1ac2      	subs	r2, r0, r3
 80122e0:	d0cc      	beq.n	801227c <_malloc_r+0x20>
 80122e2:	1a1b      	subs	r3, r3, r0
 80122e4:	50a3      	str	r3, [r4, r2]
 80122e6:	e7c9      	b.n	801227c <_malloc_r+0x20>
 80122e8:	4622      	mov	r2, r4
 80122ea:	6864      	ldr	r4, [r4, #4]
 80122ec:	e7cc      	b.n	8012288 <_malloc_r+0x2c>
 80122ee:	1cc4      	adds	r4, r0, #3
 80122f0:	f024 0403 	bic.w	r4, r4, #3
 80122f4:	42a0      	cmp	r0, r4
 80122f6:	d0e3      	beq.n	80122c0 <_malloc_r+0x64>
 80122f8:	1a21      	subs	r1, r4, r0
 80122fa:	4630      	mov	r0, r6
 80122fc:	f000 faf6 	bl	80128ec <_sbrk_r>
 8012300:	3001      	adds	r0, #1
 8012302:	d1dd      	bne.n	80122c0 <_malloc_r+0x64>
 8012304:	e7cf      	b.n	80122a6 <_malloc_r+0x4a>
 8012306:	bf00      	nop
 8012308:	20000700 	.word	0x20000700
 801230c:	20000704 	.word	0x20000704

08012310 <__sfputc_r>:
 8012310:	6893      	ldr	r3, [r2, #8]
 8012312:	3b01      	subs	r3, #1
 8012314:	2b00      	cmp	r3, #0
 8012316:	b410      	push	{r4}
 8012318:	6093      	str	r3, [r2, #8]
 801231a:	da08      	bge.n	801232e <__sfputc_r+0x1e>
 801231c:	6994      	ldr	r4, [r2, #24]
 801231e:	42a3      	cmp	r3, r4
 8012320:	db01      	blt.n	8012326 <__sfputc_r+0x16>
 8012322:	290a      	cmp	r1, #10
 8012324:	d103      	bne.n	801232e <__sfputc_r+0x1e>
 8012326:	f85d 4b04 	ldr.w	r4, [sp], #4
 801232a:	f000 bb0f 	b.w	801294c <__swbuf_r>
 801232e:	6813      	ldr	r3, [r2, #0]
 8012330:	1c58      	adds	r0, r3, #1
 8012332:	6010      	str	r0, [r2, #0]
 8012334:	7019      	strb	r1, [r3, #0]
 8012336:	4608      	mov	r0, r1
 8012338:	f85d 4b04 	ldr.w	r4, [sp], #4
 801233c:	4770      	bx	lr

0801233e <__sfputs_r>:
 801233e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012340:	4606      	mov	r6, r0
 8012342:	460f      	mov	r7, r1
 8012344:	4614      	mov	r4, r2
 8012346:	18d5      	adds	r5, r2, r3
 8012348:	42ac      	cmp	r4, r5
 801234a:	d101      	bne.n	8012350 <__sfputs_r+0x12>
 801234c:	2000      	movs	r0, #0
 801234e:	e007      	b.n	8012360 <__sfputs_r+0x22>
 8012350:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012354:	463a      	mov	r2, r7
 8012356:	4630      	mov	r0, r6
 8012358:	f7ff ffda 	bl	8012310 <__sfputc_r>
 801235c:	1c43      	adds	r3, r0, #1
 801235e:	d1f3      	bne.n	8012348 <__sfputs_r+0xa>
 8012360:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012364 <_vfiprintf_r>:
 8012364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012368:	460d      	mov	r5, r1
 801236a:	b09d      	sub	sp, #116	; 0x74
 801236c:	4614      	mov	r4, r2
 801236e:	4698      	mov	r8, r3
 8012370:	4606      	mov	r6, r0
 8012372:	b118      	cbz	r0, 801237c <_vfiprintf_r+0x18>
 8012374:	6983      	ldr	r3, [r0, #24]
 8012376:	b90b      	cbnz	r3, 801237c <_vfiprintf_r+0x18>
 8012378:	f000 fcca 	bl	8012d10 <__sinit>
 801237c:	4b89      	ldr	r3, [pc, #548]	; (80125a4 <_vfiprintf_r+0x240>)
 801237e:	429d      	cmp	r5, r3
 8012380:	d11b      	bne.n	80123ba <_vfiprintf_r+0x56>
 8012382:	6875      	ldr	r5, [r6, #4]
 8012384:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012386:	07d9      	lsls	r1, r3, #31
 8012388:	d405      	bmi.n	8012396 <_vfiprintf_r+0x32>
 801238a:	89ab      	ldrh	r3, [r5, #12]
 801238c:	059a      	lsls	r2, r3, #22
 801238e:	d402      	bmi.n	8012396 <_vfiprintf_r+0x32>
 8012390:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012392:	f000 fd5b 	bl	8012e4c <__retarget_lock_acquire_recursive>
 8012396:	89ab      	ldrh	r3, [r5, #12]
 8012398:	071b      	lsls	r3, r3, #28
 801239a:	d501      	bpl.n	80123a0 <_vfiprintf_r+0x3c>
 801239c:	692b      	ldr	r3, [r5, #16]
 801239e:	b9eb      	cbnz	r3, 80123dc <_vfiprintf_r+0x78>
 80123a0:	4629      	mov	r1, r5
 80123a2:	4630      	mov	r0, r6
 80123a4:	f000 fb24 	bl	80129f0 <__swsetup_r>
 80123a8:	b1c0      	cbz	r0, 80123dc <_vfiprintf_r+0x78>
 80123aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80123ac:	07dc      	lsls	r4, r3, #31
 80123ae:	d50e      	bpl.n	80123ce <_vfiprintf_r+0x6a>
 80123b0:	f04f 30ff 	mov.w	r0, #4294967295
 80123b4:	b01d      	add	sp, #116	; 0x74
 80123b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123ba:	4b7b      	ldr	r3, [pc, #492]	; (80125a8 <_vfiprintf_r+0x244>)
 80123bc:	429d      	cmp	r5, r3
 80123be:	d101      	bne.n	80123c4 <_vfiprintf_r+0x60>
 80123c0:	68b5      	ldr	r5, [r6, #8]
 80123c2:	e7df      	b.n	8012384 <_vfiprintf_r+0x20>
 80123c4:	4b79      	ldr	r3, [pc, #484]	; (80125ac <_vfiprintf_r+0x248>)
 80123c6:	429d      	cmp	r5, r3
 80123c8:	bf08      	it	eq
 80123ca:	68f5      	ldreq	r5, [r6, #12]
 80123cc:	e7da      	b.n	8012384 <_vfiprintf_r+0x20>
 80123ce:	89ab      	ldrh	r3, [r5, #12]
 80123d0:	0598      	lsls	r0, r3, #22
 80123d2:	d4ed      	bmi.n	80123b0 <_vfiprintf_r+0x4c>
 80123d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80123d6:	f000 fd3a 	bl	8012e4e <__retarget_lock_release_recursive>
 80123da:	e7e9      	b.n	80123b0 <_vfiprintf_r+0x4c>
 80123dc:	2300      	movs	r3, #0
 80123de:	9309      	str	r3, [sp, #36]	; 0x24
 80123e0:	2320      	movs	r3, #32
 80123e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80123e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80123ea:	2330      	movs	r3, #48	; 0x30
 80123ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80125b0 <_vfiprintf_r+0x24c>
 80123f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80123f4:	f04f 0901 	mov.w	r9, #1
 80123f8:	4623      	mov	r3, r4
 80123fa:	469a      	mov	sl, r3
 80123fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012400:	b10a      	cbz	r2, 8012406 <_vfiprintf_r+0xa2>
 8012402:	2a25      	cmp	r2, #37	; 0x25
 8012404:	d1f9      	bne.n	80123fa <_vfiprintf_r+0x96>
 8012406:	ebba 0b04 	subs.w	fp, sl, r4
 801240a:	d00b      	beq.n	8012424 <_vfiprintf_r+0xc0>
 801240c:	465b      	mov	r3, fp
 801240e:	4622      	mov	r2, r4
 8012410:	4629      	mov	r1, r5
 8012412:	4630      	mov	r0, r6
 8012414:	f7ff ff93 	bl	801233e <__sfputs_r>
 8012418:	3001      	adds	r0, #1
 801241a:	f000 80aa 	beq.w	8012572 <_vfiprintf_r+0x20e>
 801241e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012420:	445a      	add	r2, fp
 8012422:	9209      	str	r2, [sp, #36]	; 0x24
 8012424:	f89a 3000 	ldrb.w	r3, [sl]
 8012428:	2b00      	cmp	r3, #0
 801242a:	f000 80a2 	beq.w	8012572 <_vfiprintf_r+0x20e>
 801242e:	2300      	movs	r3, #0
 8012430:	f04f 32ff 	mov.w	r2, #4294967295
 8012434:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012438:	f10a 0a01 	add.w	sl, sl, #1
 801243c:	9304      	str	r3, [sp, #16]
 801243e:	9307      	str	r3, [sp, #28]
 8012440:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012444:	931a      	str	r3, [sp, #104]	; 0x68
 8012446:	4654      	mov	r4, sl
 8012448:	2205      	movs	r2, #5
 801244a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801244e:	4858      	ldr	r0, [pc, #352]	; (80125b0 <_vfiprintf_r+0x24c>)
 8012450:	f7ed fec6 	bl	80001e0 <memchr>
 8012454:	9a04      	ldr	r2, [sp, #16]
 8012456:	b9d8      	cbnz	r0, 8012490 <_vfiprintf_r+0x12c>
 8012458:	06d1      	lsls	r1, r2, #27
 801245a:	bf44      	itt	mi
 801245c:	2320      	movmi	r3, #32
 801245e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012462:	0713      	lsls	r3, r2, #28
 8012464:	bf44      	itt	mi
 8012466:	232b      	movmi	r3, #43	; 0x2b
 8012468:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801246c:	f89a 3000 	ldrb.w	r3, [sl]
 8012470:	2b2a      	cmp	r3, #42	; 0x2a
 8012472:	d015      	beq.n	80124a0 <_vfiprintf_r+0x13c>
 8012474:	9a07      	ldr	r2, [sp, #28]
 8012476:	4654      	mov	r4, sl
 8012478:	2000      	movs	r0, #0
 801247a:	f04f 0c0a 	mov.w	ip, #10
 801247e:	4621      	mov	r1, r4
 8012480:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012484:	3b30      	subs	r3, #48	; 0x30
 8012486:	2b09      	cmp	r3, #9
 8012488:	d94e      	bls.n	8012528 <_vfiprintf_r+0x1c4>
 801248a:	b1b0      	cbz	r0, 80124ba <_vfiprintf_r+0x156>
 801248c:	9207      	str	r2, [sp, #28]
 801248e:	e014      	b.n	80124ba <_vfiprintf_r+0x156>
 8012490:	eba0 0308 	sub.w	r3, r0, r8
 8012494:	fa09 f303 	lsl.w	r3, r9, r3
 8012498:	4313      	orrs	r3, r2
 801249a:	9304      	str	r3, [sp, #16]
 801249c:	46a2      	mov	sl, r4
 801249e:	e7d2      	b.n	8012446 <_vfiprintf_r+0xe2>
 80124a0:	9b03      	ldr	r3, [sp, #12]
 80124a2:	1d19      	adds	r1, r3, #4
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	9103      	str	r1, [sp, #12]
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	bfbb      	ittet	lt
 80124ac:	425b      	neglt	r3, r3
 80124ae:	f042 0202 	orrlt.w	r2, r2, #2
 80124b2:	9307      	strge	r3, [sp, #28]
 80124b4:	9307      	strlt	r3, [sp, #28]
 80124b6:	bfb8      	it	lt
 80124b8:	9204      	strlt	r2, [sp, #16]
 80124ba:	7823      	ldrb	r3, [r4, #0]
 80124bc:	2b2e      	cmp	r3, #46	; 0x2e
 80124be:	d10c      	bne.n	80124da <_vfiprintf_r+0x176>
 80124c0:	7863      	ldrb	r3, [r4, #1]
 80124c2:	2b2a      	cmp	r3, #42	; 0x2a
 80124c4:	d135      	bne.n	8012532 <_vfiprintf_r+0x1ce>
 80124c6:	9b03      	ldr	r3, [sp, #12]
 80124c8:	1d1a      	adds	r2, r3, #4
 80124ca:	681b      	ldr	r3, [r3, #0]
 80124cc:	9203      	str	r2, [sp, #12]
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	bfb8      	it	lt
 80124d2:	f04f 33ff 	movlt.w	r3, #4294967295
 80124d6:	3402      	adds	r4, #2
 80124d8:	9305      	str	r3, [sp, #20]
 80124da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80125c0 <_vfiprintf_r+0x25c>
 80124de:	7821      	ldrb	r1, [r4, #0]
 80124e0:	2203      	movs	r2, #3
 80124e2:	4650      	mov	r0, sl
 80124e4:	f7ed fe7c 	bl	80001e0 <memchr>
 80124e8:	b140      	cbz	r0, 80124fc <_vfiprintf_r+0x198>
 80124ea:	2340      	movs	r3, #64	; 0x40
 80124ec:	eba0 000a 	sub.w	r0, r0, sl
 80124f0:	fa03 f000 	lsl.w	r0, r3, r0
 80124f4:	9b04      	ldr	r3, [sp, #16]
 80124f6:	4303      	orrs	r3, r0
 80124f8:	3401      	adds	r4, #1
 80124fa:	9304      	str	r3, [sp, #16]
 80124fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012500:	482c      	ldr	r0, [pc, #176]	; (80125b4 <_vfiprintf_r+0x250>)
 8012502:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012506:	2206      	movs	r2, #6
 8012508:	f7ed fe6a 	bl	80001e0 <memchr>
 801250c:	2800      	cmp	r0, #0
 801250e:	d03f      	beq.n	8012590 <_vfiprintf_r+0x22c>
 8012510:	4b29      	ldr	r3, [pc, #164]	; (80125b8 <_vfiprintf_r+0x254>)
 8012512:	bb1b      	cbnz	r3, 801255c <_vfiprintf_r+0x1f8>
 8012514:	9b03      	ldr	r3, [sp, #12]
 8012516:	3307      	adds	r3, #7
 8012518:	f023 0307 	bic.w	r3, r3, #7
 801251c:	3308      	adds	r3, #8
 801251e:	9303      	str	r3, [sp, #12]
 8012520:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012522:	443b      	add	r3, r7
 8012524:	9309      	str	r3, [sp, #36]	; 0x24
 8012526:	e767      	b.n	80123f8 <_vfiprintf_r+0x94>
 8012528:	fb0c 3202 	mla	r2, ip, r2, r3
 801252c:	460c      	mov	r4, r1
 801252e:	2001      	movs	r0, #1
 8012530:	e7a5      	b.n	801247e <_vfiprintf_r+0x11a>
 8012532:	2300      	movs	r3, #0
 8012534:	3401      	adds	r4, #1
 8012536:	9305      	str	r3, [sp, #20]
 8012538:	4619      	mov	r1, r3
 801253a:	f04f 0c0a 	mov.w	ip, #10
 801253e:	4620      	mov	r0, r4
 8012540:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012544:	3a30      	subs	r2, #48	; 0x30
 8012546:	2a09      	cmp	r2, #9
 8012548:	d903      	bls.n	8012552 <_vfiprintf_r+0x1ee>
 801254a:	2b00      	cmp	r3, #0
 801254c:	d0c5      	beq.n	80124da <_vfiprintf_r+0x176>
 801254e:	9105      	str	r1, [sp, #20]
 8012550:	e7c3      	b.n	80124da <_vfiprintf_r+0x176>
 8012552:	fb0c 2101 	mla	r1, ip, r1, r2
 8012556:	4604      	mov	r4, r0
 8012558:	2301      	movs	r3, #1
 801255a:	e7f0      	b.n	801253e <_vfiprintf_r+0x1da>
 801255c:	ab03      	add	r3, sp, #12
 801255e:	9300      	str	r3, [sp, #0]
 8012560:	462a      	mov	r2, r5
 8012562:	4b16      	ldr	r3, [pc, #88]	; (80125bc <_vfiprintf_r+0x258>)
 8012564:	a904      	add	r1, sp, #16
 8012566:	4630      	mov	r0, r6
 8012568:	f3af 8000 	nop.w
 801256c:	4607      	mov	r7, r0
 801256e:	1c78      	adds	r0, r7, #1
 8012570:	d1d6      	bne.n	8012520 <_vfiprintf_r+0x1bc>
 8012572:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012574:	07d9      	lsls	r1, r3, #31
 8012576:	d405      	bmi.n	8012584 <_vfiprintf_r+0x220>
 8012578:	89ab      	ldrh	r3, [r5, #12]
 801257a:	059a      	lsls	r2, r3, #22
 801257c:	d402      	bmi.n	8012584 <_vfiprintf_r+0x220>
 801257e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012580:	f000 fc65 	bl	8012e4e <__retarget_lock_release_recursive>
 8012584:	89ab      	ldrh	r3, [r5, #12]
 8012586:	065b      	lsls	r3, r3, #25
 8012588:	f53f af12 	bmi.w	80123b0 <_vfiprintf_r+0x4c>
 801258c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801258e:	e711      	b.n	80123b4 <_vfiprintf_r+0x50>
 8012590:	ab03      	add	r3, sp, #12
 8012592:	9300      	str	r3, [sp, #0]
 8012594:	462a      	mov	r2, r5
 8012596:	4b09      	ldr	r3, [pc, #36]	; (80125bc <_vfiprintf_r+0x258>)
 8012598:	a904      	add	r1, sp, #16
 801259a:	4630      	mov	r0, r6
 801259c:	f000 f880 	bl	80126a0 <_printf_i>
 80125a0:	e7e4      	b.n	801256c <_vfiprintf_r+0x208>
 80125a2:	bf00      	nop
 80125a4:	08013e14 	.word	0x08013e14
 80125a8:	08013e34 	.word	0x08013e34
 80125ac:	08013df4 	.word	0x08013df4
 80125b0:	08013dc0 	.word	0x08013dc0
 80125b4:	08013dca 	.word	0x08013dca
 80125b8:	00000000 	.word	0x00000000
 80125bc:	0801233f 	.word	0x0801233f
 80125c0:	08013dc6 	.word	0x08013dc6

080125c4 <_printf_common>:
 80125c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80125c8:	4616      	mov	r6, r2
 80125ca:	4699      	mov	r9, r3
 80125cc:	688a      	ldr	r2, [r1, #8]
 80125ce:	690b      	ldr	r3, [r1, #16]
 80125d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80125d4:	4293      	cmp	r3, r2
 80125d6:	bfb8      	it	lt
 80125d8:	4613      	movlt	r3, r2
 80125da:	6033      	str	r3, [r6, #0]
 80125dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80125e0:	4607      	mov	r7, r0
 80125e2:	460c      	mov	r4, r1
 80125e4:	b10a      	cbz	r2, 80125ea <_printf_common+0x26>
 80125e6:	3301      	adds	r3, #1
 80125e8:	6033      	str	r3, [r6, #0]
 80125ea:	6823      	ldr	r3, [r4, #0]
 80125ec:	0699      	lsls	r1, r3, #26
 80125ee:	bf42      	ittt	mi
 80125f0:	6833      	ldrmi	r3, [r6, #0]
 80125f2:	3302      	addmi	r3, #2
 80125f4:	6033      	strmi	r3, [r6, #0]
 80125f6:	6825      	ldr	r5, [r4, #0]
 80125f8:	f015 0506 	ands.w	r5, r5, #6
 80125fc:	d106      	bne.n	801260c <_printf_common+0x48>
 80125fe:	f104 0a19 	add.w	sl, r4, #25
 8012602:	68e3      	ldr	r3, [r4, #12]
 8012604:	6832      	ldr	r2, [r6, #0]
 8012606:	1a9b      	subs	r3, r3, r2
 8012608:	42ab      	cmp	r3, r5
 801260a:	dc26      	bgt.n	801265a <_printf_common+0x96>
 801260c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012610:	1e13      	subs	r3, r2, #0
 8012612:	6822      	ldr	r2, [r4, #0]
 8012614:	bf18      	it	ne
 8012616:	2301      	movne	r3, #1
 8012618:	0692      	lsls	r2, r2, #26
 801261a:	d42b      	bmi.n	8012674 <_printf_common+0xb0>
 801261c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012620:	4649      	mov	r1, r9
 8012622:	4638      	mov	r0, r7
 8012624:	47c0      	blx	r8
 8012626:	3001      	adds	r0, #1
 8012628:	d01e      	beq.n	8012668 <_printf_common+0xa4>
 801262a:	6823      	ldr	r3, [r4, #0]
 801262c:	68e5      	ldr	r5, [r4, #12]
 801262e:	6832      	ldr	r2, [r6, #0]
 8012630:	f003 0306 	and.w	r3, r3, #6
 8012634:	2b04      	cmp	r3, #4
 8012636:	bf08      	it	eq
 8012638:	1aad      	subeq	r5, r5, r2
 801263a:	68a3      	ldr	r3, [r4, #8]
 801263c:	6922      	ldr	r2, [r4, #16]
 801263e:	bf0c      	ite	eq
 8012640:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012644:	2500      	movne	r5, #0
 8012646:	4293      	cmp	r3, r2
 8012648:	bfc4      	itt	gt
 801264a:	1a9b      	subgt	r3, r3, r2
 801264c:	18ed      	addgt	r5, r5, r3
 801264e:	2600      	movs	r6, #0
 8012650:	341a      	adds	r4, #26
 8012652:	42b5      	cmp	r5, r6
 8012654:	d11a      	bne.n	801268c <_printf_common+0xc8>
 8012656:	2000      	movs	r0, #0
 8012658:	e008      	b.n	801266c <_printf_common+0xa8>
 801265a:	2301      	movs	r3, #1
 801265c:	4652      	mov	r2, sl
 801265e:	4649      	mov	r1, r9
 8012660:	4638      	mov	r0, r7
 8012662:	47c0      	blx	r8
 8012664:	3001      	adds	r0, #1
 8012666:	d103      	bne.n	8012670 <_printf_common+0xac>
 8012668:	f04f 30ff 	mov.w	r0, #4294967295
 801266c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012670:	3501      	adds	r5, #1
 8012672:	e7c6      	b.n	8012602 <_printf_common+0x3e>
 8012674:	18e1      	adds	r1, r4, r3
 8012676:	1c5a      	adds	r2, r3, #1
 8012678:	2030      	movs	r0, #48	; 0x30
 801267a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801267e:	4422      	add	r2, r4
 8012680:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012684:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012688:	3302      	adds	r3, #2
 801268a:	e7c7      	b.n	801261c <_printf_common+0x58>
 801268c:	2301      	movs	r3, #1
 801268e:	4622      	mov	r2, r4
 8012690:	4649      	mov	r1, r9
 8012692:	4638      	mov	r0, r7
 8012694:	47c0      	blx	r8
 8012696:	3001      	adds	r0, #1
 8012698:	d0e6      	beq.n	8012668 <_printf_common+0xa4>
 801269a:	3601      	adds	r6, #1
 801269c:	e7d9      	b.n	8012652 <_printf_common+0x8e>
	...

080126a0 <_printf_i>:
 80126a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80126a4:	460c      	mov	r4, r1
 80126a6:	4691      	mov	r9, r2
 80126a8:	7e27      	ldrb	r7, [r4, #24]
 80126aa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80126ac:	2f78      	cmp	r7, #120	; 0x78
 80126ae:	4680      	mov	r8, r0
 80126b0:	469a      	mov	sl, r3
 80126b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80126b6:	d807      	bhi.n	80126c8 <_printf_i+0x28>
 80126b8:	2f62      	cmp	r7, #98	; 0x62
 80126ba:	d80a      	bhi.n	80126d2 <_printf_i+0x32>
 80126bc:	2f00      	cmp	r7, #0
 80126be:	f000 80d8 	beq.w	8012872 <_printf_i+0x1d2>
 80126c2:	2f58      	cmp	r7, #88	; 0x58
 80126c4:	f000 80a3 	beq.w	801280e <_printf_i+0x16e>
 80126c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80126cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80126d0:	e03a      	b.n	8012748 <_printf_i+0xa8>
 80126d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80126d6:	2b15      	cmp	r3, #21
 80126d8:	d8f6      	bhi.n	80126c8 <_printf_i+0x28>
 80126da:	a001      	add	r0, pc, #4	; (adr r0, 80126e0 <_printf_i+0x40>)
 80126dc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80126e0:	08012739 	.word	0x08012739
 80126e4:	0801274d 	.word	0x0801274d
 80126e8:	080126c9 	.word	0x080126c9
 80126ec:	080126c9 	.word	0x080126c9
 80126f0:	080126c9 	.word	0x080126c9
 80126f4:	080126c9 	.word	0x080126c9
 80126f8:	0801274d 	.word	0x0801274d
 80126fc:	080126c9 	.word	0x080126c9
 8012700:	080126c9 	.word	0x080126c9
 8012704:	080126c9 	.word	0x080126c9
 8012708:	080126c9 	.word	0x080126c9
 801270c:	08012859 	.word	0x08012859
 8012710:	0801277d 	.word	0x0801277d
 8012714:	0801283b 	.word	0x0801283b
 8012718:	080126c9 	.word	0x080126c9
 801271c:	080126c9 	.word	0x080126c9
 8012720:	0801287b 	.word	0x0801287b
 8012724:	080126c9 	.word	0x080126c9
 8012728:	0801277d 	.word	0x0801277d
 801272c:	080126c9 	.word	0x080126c9
 8012730:	080126c9 	.word	0x080126c9
 8012734:	08012843 	.word	0x08012843
 8012738:	680b      	ldr	r3, [r1, #0]
 801273a:	1d1a      	adds	r2, r3, #4
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	600a      	str	r2, [r1, #0]
 8012740:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012744:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012748:	2301      	movs	r3, #1
 801274a:	e0a3      	b.n	8012894 <_printf_i+0x1f4>
 801274c:	6825      	ldr	r5, [r4, #0]
 801274e:	6808      	ldr	r0, [r1, #0]
 8012750:	062e      	lsls	r6, r5, #24
 8012752:	f100 0304 	add.w	r3, r0, #4
 8012756:	d50a      	bpl.n	801276e <_printf_i+0xce>
 8012758:	6805      	ldr	r5, [r0, #0]
 801275a:	600b      	str	r3, [r1, #0]
 801275c:	2d00      	cmp	r5, #0
 801275e:	da03      	bge.n	8012768 <_printf_i+0xc8>
 8012760:	232d      	movs	r3, #45	; 0x2d
 8012762:	426d      	negs	r5, r5
 8012764:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012768:	485e      	ldr	r0, [pc, #376]	; (80128e4 <_printf_i+0x244>)
 801276a:	230a      	movs	r3, #10
 801276c:	e019      	b.n	80127a2 <_printf_i+0x102>
 801276e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8012772:	6805      	ldr	r5, [r0, #0]
 8012774:	600b      	str	r3, [r1, #0]
 8012776:	bf18      	it	ne
 8012778:	b22d      	sxthne	r5, r5
 801277a:	e7ef      	b.n	801275c <_printf_i+0xbc>
 801277c:	680b      	ldr	r3, [r1, #0]
 801277e:	6825      	ldr	r5, [r4, #0]
 8012780:	1d18      	adds	r0, r3, #4
 8012782:	6008      	str	r0, [r1, #0]
 8012784:	0628      	lsls	r0, r5, #24
 8012786:	d501      	bpl.n	801278c <_printf_i+0xec>
 8012788:	681d      	ldr	r5, [r3, #0]
 801278a:	e002      	b.n	8012792 <_printf_i+0xf2>
 801278c:	0669      	lsls	r1, r5, #25
 801278e:	d5fb      	bpl.n	8012788 <_printf_i+0xe8>
 8012790:	881d      	ldrh	r5, [r3, #0]
 8012792:	4854      	ldr	r0, [pc, #336]	; (80128e4 <_printf_i+0x244>)
 8012794:	2f6f      	cmp	r7, #111	; 0x6f
 8012796:	bf0c      	ite	eq
 8012798:	2308      	moveq	r3, #8
 801279a:	230a      	movne	r3, #10
 801279c:	2100      	movs	r1, #0
 801279e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80127a2:	6866      	ldr	r6, [r4, #4]
 80127a4:	60a6      	str	r6, [r4, #8]
 80127a6:	2e00      	cmp	r6, #0
 80127a8:	bfa2      	ittt	ge
 80127aa:	6821      	ldrge	r1, [r4, #0]
 80127ac:	f021 0104 	bicge.w	r1, r1, #4
 80127b0:	6021      	strge	r1, [r4, #0]
 80127b2:	b90d      	cbnz	r5, 80127b8 <_printf_i+0x118>
 80127b4:	2e00      	cmp	r6, #0
 80127b6:	d04d      	beq.n	8012854 <_printf_i+0x1b4>
 80127b8:	4616      	mov	r6, r2
 80127ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80127be:	fb03 5711 	mls	r7, r3, r1, r5
 80127c2:	5dc7      	ldrb	r7, [r0, r7]
 80127c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80127c8:	462f      	mov	r7, r5
 80127ca:	42bb      	cmp	r3, r7
 80127cc:	460d      	mov	r5, r1
 80127ce:	d9f4      	bls.n	80127ba <_printf_i+0x11a>
 80127d0:	2b08      	cmp	r3, #8
 80127d2:	d10b      	bne.n	80127ec <_printf_i+0x14c>
 80127d4:	6823      	ldr	r3, [r4, #0]
 80127d6:	07df      	lsls	r7, r3, #31
 80127d8:	d508      	bpl.n	80127ec <_printf_i+0x14c>
 80127da:	6923      	ldr	r3, [r4, #16]
 80127dc:	6861      	ldr	r1, [r4, #4]
 80127de:	4299      	cmp	r1, r3
 80127e0:	bfde      	ittt	le
 80127e2:	2330      	movle	r3, #48	; 0x30
 80127e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80127e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80127ec:	1b92      	subs	r2, r2, r6
 80127ee:	6122      	str	r2, [r4, #16]
 80127f0:	f8cd a000 	str.w	sl, [sp]
 80127f4:	464b      	mov	r3, r9
 80127f6:	aa03      	add	r2, sp, #12
 80127f8:	4621      	mov	r1, r4
 80127fa:	4640      	mov	r0, r8
 80127fc:	f7ff fee2 	bl	80125c4 <_printf_common>
 8012800:	3001      	adds	r0, #1
 8012802:	d14c      	bne.n	801289e <_printf_i+0x1fe>
 8012804:	f04f 30ff 	mov.w	r0, #4294967295
 8012808:	b004      	add	sp, #16
 801280a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801280e:	4835      	ldr	r0, [pc, #212]	; (80128e4 <_printf_i+0x244>)
 8012810:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8012814:	6823      	ldr	r3, [r4, #0]
 8012816:	680e      	ldr	r6, [r1, #0]
 8012818:	061f      	lsls	r7, r3, #24
 801281a:	f856 5b04 	ldr.w	r5, [r6], #4
 801281e:	600e      	str	r6, [r1, #0]
 8012820:	d514      	bpl.n	801284c <_printf_i+0x1ac>
 8012822:	07d9      	lsls	r1, r3, #31
 8012824:	bf44      	itt	mi
 8012826:	f043 0320 	orrmi.w	r3, r3, #32
 801282a:	6023      	strmi	r3, [r4, #0]
 801282c:	b91d      	cbnz	r5, 8012836 <_printf_i+0x196>
 801282e:	6823      	ldr	r3, [r4, #0]
 8012830:	f023 0320 	bic.w	r3, r3, #32
 8012834:	6023      	str	r3, [r4, #0]
 8012836:	2310      	movs	r3, #16
 8012838:	e7b0      	b.n	801279c <_printf_i+0xfc>
 801283a:	6823      	ldr	r3, [r4, #0]
 801283c:	f043 0320 	orr.w	r3, r3, #32
 8012840:	6023      	str	r3, [r4, #0]
 8012842:	2378      	movs	r3, #120	; 0x78
 8012844:	4828      	ldr	r0, [pc, #160]	; (80128e8 <_printf_i+0x248>)
 8012846:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801284a:	e7e3      	b.n	8012814 <_printf_i+0x174>
 801284c:	065e      	lsls	r6, r3, #25
 801284e:	bf48      	it	mi
 8012850:	b2ad      	uxthmi	r5, r5
 8012852:	e7e6      	b.n	8012822 <_printf_i+0x182>
 8012854:	4616      	mov	r6, r2
 8012856:	e7bb      	b.n	80127d0 <_printf_i+0x130>
 8012858:	680b      	ldr	r3, [r1, #0]
 801285a:	6826      	ldr	r6, [r4, #0]
 801285c:	6960      	ldr	r0, [r4, #20]
 801285e:	1d1d      	adds	r5, r3, #4
 8012860:	600d      	str	r5, [r1, #0]
 8012862:	0635      	lsls	r5, r6, #24
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	d501      	bpl.n	801286c <_printf_i+0x1cc>
 8012868:	6018      	str	r0, [r3, #0]
 801286a:	e002      	b.n	8012872 <_printf_i+0x1d2>
 801286c:	0671      	lsls	r1, r6, #25
 801286e:	d5fb      	bpl.n	8012868 <_printf_i+0x1c8>
 8012870:	8018      	strh	r0, [r3, #0]
 8012872:	2300      	movs	r3, #0
 8012874:	6123      	str	r3, [r4, #16]
 8012876:	4616      	mov	r6, r2
 8012878:	e7ba      	b.n	80127f0 <_printf_i+0x150>
 801287a:	680b      	ldr	r3, [r1, #0]
 801287c:	1d1a      	adds	r2, r3, #4
 801287e:	600a      	str	r2, [r1, #0]
 8012880:	681e      	ldr	r6, [r3, #0]
 8012882:	6862      	ldr	r2, [r4, #4]
 8012884:	2100      	movs	r1, #0
 8012886:	4630      	mov	r0, r6
 8012888:	f7ed fcaa 	bl	80001e0 <memchr>
 801288c:	b108      	cbz	r0, 8012892 <_printf_i+0x1f2>
 801288e:	1b80      	subs	r0, r0, r6
 8012890:	6060      	str	r0, [r4, #4]
 8012892:	6863      	ldr	r3, [r4, #4]
 8012894:	6123      	str	r3, [r4, #16]
 8012896:	2300      	movs	r3, #0
 8012898:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801289c:	e7a8      	b.n	80127f0 <_printf_i+0x150>
 801289e:	6923      	ldr	r3, [r4, #16]
 80128a0:	4632      	mov	r2, r6
 80128a2:	4649      	mov	r1, r9
 80128a4:	4640      	mov	r0, r8
 80128a6:	47d0      	blx	sl
 80128a8:	3001      	adds	r0, #1
 80128aa:	d0ab      	beq.n	8012804 <_printf_i+0x164>
 80128ac:	6823      	ldr	r3, [r4, #0]
 80128ae:	079b      	lsls	r3, r3, #30
 80128b0:	d413      	bmi.n	80128da <_printf_i+0x23a>
 80128b2:	68e0      	ldr	r0, [r4, #12]
 80128b4:	9b03      	ldr	r3, [sp, #12]
 80128b6:	4298      	cmp	r0, r3
 80128b8:	bfb8      	it	lt
 80128ba:	4618      	movlt	r0, r3
 80128bc:	e7a4      	b.n	8012808 <_printf_i+0x168>
 80128be:	2301      	movs	r3, #1
 80128c0:	4632      	mov	r2, r6
 80128c2:	4649      	mov	r1, r9
 80128c4:	4640      	mov	r0, r8
 80128c6:	47d0      	blx	sl
 80128c8:	3001      	adds	r0, #1
 80128ca:	d09b      	beq.n	8012804 <_printf_i+0x164>
 80128cc:	3501      	adds	r5, #1
 80128ce:	68e3      	ldr	r3, [r4, #12]
 80128d0:	9903      	ldr	r1, [sp, #12]
 80128d2:	1a5b      	subs	r3, r3, r1
 80128d4:	42ab      	cmp	r3, r5
 80128d6:	dcf2      	bgt.n	80128be <_printf_i+0x21e>
 80128d8:	e7eb      	b.n	80128b2 <_printf_i+0x212>
 80128da:	2500      	movs	r5, #0
 80128dc:	f104 0619 	add.w	r6, r4, #25
 80128e0:	e7f5      	b.n	80128ce <_printf_i+0x22e>
 80128e2:	bf00      	nop
 80128e4:	08013dd1 	.word	0x08013dd1
 80128e8:	08013de2 	.word	0x08013de2

080128ec <_sbrk_r>:
 80128ec:	b538      	push	{r3, r4, r5, lr}
 80128ee:	4d06      	ldr	r5, [pc, #24]	; (8012908 <_sbrk_r+0x1c>)
 80128f0:	2300      	movs	r3, #0
 80128f2:	4604      	mov	r4, r0
 80128f4:	4608      	mov	r0, r1
 80128f6:	602b      	str	r3, [r5, #0]
 80128f8:	f7f2 fbea 	bl	80050d0 <_sbrk>
 80128fc:	1c43      	adds	r3, r0, #1
 80128fe:	d102      	bne.n	8012906 <_sbrk_r+0x1a>
 8012900:	682b      	ldr	r3, [r5, #0]
 8012902:	b103      	cbz	r3, 8012906 <_sbrk_r+0x1a>
 8012904:	6023      	str	r3, [r4, #0]
 8012906:	bd38      	pop	{r3, r4, r5, pc}
 8012908:	20002480 	.word	0x20002480

0801290c <siprintf>:
 801290c:	b40e      	push	{r1, r2, r3}
 801290e:	b500      	push	{lr}
 8012910:	b09c      	sub	sp, #112	; 0x70
 8012912:	ab1d      	add	r3, sp, #116	; 0x74
 8012914:	9002      	str	r0, [sp, #8]
 8012916:	9006      	str	r0, [sp, #24]
 8012918:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801291c:	4809      	ldr	r0, [pc, #36]	; (8012944 <siprintf+0x38>)
 801291e:	9107      	str	r1, [sp, #28]
 8012920:	9104      	str	r1, [sp, #16]
 8012922:	4909      	ldr	r1, [pc, #36]	; (8012948 <siprintf+0x3c>)
 8012924:	f853 2b04 	ldr.w	r2, [r3], #4
 8012928:	9105      	str	r1, [sp, #20]
 801292a:	6800      	ldr	r0, [r0, #0]
 801292c:	9301      	str	r3, [sp, #4]
 801292e:	a902      	add	r1, sp, #8
 8012930:	f000 fb9a 	bl	8013068 <_svfiprintf_r>
 8012934:	9b02      	ldr	r3, [sp, #8]
 8012936:	2200      	movs	r2, #0
 8012938:	701a      	strb	r2, [r3, #0]
 801293a:	b01c      	add	sp, #112	; 0x70
 801293c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012940:	b003      	add	sp, #12
 8012942:	4770      	bx	lr
 8012944:	20000258 	.word	0x20000258
 8012948:	ffff0208 	.word	0xffff0208

0801294c <__swbuf_r>:
 801294c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801294e:	460e      	mov	r6, r1
 8012950:	4614      	mov	r4, r2
 8012952:	4605      	mov	r5, r0
 8012954:	b118      	cbz	r0, 801295e <__swbuf_r+0x12>
 8012956:	6983      	ldr	r3, [r0, #24]
 8012958:	b90b      	cbnz	r3, 801295e <__swbuf_r+0x12>
 801295a:	f000 f9d9 	bl	8012d10 <__sinit>
 801295e:	4b21      	ldr	r3, [pc, #132]	; (80129e4 <__swbuf_r+0x98>)
 8012960:	429c      	cmp	r4, r3
 8012962:	d12b      	bne.n	80129bc <__swbuf_r+0x70>
 8012964:	686c      	ldr	r4, [r5, #4]
 8012966:	69a3      	ldr	r3, [r4, #24]
 8012968:	60a3      	str	r3, [r4, #8]
 801296a:	89a3      	ldrh	r3, [r4, #12]
 801296c:	071a      	lsls	r2, r3, #28
 801296e:	d52f      	bpl.n	80129d0 <__swbuf_r+0x84>
 8012970:	6923      	ldr	r3, [r4, #16]
 8012972:	b36b      	cbz	r3, 80129d0 <__swbuf_r+0x84>
 8012974:	6923      	ldr	r3, [r4, #16]
 8012976:	6820      	ldr	r0, [r4, #0]
 8012978:	1ac0      	subs	r0, r0, r3
 801297a:	6963      	ldr	r3, [r4, #20]
 801297c:	b2f6      	uxtb	r6, r6
 801297e:	4283      	cmp	r3, r0
 8012980:	4637      	mov	r7, r6
 8012982:	dc04      	bgt.n	801298e <__swbuf_r+0x42>
 8012984:	4621      	mov	r1, r4
 8012986:	4628      	mov	r0, r5
 8012988:	f000 f92e 	bl	8012be8 <_fflush_r>
 801298c:	bb30      	cbnz	r0, 80129dc <__swbuf_r+0x90>
 801298e:	68a3      	ldr	r3, [r4, #8]
 8012990:	3b01      	subs	r3, #1
 8012992:	60a3      	str	r3, [r4, #8]
 8012994:	6823      	ldr	r3, [r4, #0]
 8012996:	1c5a      	adds	r2, r3, #1
 8012998:	6022      	str	r2, [r4, #0]
 801299a:	701e      	strb	r6, [r3, #0]
 801299c:	6963      	ldr	r3, [r4, #20]
 801299e:	3001      	adds	r0, #1
 80129a0:	4283      	cmp	r3, r0
 80129a2:	d004      	beq.n	80129ae <__swbuf_r+0x62>
 80129a4:	89a3      	ldrh	r3, [r4, #12]
 80129a6:	07db      	lsls	r3, r3, #31
 80129a8:	d506      	bpl.n	80129b8 <__swbuf_r+0x6c>
 80129aa:	2e0a      	cmp	r6, #10
 80129ac:	d104      	bne.n	80129b8 <__swbuf_r+0x6c>
 80129ae:	4621      	mov	r1, r4
 80129b0:	4628      	mov	r0, r5
 80129b2:	f000 f919 	bl	8012be8 <_fflush_r>
 80129b6:	b988      	cbnz	r0, 80129dc <__swbuf_r+0x90>
 80129b8:	4638      	mov	r0, r7
 80129ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80129bc:	4b0a      	ldr	r3, [pc, #40]	; (80129e8 <__swbuf_r+0x9c>)
 80129be:	429c      	cmp	r4, r3
 80129c0:	d101      	bne.n	80129c6 <__swbuf_r+0x7a>
 80129c2:	68ac      	ldr	r4, [r5, #8]
 80129c4:	e7cf      	b.n	8012966 <__swbuf_r+0x1a>
 80129c6:	4b09      	ldr	r3, [pc, #36]	; (80129ec <__swbuf_r+0xa0>)
 80129c8:	429c      	cmp	r4, r3
 80129ca:	bf08      	it	eq
 80129cc:	68ec      	ldreq	r4, [r5, #12]
 80129ce:	e7ca      	b.n	8012966 <__swbuf_r+0x1a>
 80129d0:	4621      	mov	r1, r4
 80129d2:	4628      	mov	r0, r5
 80129d4:	f000 f80c 	bl	80129f0 <__swsetup_r>
 80129d8:	2800      	cmp	r0, #0
 80129da:	d0cb      	beq.n	8012974 <__swbuf_r+0x28>
 80129dc:	f04f 37ff 	mov.w	r7, #4294967295
 80129e0:	e7ea      	b.n	80129b8 <__swbuf_r+0x6c>
 80129e2:	bf00      	nop
 80129e4:	08013e14 	.word	0x08013e14
 80129e8:	08013e34 	.word	0x08013e34
 80129ec:	08013df4 	.word	0x08013df4

080129f0 <__swsetup_r>:
 80129f0:	4b32      	ldr	r3, [pc, #200]	; (8012abc <__swsetup_r+0xcc>)
 80129f2:	b570      	push	{r4, r5, r6, lr}
 80129f4:	681d      	ldr	r5, [r3, #0]
 80129f6:	4606      	mov	r6, r0
 80129f8:	460c      	mov	r4, r1
 80129fa:	b125      	cbz	r5, 8012a06 <__swsetup_r+0x16>
 80129fc:	69ab      	ldr	r3, [r5, #24]
 80129fe:	b913      	cbnz	r3, 8012a06 <__swsetup_r+0x16>
 8012a00:	4628      	mov	r0, r5
 8012a02:	f000 f985 	bl	8012d10 <__sinit>
 8012a06:	4b2e      	ldr	r3, [pc, #184]	; (8012ac0 <__swsetup_r+0xd0>)
 8012a08:	429c      	cmp	r4, r3
 8012a0a:	d10f      	bne.n	8012a2c <__swsetup_r+0x3c>
 8012a0c:	686c      	ldr	r4, [r5, #4]
 8012a0e:	89a3      	ldrh	r3, [r4, #12]
 8012a10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012a14:	0719      	lsls	r1, r3, #28
 8012a16:	d42c      	bmi.n	8012a72 <__swsetup_r+0x82>
 8012a18:	06dd      	lsls	r5, r3, #27
 8012a1a:	d411      	bmi.n	8012a40 <__swsetup_r+0x50>
 8012a1c:	2309      	movs	r3, #9
 8012a1e:	6033      	str	r3, [r6, #0]
 8012a20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012a24:	81a3      	strh	r3, [r4, #12]
 8012a26:	f04f 30ff 	mov.w	r0, #4294967295
 8012a2a:	e03e      	b.n	8012aaa <__swsetup_r+0xba>
 8012a2c:	4b25      	ldr	r3, [pc, #148]	; (8012ac4 <__swsetup_r+0xd4>)
 8012a2e:	429c      	cmp	r4, r3
 8012a30:	d101      	bne.n	8012a36 <__swsetup_r+0x46>
 8012a32:	68ac      	ldr	r4, [r5, #8]
 8012a34:	e7eb      	b.n	8012a0e <__swsetup_r+0x1e>
 8012a36:	4b24      	ldr	r3, [pc, #144]	; (8012ac8 <__swsetup_r+0xd8>)
 8012a38:	429c      	cmp	r4, r3
 8012a3a:	bf08      	it	eq
 8012a3c:	68ec      	ldreq	r4, [r5, #12]
 8012a3e:	e7e6      	b.n	8012a0e <__swsetup_r+0x1e>
 8012a40:	0758      	lsls	r0, r3, #29
 8012a42:	d512      	bpl.n	8012a6a <__swsetup_r+0x7a>
 8012a44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012a46:	b141      	cbz	r1, 8012a5a <__swsetup_r+0x6a>
 8012a48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012a4c:	4299      	cmp	r1, r3
 8012a4e:	d002      	beq.n	8012a56 <__swsetup_r+0x66>
 8012a50:	4630      	mov	r0, r6
 8012a52:	f7ff fbb3 	bl	80121bc <_free_r>
 8012a56:	2300      	movs	r3, #0
 8012a58:	6363      	str	r3, [r4, #52]	; 0x34
 8012a5a:	89a3      	ldrh	r3, [r4, #12]
 8012a5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012a60:	81a3      	strh	r3, [r4, #12]
 8012a62:	2300      	movs	r3, #0
 8012a64:	6063      	str	r3, [r4, #4]
 8012a66:	6923      	ldr	r3, [r4, #16]
 8012a68:	6023      	str	r3, [r4, #0]
 8012a6a:	89a3      	ldrh	r3, [r4, #12]
 8012a6c:	f043 0308 	orr.w	r3, r3, #8
 8012a70:	81a3      	strh	r3, [r4, #12]
 8012a72:	6923      	ldr	r3, [r4, #16]
 8012a74:	b94b      	cbnz	r3, 8012a8a <__swsetup_r+0x9a>
 8012a76:	89a3      	ldrh	r3, [r4, #12]
 8012a78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012a7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012a80:	d003      	beq.n	8012a8a <__swsetup_r+0x9a>
 8012a82:	4621      	mov	r1, r4
 8012a84:	4630      	mov	r0, r6
 8012a86:	f000 fa07 	bl	8012e98 <__smakebuf_r>
 8012a8a:	89a0      	ldrh	r0, [r4, #12]
 8012a8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012a90:	f010 0301 	ands.w	r3, r0, #1
 8012a94:	d00a      	beq.n	8012aac <__swsetup_r+0xbc>
 8012a96:	2300      	movs	r3, #0
 8012a98:	60a3      	str	r3, [r4, #8]
 8012a9a:	6963      	ldr	r3, [r4, #20]
 8012a9c:	425b      	negs	r3, r3
 8012a9e:	61a3      	str	r3, [r4, #24]
 8012aa0:	6923      	ldr	r3, [r4, #16]
 8012aa2:	b943      	cbnz	r3, 8012ab6 <__swsetup_r+0xc6>
 8012aa4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012aa8:	d1ba      	bne.n	8012a20 <__swsetup_r+0x30>
 8012aaa:	bd70      	pop	{r4, r5, r6, pc}
 8012aac:	0781      	lsls	r1, r0, #30
 8012aae:	bf58      	it	pl
 8012ab0:	6963      	ldrpl	r3, [r4, #20]
 8012ab2:	60a3      	str	r3, [r4, #8]
 8012ab4:	e7f4      	b.n	8012aa0 <__swsetup_r+0xb0>
 8012ab6:	2000      	movs	r0, #0
 8012ab8:	e7f7      	b.n	8012aaa <__swsetup_r+0xba>
 8012aba:	bf00      	nop
 8012abc:	20000258 	.word	0x20000258
 8012ac0:	08013e14 	.word	0x08013e14
 8012ac4:	08013e34 	.word	0x08013e34
 8012ac8:	08013df4 	.word	0x08013df4

08012acc <abort>:
 8012acc:	b508      	push	{r3, lr}
 8012ace:	2006      	movs	r0, #6
 8012ad0:	f000 fbf2 	bl	80132b8 <raise>
 8012ad4:	2001      	movs	r0, #1
 8012ad6:	f7f2 fa83 	bl	8004fe0 <_exit>
	...

08012adc <__sflush_r>:
 8012adc:	898a      	ldrh	r2, [r1, #12]
 8012ade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ae2:	4605      	mov	r5, r0
 8012ae4:	0710      	lsls	r0, r2, #28
 8012ae6:	460c      	mov	r4, r1
 8012ae8:	d458      	bmi.n	8012b9c <__sflush_r+0xc0>
 8012aea:	684b      	ldr	r3, [r1, #4]
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	dc05      	bgt.n	8012afc <__sflush_r+0x20>
 8012af0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	dc02      	bgt.n	8012afc <__sflush_r+0x20>
 8012af6:	2000      	movs	r0, #0
 8012af8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012afc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012afe:	2e00      	cmp	r6, #0
 8012b00:	d0f9      	beq.n	8012af6 <__sflush_r+0x1a>
 8012b02:	2300      	movs	r3, #0
 8012b04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012b08:	682f      	ldr	r7, [r5, #0]
 8012b0a:	602b      	str	r3, [r5, #0]
 8012b0c:	d032      	beq.n	8012b74 <__sflush_r+0x98>
 8012b0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012b10:	89a3      	ldrh	r3, [r4, #12]
 8012b12:	075a      	lsls	r2, r3, #29
 8012b14:	d505      	bpl.n	8012b22 <__sflush_r+0x46>
 8012b16:	6863      	ldr	r3, [r4, #4]
 8012b18:	1ac0      	subs	r0, r0, r3
 8012b1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012b1c:	b10b      	cbz	r3, 8012b22 <__sflush_r+0x46>
 8012b1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012b20:	1ac0      	subs	r0, r0, r3
 8012b22:	2300      	movs	r3, #0
 8012b24:	4602      	mov	r2, r0
 8012b26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012b28:	6a21      	ldr	r1, [r4, #32]
 8012b2a:	4628      	mov	r0, r5
 8012b2c:	47b0      	blx	r6
 8012b2e:	1c43      	adds	r3, r0, #1
 8012b30:	89a3      	ldrh	r3, [r4, #12]
 8012b32:	d106      	bne.n	8012b42 <__sflush_r+0x66>
 8012b34:	6829      	ldr	r1, [r5, #0]
 8012b36:	291d      	cmp	r1, #29
 8012b38:	d82c      	bhi.n	8012b94 <__sflush_r+0xb8>
 8012b3a:	4a2a      	ldr	r2, [pc, #168]	; (8012be4 <__sflush_r+0x108>)
 8012b3c:	40ca      	lsrs	r2, r1
 8012b3e:	07d6      	lsls	r6, r2, #31
 8012b40:	d528      	bpl.n	8012b94 <__sflush_r+0xb8>
 8012b42:	2200      	movs	r2, #0
 8012b44:	6062      	str	r2, [r4, #4]
 8012b46:	04d9      	lsls	r1, r3, #19
 8012b48:	6922      	ldr	r2, [r4, #16]
 8012b4a:	6022      	str	r2, [r4, #0]
 8012b4c:	d504      	bpl.n	8012b58 <__sflush_r+0x7c>
 8012b4e:	1c42      	adds	r2, r0, #1
 8012b50:	d101      	bne.n	8012b56 <__sflush_r+0x7a>
 8012b52:	682b      	ldr	r3, [r5, #0]
 8012b54:	b903      	cbnz	r3, 8012b58 <__sflush_r+0x7c>
 8012b56:	6560      	str	r0, [r4, #84]	; 0x54
 8012b58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012b5a:	602f      	str	r7, [r5, #0]
 8012b5c:	2900      	cmp	r1, #0
 8012b5e:	d0ca      	beq.n	8012af6 <__sflush_r+0x1a>
 8012b60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012b64:	4299      	cmp	r1, r3
 8012b66:	d002      	beq.n	8012b6e <__sflush_r+0x92>
 8012b68:	4628      	mov	r0, r5
 8012b6a:	f7ff fb27 	bl	80121bc <_free_r>
 8012b6e:	2000      	movs	r0, #0
 8012b70:	6360      	str	r0, [r4, #52]	; 0x34
 8012b72:	e7c1      	b.n	8012af8 <__sflush_r+0x1c>
 8012b74:	6a21      	ldr	r1, [r4, #32]
 8012b76:	2301      	movs	r3, #1
 8012b78:	4628      	mov	r0, r5
 8012b7a:	47b0      	blx	r6
 8012b7c:	1c41      	adds	r1, r0, #1
 8012b7e:	d1c7      	bne.n	8012b10 <__sflush_r+0x34>
 8012b80:	682b      	ldr	r3, [r5, #0]
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d0c4      	beq.n	8012b10 <__sflush_r+0x34>
 8012b86:	2b1d      	cmp	r3, #29
 8012b88:	d001      	beq.n	8012b8e <__sflush_r+0xb2>
 8012b8a:	2b16      	cmp	r3, #22
 8012b8c:	d101      	bne.n	8012b92 <__sflush_r+0xb6>
 8012b8e:	602f      	str	r7, [r5, #0]
 8012b90:	e7b1      	b.n	8012af6 <__sflush_r+0x1a>
 8012b92:	89a3      	ldrh	r3, [r4, #12]
 8012b94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012b98:	81a3      	strh	r3, [r4, #12]
 8012b9a:	e7ad      	b.n	8012af8 <__sflush_r+0x1c>
 8012b9c:	690f      	ldr	r7, [r1, #16]
 8012b9e:	2f00      	cmp	r7, #0
 8012ba0:	d0a9      	beq.n	8012af6 <__sflush_r+0x1a>
 8012ba2:	0793      	lsls	r3, r2, #30
 8012ba4:	680e      	ldr	r6, [r1, #0]
 8012ba6:	bf08      	it	eq
 8012ba8:	694b      	ldreq	r3, [r1, #20]
 8012baa:	600f      	str	r7, [r1, #0]
 8012bac:	bf18      	it	ne
 8012bae:	2300      	movne	r3, #0
 8012bb0:	eba6 0807 	sub.w	r8, r6, r7
 8012bb4:	608b      	str	r3, [r1, #8]
 8012bb6:	f1b8 0f00 	cmp.w	r8, #0
 8012bba:	dd9c      	ble.n	8012af6 <__sflush_r+0x1a>
 8012bbc:	6a21      	ldr	r1, [r4, #32]
 8012bbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012bc0:	4643      	mov	r3, r8
 8012bc2:	463a      	mov	r2, r7
 8012bc4:	4628      	mov	r0, r5
 8012bc6:	47b0      	blx	r6
 8012bc8:	2800      	cmp	r0, #0
 8012bca:	dc06      	bgt.n	8012bda <__sflush_r+0xfe>
 8012bcc:	89a3      	ldrh	r3, [r4, #12]
 8012bce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012bd2:	81a3      	strh	r3, [r4, #12]
 8012bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8012bd8:	e78e      	b.n	8012af8 <__sflush_r+0x1c>
 8012bda:	4407      	add	r7, r0
 8012bdc:	eba8 0800 	sub.w	r8, r8, r0
 8012be0:	e7e9      	b.n	8012bb6 <__sflush_r+0xda>
 8012be2:	bf00      	nop
 8012be4:	20400001 	.word	0x20400001

08012be8 <_fflush_r>:
 8012be8:	b538      	push	{r3, r4, r5, lr}
 8012bea:	690b      	ldr	r3, [r1, #16]
 8012bec:	4605      	mov	r5, r0
 8012bee:	460c      	mov	r4, r1
 8012bf0:	b913      	cbnz	r3, 8012bf8 <_fflush_r+0x10>
 8012bf2:	2500      	movs	r5, #0
 8012bf4:	4628      	mov	r0, r5
 8012bf6:	bd38      	pop	{r3, r4, r5, pc}
 8012bf8:	b118      	cbz	r0, 8012c02 <_fflush_r+0x1a>
 8012bfa:	6983      	ldr	r3, [r0, #24]
 8012bfc:	b90b      	cbnz	r3, 8012c02 <_fflush_r+0x1a>
 8012bfe:	f000 f887 	bl	8012d10 <__sinit>
 8012c02:	4b14      	ldr	r3, [pc, #80]	; (8012c54 <_fflush_r+0x6c>)
 8012c04:	429c      	cmp	r4, r3
 8012c06:	d11b      	bne.n	8012c40 <_fflush_r+0x58>
 8012c08:	686c      	ldr	r4, [r5, #4]
 8012c0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	d0ef      	beq.n	8012bf2 <_fflush_r+0xa>
 8012c12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012c14:	07d0      	lsls	r0, r2, #31
 8012c16:	d404      	bmi.n	8012c22 <_fflush_r+0x3a>
 8012c18:	0599      	lsls	r1, r3, #22
 8012c1a:	d402      	bmi.n	8012c22 <_fflush_r+0x3a>
 8012c1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012c1e:	f000 f915 	bl	8012e4c <__retarget_lock_acquire_recursive>
 8012c22:	4628      	mov	r0, r5
 8012c24:	4621      	mov	r1, r4
 8012c26:	f7ff ff59 	bl	8012adc <__sflush_r>
 8012c2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012c2c:	07da      	lsls	r2, r3, #31
 8012c2e:	4605      	mov	r5, r0
 8012c30:	d4e0      	bmi.n	8012bf4 <_fflush_r+0xc>
 8012c32:	89a3      	ldrh	r3, [r4, #12]
 8012c34:	059b      	lsls	r3, r3, #22
 8012c36:	d4dd      	bmi.n	8012bf4 <_fflush_r+0xc>
 8012c38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012c3a:	f000 f908 	bl	8012e4e <__retarget_lock_release_recursive>
 8012c3e:	e7d9      	b.n	8012bf4 <_fflush_r+0xc>
 8012c40:	4b05      	ldr	r3, [pc, #20]	; (8012c58 <_fflush_r+0x70>)
 8012c42:	429c      	cmp	r4, r3
 8012c44:	d101      	bne.n	8012c4a <_fflush_r+0x62>
 8012c46:	68ac      	ldr	r4, [r5, #8]
 8012c48:	e7df      	b.n	8012c0a <_fflush_r+0x22>
 8012c4a:	4b04      	ldr	r3, [pc, #16]	; (8012c5c <_fflush_r+0x74>)
 8012c4c:	429c      	cmp	r4, r3
 8012c4e:	bf08      	it	eq
 8012c50:	68ec      	ldreq	r4, [r5, #12]
 8012c52:	e7da      	b.n	8012c0a <_fflush_r+0x22>
 8012c54:	08013e14 	.word	0x08013e14
 8012c58:	08013e34 	.word	0x08013e34
 8012c5c:	08013df4 	.word	0x08013df4

08012c60 <std>:
 8012c60:	2300      	movs	r3, #0
 8012c62:	b510      	push	{r4, lr}
 8012c64:	4604      	mov	r4, r0
 8012c66:	e9c0 3300 	strd	r3, r3, [r0]
 8012c6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012c6e:	6083      	str	r3, [r0, #8]
 8012c70:	8181      	strh	r1, [r0, #12]
 8012c72:	6643      	str	r3, [r0, #100]	; 0x64
 8012c74:	81c2      	strh	r2, [r0, #14]
 8012c76:	6183      	str	r3, [r0, #24]
 8012c78:	4619      	mov	r1, r3
 8012c7a:	2208      	movs	r2, #8
 8012c7c:	305c      	adds	r0, #92	; 0x5c
 8012c7e:	f7ff fa95 	bl	80121ac <memset>
 8012c82:	4b05      	ldr	r3, [pc, #20]	; (8012c98 <std+0x38>)
 8012c84:	6263      	str	r3, [r4, #36]	; 0x24
 8012c86:	4b05      	ldr	r3, [pc, #20]	; (8012c9c <std+0x3c>)
 8012c88:	62a3      	str	r3, [r4, #40]	; 0x28
 8012c8a:	4b05      	ldr	r3, [pc, #20]	; (8012ca0 <std+0x40>)
 8012c8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012c8e:	4b05      	ldr	r3, [pc, #20]	; (8012ca4 <std+0x44>)
 8012c90:	6224      	str	r4, [r4, #32]
 8012c92:	6323      	str	r3, [r4, #48]	; 0x30
 8012c94:	bd10      	pop	{r4, pc}
 8012c96:	bf00      	nop
 8012c98:	080132f1 	.word	0x080132f1
 8012c9c:	08013313 	.word	0x08013313
 8012ca0:	0801334b 	.word	0x0801334b
 8012ca4:	0801336f 	.word	0x0801336f

08012ca8 <_cleanup_r>:
 8012ca8:	4901      	ldr	r1, [pc, #4]	; (8012cb0 <_cleanup_r+0x8>)
 8012caa:	f000 b8af 	b.w	8012e0c <_fwalk_reent>
 8012cae:	bf00      	nop
 8012cb0:	08012be9 	.word	0x08012be9

08012cb4 <__sfmoreglue>:
 8012cb4:	b570      	push	{r4, r5, r6, lr}
 8012cb6:	1e4a      	subs	r2, r1, #1
 8012cb8:	2568      	movs	r5, #104	; 0x68
 8012cba:	4355      	muls	r5, r2
 8012cbc:	460e      	mov	r6, r1
 8012cbe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012cc2:	f7ff facb 	bl	801225c <_malloc_r>
 8012cc6:	4604      	mov	r4, r0
 8012cc8:	b140      	cbz	r0, 8012cdc <__sfmoreglue+0x28>
 8012cca:	2100      	movs	r1, #0
 8012ccc:	e9c0 1600 	strd	r1, r6, [r0]
 8012cd0:	300c      	adds	r0, #12
 8012cd2:	60a0      	str	r0, [r4, #8]
 8012cd4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012cd8:	f7ff fa68 	bl	80121ac <memset>
 8012cdc:	4620      	mov	r0, r4
 8012cde:	bd70      	pop	{r4, r5, r6, pc}

08012ce0 <__sfp_lock_acquire>:
 8012ce0:	4801      	ldr	r0, [pc, #4]	; (8012ce8 <__sfp_lock_acquire+0x8>)
 8012ce2:	f000 b8b3 	b.w	8012e4c <__retarget_lock_acquire_recursive>
 8012ce6:	bf00      	nop
 8012ce8:	2000247c 	.word	0x2000247c

08012cec <__sfp_lock_release>:
 8012cec:	4801      	ldr	r0, [pc, #4]	; (8012cf4 <__sfp_lock_release+0x8>)
 8012cee:	f000 b8ae 	b.w	8012e4e <__retarget_lock_release_recursive>
 8012cf2:	bf00      	nop
 8012cf4:	2000247c 	.word	0x2000247c

08012cf8 <__sinit_lock_acquire>:
 8012cf8:	4801      	ldr	r0, [pc, #4]	; (8012d00 <__sinit_lock_acquire+0x8>)
 8012cfa:	f000 b8a7 	b.w	8012e4c <__retarget_lock_acquire_recursive>
 8012cfe:	bf00      	nop
 8012d00:	20002477 	.word	0x20002477

08012d04 <__sinit_lock_release>:
 8012d04:	4801      	ldr	r0, [pc, #4]	; (8012d0c <__sinit_lock_release+0x8>)
 8012d06:	f000 b8a2 	b.w	8012e4e <__retarget_lock_release_recursive>
 8012d0a:	bf00      	nop
 8012d0c:	20002477 	.word	0x20002477

08012d10 <__sinit>:
 8012d10:	b510      	push	{r4, lr}
 8012d12:	4604      	mov	r4, r0
 8012d14:	f7ff fff0 	bl	8012cf8 <__sinit_lock_acquire>
 8012d18:	69a3      	ldr	r3, [r4, #24]
 8012d1a:	b11b      	cbz	r3, 8012d24 <__sinit+0x14>
 8012d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012d20:	f7ff bff0 	b.w	8012d04 <__sinit_lock_release>
 8012d24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012d28:	6523      	str	r3, [r4, #80]	; 0x50
 8012d2a:	4b13      	ldr	r3, [pc, #76]	; (8012d78 <__sinit+0x68>)
 8012d2c:	4a13      	ldr	r2, [pc, #76]	; (8012d7c <__sinit+0x6c>)
 8012d2e:	681b      	ldr	r3, [r3, #0]
 8012d30:	62a2      	str	r2, [r4, #40]	; 0x28
 8012d32:	42a3      	cmp	r3, r4
 8012d34:	bf04      	itt	eq
 8012d36:	2301      	moveq	r3, #1
 8012d38:	61a3      	streq	r3, [r4, #24]
 8012d3a:	4620      	mov	r0, r4
 8012d3c:	f000 f820 	bl	8012d80 <__sfp>
 8012d40:	6060      	str	r0, [r4, #4]
 8012d42:	4620      	mov	r0, r4
 8012d44:	f000 f81c 	bl	8012d80 <__sfp>
 8012d48:	60a0      	str	r0, [r4, #8]
 8012d4a:	4620      	mov	r0, r4
 8012d4c:	f000 f818 	bl	8012d80 <__sfp>
 8012d50:	2200      	movs	r2, #0
 8012d52:	60e0      	str	r0, [r4, #12]
 8012d54:	2104      	movs	r1, #4
 8012d56:	6860      	ldr	r0, [r4, #4]
 8012d58:	f7ff ff82 	bl	8012c60 <std>
 8012d5c:	68a0      	ldr	r0, [r4, #8]
 8012d5e:	2201      	movs	r2, #1
 8012d60:	2109      	movs	r1, #9
 8012d62:	f7ff ff7d 	bl	8012c60 <std>
 8012d66:	68e0      	ldr	r0, [r4, #12]
 8012d68:	2202      	movs	r2, #2
 8012d6a:	2112      	movs	r1, #18
 8012d6c:	f7ff ff78 	bl	8012c60 <std>
 8012d70:	2301      	movs	r3, #1
 8012d72:	61a3      	str	r3, [r4, #24]
 8012d74:	e7d2      	b.n	8012d1c <__sinit+0xc>
 8012d76:	bf00      	nop
 8012d78:	08013dbc 	.word	0x08013dbc
 8012d7c:	08012ca9 	.word	0x08012ca9

08012d80 <__sfp>:
 8012d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d82:	4607      	mov	r7, r0
 8012d84:	f7ff ffac 	bl	8012ce0 <__sfp_lock_acquire>
 8012d88:	4b1e      	ldr	r3, [pc, #120]	; (8012e04 <__sfp+0x84>)
 8012d8a:	681e      	ldr	r6, [r3, #0]
 8012d8c:	69b3      	ldr	r3, [r6, #24]
 8012d8e:	b913      	cbnz	r3, 8012d96 <__sfp+0x16>
 8012d90:	4630      	mov	r0, r6
 8012d92:	f7ff ffbd 	bl	8012d10 <__sinit>
 8012d96:	3648      	adds	r6, #72	; 0x48
 8012d98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012d9c:	3b01      	subs	r3, #1
 8012d9e:	d503      	bpl.n	8012da8 <__sfp+0x28>
 8012da0:	6833      	ldr	r3, [r6, #0]
 8012da2:	b30b      	cbz	r3, 8012de8 <__sfp+0x68>
 8012da4:	6836      	ldr	r6, [r6, #0]
 8012da6:	e7f7      	b.n	8012d98 <__sfp+0x18>
 8012da8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012dac:	b9d5      	cbnz	r5, 8012de4 <__sfp+0x64>
 8012dae:	4b16      	ldr	r3, [pc, #88]	; (8012e08 <__sfp+0x88>)
 8012db0:	60e3      	str	r3, [r4, #12]
 8012db2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012db6:	6665      	str	r5, [r4, #100]	; 0x64
 8012db8:	f000 f847 	bl	8012e4a <__retarget_lock_init_recursive>
 8012dbc:	f7ff ff96 	bl	8012cec <__sfp_lock_release>
 8012dc0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012dc4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012dc8:	6025      	str	r5, [r4, #0]
 8012dca:	61a5      	str	r5, [r4, #24]
 8012dcc:	2208      	movs	r2, #8
 8012dce:	4629      	mov	r1, r5
 8012dd0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012dd4:	f7ff f9ea 	bl	80121ac <memset>
 8012dd8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012ddc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012de0:	4620      	mov	r0, r4
 8012de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012de4:	3468      	adds	r4, #104	; 0x68
 8012de6:	e7d9      	b.n	8012d9c <__sfp+0x1c>
 8012de8:	2104      	movs	r1, #4
 8012dea:	4638      	mov	r0, r7
 8012dec:	f7ff ff62 	bl	8012cb4 <__sfmoreglue>
 8012df0:	4604      	mov	r4, r0
 8012df2:	6030      	str	r0, [r6, #0]
 8012df4:	2800      	cmp	r0, #0
 8012df6:	d1d5      	bne.n	8012da4 <__sfp+0x24>
 8012df8:	f7ff ff78 	bl	8012cec <__sfp_lock_release>
 8012dfc:	230c      	movs	r3, #12
 8012dfe:	603b      	str	r3, [r7, #0]
 8012e00:	e7ee      	b.n	8012de0 <__sfp+0x60>
 8012e02:	bf00      	nop
 8012e04:	08013dbc 	.word	0x08013dbc
 8012e08:	ffff0001 	.word	0xffff0001

08012e0c <_fwalk_reent>:
 8012e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e10:	4606      	mov	r6, r0
 8012e12:	4688      	mov	r8, r1
 8012e14:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012e18:	2700      	movs	r7, #0
 8012e1a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012e1e:	f1b9 0901 	subs.w	r9, r9, #1
 8012e22:	d505      	bpl.n	8012e30 <_fwalk_reent+0x24>
 8012e24:	6824      	ldr	r4, [r4, #0]
 8012e26:	2c00      	cmp	r4, #0
 8012e28:	d1f7      	bne.n	8012e1a <_fwalk_reent+0xe>
 8012e2a:	4638      	mov	r0, r7
 8012e2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e30:	89ab      	ldrh	r3, [r5, #12]
 8012e32:	2b01      	cmp	r3, #1
 8012e34:	d907      	bls.n	8012e46 <_fwalk_reent+0x3a>
 8012e36:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012e3a:	3301      	adds	r3, #1
 8012e3c:	d003      	beq.n	8012e46 <_fwalk_reent+0x3a>
 8012e3e:	4629      	mov	r1, r5
 8012e40:	4630      	mov	r0, r6
 8012e42:	47c0      	blx	r8
 8012e44:	4307      	orrs	r7, r0
 8012e46:	3568      	adds	r5, #104	; 0x68
 8012e48:	e7e9      	b.n	8012e1e <_fwalk_reent+0x12>

08012e4a <__retarget_lock_init_recursive>:
 8012e4a:	4770      	bx	lr

08012e4c <__retarget_lock_acquire_recursive>:
 8012e4c:	4770      	bx	lr

08012e4e <__retarget_lock_release_recursive>:
 8012e4e:	4770      	bx	lr

08012e50 <__swhatbuf_r>:
 8012e50:	b570      	push	{r4, r5, r6, lr}
 8012e52:	460e      	mov	r6, r1
 8012e54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012e58:	2900      	cmp	r1, #0
 8012e5a:	b096      	sub	sp, #88	; 0x58
 8012e5c:	4614      	mov	r4, r2
 8012e5e:	461d      	mov	r5, r3
 8012e60:	da07      	bge.n	8012e72 <__swhatbuf_r+0x22>
 8012e62:	2300      	movs	r3, #0
 8012e64:	602b      	str	r3, [r5, #0]
 8012e66:	89b3      	ldrh	r3, [r6, #12]
 8012e68:	061a      	lsls	r2, r3, #24
 8012e6a:	d410      	bmi.n	8012e8e <__swhatbuf_r+0x3e>
 8012e6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012e70:	e00e      	b.n	8012e90 <__swhatbuf_r+0x40>
 8012e72:	466a      	mov	r2, sp
 8012e74:	f000 faa2 	bl	80133bc <_fstat_r>
 8012e78:	2800      	cmp	r0, #0
 8012e7a:	dbf2      	blt.n	8012e62 <__swhatbuf_r+0x12>
 8012e7c:	9a01      	ldr	r2, [sp, #4]
 8012e7e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012e82:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012e86:	425a      	negs	r2, r3
 8012e88:	415a      	adcs	r2, r3
 8012e8a:	602a      	str	r2, [r5, #0]
 8012e8c:	e7ee      	b.n	8012e6c <__swhatbuf_r+0x1c>
 8012e8e:	2340      	movs	r3, #64	; 0x40
 8012e90:	2000      	movs	r0, #0
 8012e92:	6023      	str	r3, [r4, #0]
 8012e94:	b016      	add	sp, #88	; 0x58
 8012e96:	bd70      	pop	{r4, r5, r6, pc}

08012e98 <__smakebuf_r>:
 8012e98:	898b      	ldrh	r3, [r1, #12]
 8012e9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012e9c:	079d      	lsls	r5, r3, #30
 8012e9e:	4606      	mov	r6, r0
 8012ea0:	460c      	mov	r4, r1
 8012ea2:	d507      	bpl.n	8012eb4 <__smakebuf_r+0x1c>
 8012ea4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012ea8:	6023      	str	r3, [r4, #0]
 8012eaa:	6123      	str	r3, [r4, #16]
 8012eac:	2301      	movs	r3, #1
 8012eae:	6163      	str	r3, [r4, #20]
 8012eb0:	b002      	add	sp, #8
 8012eb2:	bd70      	pop	{r4, r5, r6, pc}
 8012eb4:	ab01      	add	r3, sp, #4
 8012eb6:	466a      	mov	r2, sp
 8012eb8:	f7ff ffca 	bl	8012e50 <__swhatbuf_r>
 8012ebc:	9900      	ldr	r1, [sp, #0]
 8012ebe:	4605      	mov	r5, r0
 8012ec0:	4630      	mov	r0, r6
 8012ec2:	f7ff f9cb 	bl	801225c <_malloc_r>
 8012ec6:	b948      	cbnz	r0, 8012edc <__smakebuf_r+0x44>
 8012ec8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ecc:	059a      	lsls	r2, r3, #22
 8012ece:	d4ef      	bmi.n	8012eb0 <__smakebuf_r+0x18>
 8012ed0:	f023 0303 	bic.w	r3, r3, #3
 8012ed4:	f043 0302 	orr.w	r3, r3, #2
 8012ed8:	81a3      	strh	r3, [r4, #12]
 8012eda:	e7e3      	b.n	8012ea4 <__smakebuf_r+0xc>
 8012edc:	4b0d      	ldr	r3, [pc, #52]	; (8012f14 <__smakebuf_r+0x7c>)
 8012ede:	62b3      	str	r3, [r6, #40]	; 0x28
 8012ee0:	89a3      	ldrh	r3, [r4, #12]
 8012ee2:	6020      	str	r0, [r4, #0]
 8012ee4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012ee8:	81a3      	strh	r3, [r4, #12]
 8012eea:	9b00      	ldr	r3, [sp, #0]
 8012eec:	6163      	str	r3, [r4, #20]
 8012eee:	9b01      	ldr	r3, [sp, #4]
 8012ef0:	6120      	str	r0, [r4, #16]
 8012ef2:	b15b      	cbz	r3, 8012f0c <__smakebuf_r+0x74>
 8012ef4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012ef8:	4630      	mov	r0, r6
 8012efa:	f000 fa71 	bl	80133e0 <_isatty_r>
 8012efe:	b128      	cbz	r0, 8012f0c <__smakebuf_r+0x74>
 8012f00:	89a3      	ldrh	r3, [r4, #12]
 8012f02:	f023 0303 	bic.w	r3, r3, #3
 8012f06:	f043 0301 	orr.w	r3, r3, #1
 8012f0a:	81a3      	strh	r3, [r4, #12]
 8012f0c:	89a0      	ldrh	r0, [r4, #12]
 8012f0e:	4305      	orrs	r5, r0
 8012f10:	81a5      	strh	r5, [r4, #12]
 8012f12:	e7cd      	b.n	8012eb0 <__smakebuf_r+0x18>
 8012f14:	08012ca9 	.word	0x08012ca9

08012f18 <memmove>:
 8012f18:	4288      	cmp	r0, r1
 8012f1a:	b510      	push	{r4, lr}
 8012f1c:	eb01 0402 	add.w	r4, r1, r2
 8012f20:	d902      	bls.n	8012f28 <memmove+0x10>
 8012f22:	4284      	cmp	r4, r0
 8012f24:	4623      	mov	r3, r4
 8012f26:	d807      	bhi.n	8012f38 <memmove+0x20>
 8012f28:	1e43      	subs	r3, r0, #1
 8012f2a:	42a1      	cmp	r1, r4
 8012f2c:	d008      	beq.n	8012f40 <memmove+0x28>
 8012f2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012f32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012f36:	e7f8      	b.n	8012f2a <memmove+0x12>
 8012f38:	4402      	add	r2, r0
 8012f3a:	4601      	mov	r1, r0
 8012f3c:	428a      	cmp	r2, r1
 8012f3e:	d100      	bne.n	8012f42 <memmove+0x2a>
 8012f40:	bd10      	pop	{r4, pc}
 8012f42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012f46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012f4a:	e7f7      	b.n	8012f3c <memmove+0x24>

08012f4c <__malloc_lock>:
 8012f4c:	4801      	ldr	r0, [pc, #4]	; (8012f54 <__malloc_lock+0x8>)
 8012f4e:	f7ff bf7d 	b.w	8012e4c <__retarget_lock_acquire_recursive>
 8012f52:	bf00      	nop
 8012f54:	20002478 	.word	0x20002478

08012f58 <__malloc_unlock>:
 8012f58:	4801      	ldr	r0, [pc, #4]	; (8012f60 <__malloc_unlock+0x8>)
 8012f5a:	f7ff bf78 	b.w	8012e4e <__retarget_lock_release_recursive>
 8012f5e:	bf00      	nop
 8012f60:	20002478 	.word	0x20002478

08012f64 <_realloc_r>:
 8012f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f66:	4607      	mov	r7, r0
 8012f68:	4614      	mov	r4, r2
 8012f6a:	460e      	mov	r6, r1
 8012f6c:	b921      	cbnz	r1, 8012f78 <_realloc_r+0x14>
 8012f6e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012f72:	4611      	mov	r1, r2
 8012f74:	f7ff b972 	b.w	801225c <_malloc_r>
 8012f78:	b922      	cbnz	r2, 8012f84 <_realloc_r+0x20>
 8012f7a:	f7ff f91f 	bl	80121bc <_free_r>
 8012f7e:	4625      	mov	r5, r4
 8012f80:	4628      	mov	r0, r5
 8012f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012f84:	f000 fa4e 	bl	8013424 <_malloc_usable_size_r>
 8012f88:	42a0      	cmp	r0, r4
 8012f8a:	d20f      	bcs.n	8012fac <_realloc_r+0x48>
 8012f8c:	4621      	mov	r1, r4
 8012f8e:	4638      	mov	r0, r7
 8012f90:	f7ff f964 	bl	801225c <_malloc_r>
 8012f94:	4605      	mov	r5, r0
 8012f96:	2800      	cmp	r0, #0
 8012f98:	d0f2      	beq.n	8012f80 <_realloc_r+0x1c>
 8012f9a:	4631      	mov	r1, r6
 8012f9c:	4622      	mov	r2, r4
 8012f9e:	f7ff f8f7 	bl	8012190 <memcpy>
 8012fa2:	4631      	mov	r1, r6
 8012fa4:	4638      	mov	r0, r7
 8012fa6:	f7ff f909 	bl	80121bc <_free_r>
 8012faa:	e7e9      	b.n	8012f80 <_realloc_r+0x1c>
 8012fac:	4635      	mov	r5, r6
 8012fae:	e7e7      	b.n	8012f80 <_realloc_r+0x1c>

08012fb0 <__ssputs_r>:
 8012fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012fb4:	688e      	ldr	r6, [r1, #8]
 8012fb6:	429e      	cmp	r6, r3
 8012fb8:	4682      	mov	sl, r0
 8012fba:	460c      	mov	r4, r1
 8012fbc:	4690      	mov	r8, r2
 8012fbe:	461f      	mov	r7, r3
 8012fc0:	d838      	bhi.n	8013034 <__ssputs_r+0x84>
 8012fc2:	898a      	ldrh	r2, [r1, #12]
 8012fc4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012fc8:	d032      	beq.n	8013030 <__ssputs_r+0x80>
 8012fca:	6825      	ldr	r5, [r4, #0]
 8012fcc:	6909      	ldr	r1, [r1, #16]
 8012fce:	eba5 0901 	sub.w	r9, r5, r1
 8012fd2:	6965      	ldr	r5, [r4, #20]
 8012fd4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012fd8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012fdc:	3301      	adds	r3, #1
 8012fde:	444b      	add	r3, r9
 8012fe0:	106d      	asrs	r5, r5, #1
 8012fe2:	429d      	cmp	r5, r3
 8012fe4:	bf38      	it	cc
 8012fe6:	461d      	movcc	r5, r3
 8012fe8:	0553      	lsls	r3, r2, #21
 8012fea:	d531      	bpl.n	8013050 <__ssputs_r+0xa0>
 8012fec:	4629      	mov	r1, r5
 8012fee:	f7ff f935 	bl	801225c <_malloc_r>
 8012ff2:	4606      	mov	r6, r0
 8012ff4:	b950      	cbnz	r0, 801300c <__ssputs_r+0x5c>
 8012ff6:	230c      	movs	r3, #12
 8012ff8:	f8ca 3000 	str.w	r3, [sl]
 8012ffc:	89a3      	ldrh	r3, [r4, #12]
 8012ffe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013002:	81a3      	strh	r3, [r4, #12]
 8013004:	f04f 30ff 	mov.w	r0, #4294967295
 8013008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801300c:	6921      	ldr	r1, [r4, #16]
 801300e:	464a      	mov	r2, r9
 8013010:	f7ff f8be 	bl	8012190 <memcpy>
 8013014:	89a3      	ldrh	r3, [r4, #12]
 8013016:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801301a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801301e:	81a3      	strh	r3, [r4, #12]
 8013020:	6126      	str	r6, [r4, #16]
 8013022:	6165      	str	r5, [r4, #20]
 8013024:	444e      	add	r6, r9
 8013026:	eba5 0509 	sub.w	r5, r5, r9
 801302a:	6026      	str	r6, [r4, #0]
 801302c:	60a5      	str	r5, [r4, #8]
 801302e:	463e      	mov	r6, r7
 8013030:	42be      	cmp	r6, r7
 8013032:	d900      	bls.n	8013036 <__ssputs_r+0x86>
 8013034:	463e      	mov	r6, r7
 8013036:	4632      	mov	r2, r6
 8013038:	6820      	ldr	r0, [r4, #0]
 801303a:	4641      	mov	r1, r8
 801303c:	f7ff ff6c 	bl	8012f18 <memmove>
 8013040:	68a3      	ldr	r3, [r4, #8]
 8013042:	6822      	ldr	r2, [r4, #0]
 8013044:	1b9b      	subs	r3, r3, r6
 8013046:	4432      	add	r2, r6
 8013048:	60a3      	str	r3, [r4, #8]
 801304a:	6022      	str	r2, [r4, #0]
 801304c:	2000      	movs	r0, #0
 801304e:	e7db      	b.n	8013008 <__ssputs_r+0x58>
 8013050:	462a      	mov	r2, r5
 8013052:	f7ff ff87 	bl	8012f64 <_realloc_r>
 8013056:	4606      	mov	r6, r0
 8013058:	2800      	cmp	r0, #0
 801305a:	d1e1      	bne.n	8013020 <__ssputs_r+0x70>
 801305c:	6921      	ldr	r1, [r4, #16]
 801305e:	4650      	mov	r0, sl
 8013060:	f7ff f8ac 	bl	80121bc <_free_r>
 8013064:	e7c7      	b.n	8012ff6 <__ssputs_r+0x46>
	...

08013068 <_svfiprintf_r>:
 8013068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801306c:	4698      	mov	r8, r3
 801306e:	898b      	ldrh	r3, [r1, #12]
 8013070:	061b      	lsls	r3, r3, #24
 8013072:	b09d      	sub	sp, #116	; 0x74
 8013074:	4607      	mov	r7, r0
 8013076:	460d      	mov	r5, r1
 8013078:	4614      	mov	r4, r2
 801307a:	d50e      	bpl.n	801309a <_svfiprintf_r+0x32>
 801307c:	690b      	ldr	r3, [r1, #16]
 801307e:	b963      	cbnz	r3, 801309a <_svfiprintf_r+0x32>
 8013080:	2140      	movs	r1, #64	; 0x40
 8013082:	f7ff f8eb 	bl	801225c <_malloc_r>
 8013086:	6028      	str	r0, [r5, #0]
 8013088:	6128      	str	r0, [r5, #16]
 801308a:	b920      	cbnz	r0, 8013096 <_svfiprintf_r+0x2e>
 801308c:	230c      	movs	r3, #12
 801308e:	603b      	str	r3, [r7, #0]
 8013090:	f04f 30ff 	mov.w	r0, #4294967295
 8013094:	e0d1      	b.n	801323a <_svfiprintf_r+0x1d2>
 8013096:	2340      	movs	r3, #64	; 0x40
 8013098:	616b      	str	r3, [r5, #20]
 801309a:	2300      	movs	r3, #0
 801309c:	9309      	str	r3, [sp, #36]	; 0x24
 801309e:	2320      	movs	r3, #32
 80130a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80130a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80130a8:	2330      	movs	r3, #48	; 0x30
 80130aa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8013254 <_svfiprintf_r+0x1ec>
 80130ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80130b2:	f04f 0901 	mov.w	r9, #1
 80130b6:	4623      	mov	r3, r4
 80130b8:	469a      	mov	sl, r3
 80130ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80130be:	b10a      	cbz	r2, 80130c4 <_svfiprintf_r+0x5c>
 80130c0:	2a25      	cmp	r2, #37	; 0x25
 80130c2:	d1f9      	bne.n	80130b8 <_svfiprintf_r+0x50>
 80130c4:	ebba 0b04 	subs.w	fp, sl, r4
 80130c8:	d00b      	beq.n	80130e2 <_svfiprintf_r+0x7a>
 80130ca:	465b      	mov	r3, fp
 80130cc:	4622      	mov	r2, r4
 80130ce:	4629      	mov	r1, r5
 80130d0:	4638      	mov	r0, r7
 80130d2:	f7ff ff6d 	bl	8012fb0 <__ssputs_r>
 80130d6:	3001      	adds	r0, #1
 80130d8:	f000 80aa 	beq.w	8013230 <_svfiprintf_r+0x1c8>
 80130dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80130de:	445a      	add	r2, fp
 80130e0:	9209      	str	r2, [sp, #36]	; 0x24
 80130e2:	f89a 3000 	ldrb.w	r3, [sl]
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	f000 80a2 	beq.w	8013230 <_svfiprintf_r+0x1c8>
 80130ec:	2300      	movs	r3, #0
 80130ee:	f04f 32ff 	mov.w	r2, #4294967295
 80130f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80130f6:	f10a 0a01 	add.w	sl, sl, #1
 80130fa:	9304      	str	r3, [sp, #16]
 80130fc:	9307      	str	r3, [sp, #28]
 80130fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013102:	931a      	str	r3, [sp, #104]	; 0x68
 8013104:	4654      	mov	r4, sl
 8013106:	2205      	movs	r2, #5
 8013108:	f814 1b01 	ldrb.w	r1, [r4], #1
 801310c:	4851      	ldr	r0, [pc, #324]	; (8013254 <_svfiprintf_r+0x1ec>)
 801310e:	f7ed f867 	bl	80001e0 <memchr>
 8013112:	9a04      	ldr	r2, [sp, #16]
 8013114:	b9d8      	cbnz	r0, 801314e <_svfiprintf_r+0xe6>
 8013116:	06d0      	lsls	r0, r2, #27
 8013118:	bf44      	itt	mi
 801311a:	2320      	movmi	r3, #32
 801311c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013120:	0711      	lsls	r1, r2, #28
 8013122:	bf44      	itt	mi
 8013124:	232b      	movmi	r3, #43	; 0x2b
 8013126:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801312a:	f89a 3000 	ldrb.w	r3, [sl]
 801312e:	2b2a      	cmp	r3, #42	; 0x2a
 8013130:	d015      	beq.n	801315e <_svfiprintf_r+0xf6>
 8013132:	9a07      	ldr	r2, [sp, #28]
 8013134:	4654      	mov	r4, sl
 8013136:	2000      	movs	r0, #0
 8013138:	f04f 0c0a 	mov.w	ip, #10
 801313c:	4621      	mov	r1, r4
 801313e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013142:	3b30      	subs	r3, #48	; 0x30
 8013144:	2b09      	cmp	r3, #9
 8013146:	d94e      	bls.n	80131e6 <_svfiprintf_r+0x17e>
 8013148:	b1b0      	cbz	r0, 8013178 <_svfiprintf_r+0x110>
 801314a:	9207      	str	r2, [sp, #28]
 801314c:	e014      	b.n	8013178 <_svfiprintf_r+0x110>
 801314e:	eba0 0308 	sub.w	r3, r0, r8
 8013152:	fa09 f303 	lsl.w	r3, r9, r3
 8013156:	4313      	orrs	r3, r2
 8013158:	9304      	str	r3, [sp, #16]
 801315a:	46a2      	mov	sl, r4
 801315c:	e7d2      	b.n	8013104 <_svfiprintf_r+0x9c>
 801315e:	9b03      	ldr	r3, [sp, #12]
 8013160:	1d19      	adds	r1, r3, #4
 8013162:	681b      	ldr	r3, [r3, #0]
 8013164:	9103      	str	r1, [sp, #12]
 8013166:	2b00      	cmp	r3, #0
 8013168:	bfbb      	ittet	lt
 801316a:	425b      	neglt	r3, r3
 801316c:	f042 0202 	orrlt.w	r2, r2, #2
 8013170:	9307      	strge	r3, [sp, #28]
 8013172:	9307      	strlt	r3, [sp, #28]
 8013174:	bfb8      	it	lt
 8013176:	9204      	strlt	r2, [sp, #16]
 8013178:	7823      	ldrb	r3, [r4, #0]
 801317a:	2b2e      	cmp	r3, #46	; 0x2e
 801317c:	d10c      	bne.n	8013198 <_svfiprintf_r+0x130>
 801317e:	7863      	ldrb	r3, [r4, #1]
 8013180:	2b2a      	cmp	r3, #42	; 0x2a
 8013182:	d135      	bne.n	80131f0 <_svfiprintf_r+0x188>
 8013184:	9b03      	ldr	r3, [sp, #12]
 8013186:	1d1a      	adds	r2, r3, #4
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	9203      	str	r2, [sp, #12]
 801318c:	2b00      	cmp	r3, #0
 801318e:	bfb8      	it	lt
 8013190:	f04f 33ff 	movlt.w	r3, #4294967295
 8013194:	3402      	adds	r4, #2
 8013196:	9305      	str	r3, [sp, #20]
 8013198:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8013264 <_svfiprintf_r+0x1fc>
 801319c:	7821      	ldrb	r1, [r4, #0]
 801319e:	2203      	movs	r2, #3
 80131a0:	4650      	mov	r0, sl
 80131a2:	f7ed f81d 	bl	80001e0 <memchr>
 80131a6:	b140      	cbz	r0, 80131ba <_svfiprintf_r+0x152>
 80131a8:	2340      	movs	r3, #64	; 0x40
 80131aa:	eba0 000a 	sub.w	r0, r0, sl
 80131ae:	fa03 f000 	lsl.w	r0, r3, r0
 80131b2:	9b04      	ldr	r3, [sp, #16]
 80131b4:	4303      	orrs	r3, r0
 80131b6:	3401      	adds	r4, #1
 80131b8:	9304      	str	r3, [sp, #16]
 80131ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131be:	4826      	ldr	r0, [pc, #152]	; (8013258 <_svfiprintf_r+0x1f0>)
 80131c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80131c4:	2206      	movs	r2, #6
 80131c6:	f7ed f80b 	bl	80001e0 <memchr>
 80131ca:	2800      	cmp	r0, #0
 80131cc:	d038      	beq.n	8013240 <_svfiprintf_r+0x1d8>
 80131ce:	4b23      	ldr	r3, [pc, #140]	; (801325c <_svfiprintf_r+0x1f4>)
 80131d0:	bb1b      	cbnz	r3, 801321a <_svfiprintf_r+0x1b2>
 80131d2:	9b03      	ldr	r3, [sp, #12]
 80131d4:	3307      	adds	r3, #7
 80131d6:	f023 0307 	bic.w	r3, r3, #7
 80131da:	3308      	adds	r3, #8
 80131dc:	9303      	str	r3, [sp, #12]
 80131de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80131e0:	4433      	add	r3, r6
 80131e2:	9309      	str	r3, [sp, #36]	; 0x24
 80131e4:	e767      	b.n	80130b6 <_svfiprintf_r+0x4e>
 80131e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80131ea:	460c      	mov	r4, r1
 80131ec:	2001      	movs	r0, #1
 80131ee:	e7a5      	b.n	801313c <_svfiprintf_r+0xd4>
 80131f0:	2300      	movs	r3, #0
 80131f2:	3401      	adds	r4, #1
 80131f4:	9305      	str	r3, [sp, #20]
 80131f6:	4619      	mov	r1, r3
 80131f8:	f04f 0c0a 	mov.w	ip, #10
 80131fc:	4620      	mov	r0, r4
 80131fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013202:	3a30      	subs	r2, #48	; 0x30
 8013204:	2a09      	cmp	r2, #9
 8013206:	d903      	bls.n	8013210 <_svfiprintf_r+0x1a8>
 8013208:	2b00      	cmp	r3, #0
 801320a:	d0c5      	beq.n	8013198 <_svfiprintf_r+0x130>
 801320c:	9105      	str	r1, [sp, #20]
 801320e:	e7c3      	b.n	8013198 <_svfiprintf_r+0x130>
 8013210:	fb0c 2101 	mla	r1, ip, r1, r2
 8013214:	4604      	mov	r4, r0
 8013216:	2301      	movs	r3, #1
 8013218:	e7f0      	b.n	80131fc <_svfiprintf_r+0x194>
 801321a:	ab03      	add	r3, sp, #12
 801321c:	9300      	str	r3, [sp, #0]
 801321e:	462a      	mov	r2, r5
 8013220:	4b0f      	ldr	r3, [pc, #60]	; (8013260 <_svfiprintf_r+0x1f8>)
 8013222:	a904      	add	r1, sp, #16
 8013224:	4638      	mov	r0, r7
 8013226:	f3af 8000 	nop.w
 801322a:	1c42      	adds	r2, r0, #1
 801322c:	4606      	mov	r6, r0
 801322e:	d1d6      	bne.n	80131de <_svfiprintf_r+0x176>
 8013230:	89ab      	ldrh	r3, [r5, #12]
 8013232:	065b      	lsls	r3, r3, #25
 8013234:	f53f af2c 	bmi.w	8013090 <_svfiprintf_r+0x28>
 8013238:	9809      	ldr	r0, [sp, #36]	; 0x24
 801323a:	b01d      	add	sp, #116	; 0x74
 801323c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013240:	ab03      	add	r3, sp, #12
 8013242:	9300      	str	r3, [sp, #0]
 8013244:	462a      	mov	r2, r5
 8013246:	4b06      	ldr	r3, [pc, #24]	; (8013260 <_svfiprintf_r+0x1f8>)
 8013248:	a904      	add	r1, sp, #16
 801324a:	4638      	mov	r0, r7
 801324c:	f7ff fa28 	bl	80126a0 <_printf_i>
 8013250:	e7eb      	b.n	801322a <_svfiprintf_r+0x1c2>
 8013252:	bf00      	nop
 8013254:	08013dc0 	.word	0x08013dc0
 8013258:	08013dca 	.word	0x08013dca
 801325c:	00000000 	.word	0x00000000
 8013260:	08012fb1 	.word	0x08012fb1
 8013264:	08013dc6 	.word	0x08013dc6

08013268 <_raise_r>:
 8013268:	291f      	cmp	r1, #31
 801326a:	b538      	push	{r3, r4, r5, lr}
 801326c:	4604      	mov	r4, r0
 801326e:	460d      	mov	r5, r1
 8013270:	d904      	bls.n	801327c <_raise_r+0x14>
 8013272:	2316      	movs	r3, #22
 8013274:	6003      	str	r3, [r0, #0]
 8013276:	f04f 30ff 	mov.w	r0, #4294967295
 801327a:	bd38      	pop	{r3, r4, r5, pc}
 801327c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801327e:	b112      	cbz	r2, 8013286 <_raise_r+0x1e>
 8013280:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013284:	b94b      	cbnz	r3, 801329a <_raise_r+0x32>
 8013286:	4620      	mov	r0, r4
 8013288:	f000 f830 	bl	80132ec <_getpid_r>
 801328c:	462a      	mov	r2, r5
 801328e:	4601      	mov	r1, r0
 8013290:	4620      	mov	r0, r4
 8013292:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013296:	f000 b817 	b.w	80132c8 <_kill_r>
 801329a:	2b01      	cmp	r3, #1
 801329c:	d00a      	beq.n	80132b4 <_raise_r+0x4c>
 801329e:	1c59      	adds	r1, r3, #1
 80132a0:	d103      	bne.n	80132aa <_raise_r+0x42>
 80132a2:	2316      	movs	r3, #22
 80132a4:	6003      	str	r3, [r0, #0]
 80132a6:	2001      	movs	r0, #1
 80132a8:	e7e7      	b.n	801327a <_raise_r+0x12>
 80132aa:	2400      	movs	r4, #0
 80132ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80132b0:	4628      	mov	r0, r5
 80132b2:	4798      	blx	r3
 80132b4:	2000      	movs	r0, #0
 80132b6:	e7e0      	b.n	801327a <_raise_r+0x12>

080132b8 <raise>:
 80132b8:	4b02      	ldr	r3, [pc, #8]	; (80132c4 <raise+0xc>)
 80132ba:	4601      	mov	r1, r0
 80132bc:	6818      	ldr	r0, [r3, #0]
 80132be:	f7ff bfd3 	b.w	8013268 <_raise_r>
 80132c2:	bf00      	nop
 80132c4:	20000258 	.word	0x20000258

080132c8 <_kill_r>:
 80132c8:	b538      	push	{r3, r4, r5, lr}
 80132ca:	4d07      	ldr	r5, [pc, #28]	; (80132e8 <_kill_r+0x20>)
 80132cc:	2300      	movs	r3, #0
 80132ce:	4604      	mov	r4, r0
 80132d0:	4608      	mov	r0, r1
 80132d2:	4611      	mov	r1, r2
 80132d4:	602b      	str	r3, [r5, #0]
 80132d6:	f7f1 fe73 	bl	8004fc0 <_kill>
 80132da:	1c43      	adds	r3, r0, #1
 80132dc:	d102      	bne.n	80132e4 <_kill_r+0x1c>
 80132de:	682b      	ldr	r3, [r5, #0]
 80132e0:	b103      	cbz	r3, 80132e4 <_kill_r+0x1c>
 80132e2:	6023      	str	r3, [r4, #0]
 80132e4:	bd38      	pop	{r3, r4, r5, pc}
 80132e6:	bf00      	nop
 80132e8:	20002480 	.word	0x20002480

080132ec <_getpid_r>:
 80132ec:	f7f1 be60 	b.w	8004fb0 <_getpid>

080132f0 <__sread>:
 80132f0:	b510      	push	{r4, lr}
 80132f2:	460c      	mov	r4, r1
 80132f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132f8:	f000 f89c 	bl	8013434 <_read_r>
 80132fc:	2800      	cmp	r0, #0
 80132fe:	bfab      	itete	ge
 8013300:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013302:	89a3      	ldrhlt	r3, [r4, #12]
 8013304:	181b      	addge	r3, r3, r0
 8013306:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801330a:	bfac      	ite	ge
 801330c:	6563      	strge	r3, [r4, #84]	; 0x54
 801330e:	81a3      	strhlt	r3, [r4, #12]
 8013310:	bd10      	pop	{r4, pc}

08013312 <__swrite>:
 8013312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013316:	461f      	mov	r7, r3
 8013318:	898b      	ldrh	r3, [r1, #12]
 801331a:	05db      	lsls	r3, r3, #23
 801331c:	4605      	mov	r5, r0
 801331e:	460c      	mov	r4, r1
 8013320:	4616      	mov	r6, r2
 8013322:	d505      	bpl.n	8013330 <__swrite+0x1e>
 8013324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013328:	2302      	movs	r3, #2
 801332a:	2200      	movs	r2, #0
 801332c:	f000 f868 	bl	8013400 <_lseek_r>
 8013330:	89a3      	ldrh	r3, [r4, #12]
 8013332:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013336:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801333a:	81a3      	strh	r3, [r4, #12]
 801333c:	4632      	mov	r2, r6
 801333e:	463b      	mov	r3, r7
 8013340:	4628      	mov	r0, r5
 8013342:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013346:	f000 b817 	b.w	8013378 <_write_r>

0801334a <__sseek>:
 801334a:	b510      	push	{r4, lr}
 801334c:	460c      	mov	r4, r1
 801334e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013352:	f000 f855 	bl	8013400 <_lseek_r>
 8013356:	1c43      	adds	r3, r0, #1
 8013358:	89a3      	ldrh	r3, [r4, #12]
 801335a:	bf15      	itete	ne
 801335c:	6560      	strne	r0, [r4, #84]	; 0x54
 801335e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013362:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013366:	81a3      	strheq	r3, [r4, #12]
 8013368:	bf18      	it	ne
 801336a:	81a3      	strhne	r3, [r4, #12]
 801336c:	bd10      	pop	{r4, pc}

0801336e <__sclose>:
 801336e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013372:	f000 b813 	b.w	801339c <_close_r>
	...

08013378 <_write_r>:
 8013378:	b538      	push	{r3, r4, r5, lr}
 801337a:	4d07      	ldr	r5, [pc, #28]	; (8013398 <_write_r+0x20>)
 801337c:	4604      	mov	r4, r0
 801337e:	4608      	mov	r0, r1
 8013380:	4611      	mov	r1, r2
 8013382:	2200      	movs	r2, #0
 8013384:	602a      	str	r2, [r5, #0]
 8013386:	461a      	mov	r2, r3
 8013388:	f7f1 fe51 	bl	800502e <_write>
 801338c:	1c43      	adds	r3, r0, #1
 801338e:	d102      	bne.n	8013396 <_write_r+0x1e>
 8013390:	682b      	ldr	r3, [r5, #0]
 8013392:	b103      	cbz	r3, 8013396 <_write_r+0x1e>
 8013394:	6023      	str	r3, [r4, #0]
 8013396:	bd38      	pop	{r3, r4, r5, pc}
 8013398:	20002480 	.word	0x20002480

0801339c <_close_r>:
 801339c:	b538      	push	{r3, r4, r5, lr}
 801339e:	4d06      	ldr	r5, [pc, #24]	; (80133b8 <_close_r+0x1c>)
 80133a0:	2300      	movs	r3, #0
 80133a2:	4604      	mov	r4, r0
 80133a4:	4608      	mov	r0, r1
 80133a6:	602b      	str	r3, [r5, #0]
 80133a8:	f7f1 fe5d 	bl	8005066 <_close>
 80133ac:	1c43      	adds	r3, r0, #1
 80133ae:	d102      	bne.n	80133b6 <_close_r+0x1a>
 80133b0:	682b      	ldr	r3, [r5, #0]
 80133b2:	b103      	cbz	r3, 80133b6 <_close_r+0x1a>
 80133b4:	6023      	str	r3, [r4, #0]
 80133b6:	bd38      	pop	{r3, r4, r5, pc}
 80133b8:	20002480 	.word	0x20002480

080133bc <_fstat_r>:
 80133bc:	b538      	push	{r3, r4, r5, lr}
 80133be:	4d07      	ldr	r5, [pc, #28]	; (80133dc <_fstat_r+0x20>)
 80133c0:	2300      	movs	r3, #0
 80133c2:	4604      	mov	r4, r0
 80133c4:	4608      	mov	r0, r1
 80133c6:	4611      	mov	r1, r2
 80133c8:	602b      	str	r3, [r5, #0]
 80133ca:	f7f1 fe58 	bl	800507e <_fstat>
 80133ce:	1c43      	adds	r3, r0, #1
 80133d0:	d102      	bne.n	80133d8 <_fstat_r+0x1c>
 80133d2:	682b      	ldr	r3, [r5, #0]
 80133d4:	b103      	cbz	r3, 80133d8 <_fstat_r+0x1c>
 80133d6:	6023      	str	r3, [r4, #0]
 80133d8:	bd38      	pop	{r3, r4, r5, pc}
 80133da:	bf00      	nop
 80133dc:	20002480 	.word	0x20002480

080133e0 <_isatty_r>:
 80133e0:	b538      	push	{r3, r4, r5, lr}
 80133e2:	4d06      	ldr	r5, [pc, #24]	; (80133fc <_isatty_r+0x1c>)
 80133e4:	2300      	movs	r3, #0
 80133e6:	4604      	mov	r4, r0
 80133e8:	4608      	mov	r0, r1
 80133ea:	602b      	str	r3, [r5, #0]
 80133ec:	f7f1 fe57 	bl	800509e <_isatty>
 80133f0:	1c43      	adds	r3, r0, #1
 80133f2:	d102      	bne.n	80133fa <_isatty_r+0x1a>
 80133f4:	682b      	ldr	r3, [r5, #0]
 80133f6:	b103      	cbz	r3, 80133fa <_isatty_r+0x1a>
 80133f8:	6023      	str	r3, [r4, #0]
 80133fa:	bd38      	pop	{r3, r4, r5, pc}
 80133fc:	20002480 	.word	0x20002480

08013400 <_lseek_r>:
 8013400:	b538      	push	{r3, r4, r5, lr}
 8013402:	4d07      	ldr	r5, [pc, #28]	; (8013420 <_lseek_r+0x20>)
 8013404:	4604      	mov	r4, r0
 8013406:	4608      	mov	r0, r1
 8013408:	4611      	mov	r1, r2
 801340a:	2200      	movs	r2, #0
 801340c:	602a      	str	r2, [r5, #0]
 801340e:	461a      	mov	r2, r3
 8013410:	f7f1 fe50 	bl	80050b4 <_lseek>
 8013414:	1c43      	adds	r3, r0, #1
 8013416:	d102      	bne.n	801341e <_lseek_r+0x1e>
 8013418:	682b      	ldr	r3, [r5, #0]
 801341a:	b103      	cbz	r3, 801341e <_lseek_r+0x1e>
 801341c:	6023      	str	r3, [r4, #0]
 801341e:	bd38      	pop	{r3, r4, r5, pc}
 8013420:	20002480 	.word	0x20002480

08013424 <_malloc_usable_size_r>:
 8013424:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013428:	1f18      	subs	r0, r3, #4
 801342a:	2b00      	cmp	r3, #0
 801342c:	bfbc      	itt	lt
 801342e:	580b      	ldrlt	r3, [r1, r0]
 8013430:	18c0      	addlt	r0, r0, r3
 8013432:	4770      	bx	lr

08013434 <_read_r>:
 8013434:	b538      	push	{r3, r4, r5, lr}
 8013436:	4d07      	ldr	r5, [pc, #28]	; (8013454 <_read_r+0x20>)
 8013438:	4604      	mov	r4, r0
 801343a:	4608      	mov	r0, r1
 801343c:	4611      	mov	r1, r2
 801343e:	2200      	movs	r2, #0
 8013440:	602a      	str	r2, [r5, #0]
 8013442:	461a      	mov	r2, r3
 8013444:	f7f1 fdd6 	bl	8004ff4 <_read>
 8013448:	1c43      	adds	r3, r0, #1
 801344a:	d102      	bne.n	8013452 <_read_r+0x1e>
 801344c:	682b      	ldr	r3, [r5, #0]
 801344e:	b103      	cbz	r3, 8013452 <_read_r+0x1e>
 8013450:	6023      	str	r3, [r4, #0]
 8013452:	bd38      	pop	{r3, r4, r5, pc}
 8013454:	20002480 	.word	0x20002480

08013458 <round>:
 8013458:	ec51 0b10 	vmov	r0, r1, d0
 801345c:	b570      	push	{r4, r5, r6, lr}
 801345e:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8013462:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8013466:	2c13      	cmp	r4, #19
 8013468:	ee10 2a10 	vmov	r2, s0
 801346c:	460b      	mov	r3, r1
 801346e:	dc19      	bgt.n	80134a4 <round+0x4c>
 8013470:	2c00      	cmp	r4, #0
 8013472:	da09      	bge.n	8013488 <round+0x30>
 8013474:	3401      	adds	r4, #1
 8013476:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 801347a:	d103      	bne.n	8013484 <round+0x2c>
 801347c:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8013480:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8013484:	2100      	movs	r1, #0
 8013486:	e028      	b.n	80134da <round+0x82>
 8013488:	4d15      	ldr	r5, [pc, #84]	; (80134e0 <round+0x88>)
 801348a:	4125      	asrs	r5, r4
 801348c:	ea01 0605 	and.w	r6, r1, r5
 8013490:	4332      	orrs	r2, r6
 8013492:	d00e      	beq.n	80134b2 <round+0x5a>
 8013494:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8013498:	fa42 f404 	asr.w	r4, r2, r4
 801349c:	4423      	add	r3, r4
 801349e:	ea23 0305 	bic.w	r3, r3, r5
 80134a2:	e7ef      	b.n	8013484 <round+0x2c>
 80134a4:	2c33      	cmp	r4, #51	; 0x33
 80134a6:	dd07      	ble.n	80134b8 <round+0x60>
 80134a8:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80134ac:	d101      	bne.n	80134b2 <round+0x5a>
 80134ae:	f7ec feed 	bl	800028c <__adddf3>
 80134b2:	ec41 0b10 	vmov	d0, r0, r1
 80134b6:	bd70      	pop	{r4, r5, r6, pc}
 80134b8:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 80134bc:	f04f 35ff 	mov.w	r5, #4294967295
 80134c0:	40f5      	lsrs	r5, r6
 80134c2:	4228      	tst	r0, r5
 80134c4:	d0f5      	beq.n	80134b2 <round+0x5a>
 80134c6:	2101      	movs	r1, #1
 80134c8:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80134cc:	fa01 f404 	lsl.w	r4, r1, r4
 80134d0:	1912      	adds	r2, r2, r4
 80134d2:	bf28      	it	cs
 80134d4:	185b      	addcs	r3, r3, r1
 80134d6:	ea22 0105 	bic.w	r1, r2, r5
 80134da:	4608      	mov	r0, r1
 80134dc:	4619      	mov	r1, r3
 80134de:	e7e8      	b.n	80134b2 <round+0x5a>
 80134e0:	000fffff 	.word	0x000fffff

080134e4 <_init>:
 80134e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134e6:	bf00      	nop
 80134e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80134ea:	bc08      	pop	{r3}
 80134ec:	469e      	mov	lr, r3
 80134ee:	4770      	bx	lr

080134f0 <_fini>:
 80134f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134f2:	bf00      	nop
 80134f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80134f6:	bc08      	pop	{r3}
 80134f8:	469e      	mov	lr, r3
 80134fa:	4770      	bx	lr
