#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 18 11:53:05 2024
# Process ID: 12984
# Current directory: C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_axi_gpio_consts_0_0_synth_1
# Command line: vivado.exe -log design_1_axi_gpio_consts_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_gpio_consts_0_0.tcl
# Log file: C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_axi_gpio_consts_0_0_synth_1/design_1_axi_gpio_consts_0_0.vds
# Journal file: C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_axi_gpio_consts_0_0_synth_1\vivado.jou
# Running On: DESKTOP-FT2RUUG, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 6, Host memory: 34254 MB
#-----------------------------------------------------------
source design_1_axi_gpio_consts_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 553.199 ; gain = 179.875
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_consts_0_0
Command: synth_design -top design_1_axi_gpio_consts_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12516
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1401.074 ; gain = 439.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_consts_0_0' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_consts_0_0/synth/design_1_axi_gpio_consts_0_0.vhd:67]
INFO: [Synth 8-3491] module 'axi_gpio_consts' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/axi_gpio_consts.vhd:34' bound to instance 'U0' of component 'axi_gpio_consts' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_consts_0_0/synth/design_1_axi_gpio_consts_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'axi_gpio_consts' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/axi_gpio_consts.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio_consts' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/axi_gpio_consts.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_consts_0_0' (0#1) [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_consts_0_0/synth/design_1_axi_gpio_consts_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1511.738 ; gain = 550.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1511.738 ; gain = 550.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1511.738 ; gain = 550.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1511.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1519.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1519.223 ; gain = 0.043
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design design_1_axi_gpio_consts_0_0 has an empty top module
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port zero_const driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port one_const driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port peak_detector_threshold_o[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port peak_detector_threshold_o[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port peak_detector_threshold_o[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port peak_detector_threshold_o[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port peak_detector_threshold_o[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port peak_detector_threshold_o[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port peak_detector_threshold_o[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port peak_detector_threshold_o[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port peak_detector_threshold_o[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port peak_detector_threshold_o[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port peak_detector_threshold_o[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port peak_detector_threshold_o[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[23] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[22] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[21] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[20] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[19] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[18] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[17] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[16] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port kp_o[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[23] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[22] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[21] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[20] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[19] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[18] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[17] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[16] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port ki_o[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[10] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_gpio_consts_0_0 has port initial_phase_offset_o[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1519.223 ; gain = 558.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1519.223 ; gain = 550.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1519.223 ; gain = 558.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1519.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1524.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 59a69a44
INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1528.219 ; gain = 957.887
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_axi_gpio_consts_0_0_synth_1/design_1_axi_gpio_consts_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_gpio_consts_0_0, cache-ID = 5fd136147cbc71c4
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_axi_gpio_consts_0_0_synth_1/design_1_axi_gpio_consts_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_gpio_consts_0_0_utilization_synth.rpt -pb design_1_axi_gpio_consts_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 18 11:54:01 2024...
