<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Sep 10 11:03:26 2019" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynquplus" BOARD="xilinx.com:zcu102:part0:3.1" DEVICE="xczu9eg" NAME="bd_32f5" PACKAGE="ffvb1156" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="299970000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="47" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axis_video_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axis_video_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axis_video_TDEST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axis_video_TDEST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axis_video_TID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axis_video_TID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axis_video_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axis_video_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axis_tlast" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axis_video_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axis_video_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="csc_s_axis_video_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axis_video_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axis_video_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axis_video_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axis_video_TUSER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axis_video_TUSER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="csc_s_axis_video_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axis_video_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="47" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="csc_m_axis_video_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="m_axis_video_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="csc_m_axis_video_TDEST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="m_axis_video_TDEST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="csc_m_axis_video_TID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="m_axis_video_TID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="csc_m_axis_video_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="m_axis_video_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axis_tlast" RIGHT="0" SIGIS="undef" SIGNAME="csc_m_axis_video_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="m_axis_video_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="csc_m_axis_video_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="m_axis_video_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="csc_m_axis_video_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="m_axis_video_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="csc_m_axis_video_TUSER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="m_axis_video_TUSER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="csc_m_axis_video_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="m_axis_video_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_ctrl_arready" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_ctrl_awready" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_ctrl_bready" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_ctrl_rready" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_ctrl_wready" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_ctrl_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="csc" PORT="s_axi_CTRL_WVALID"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_ctrl" DATAWIDTH="32" NAME="s_axi_ctrl" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctrl_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="csc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_ctrl" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="csc"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis" NAME="s_axis" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="csc_m_axis_video" NAME="m_axis" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="12" FULLNAME="/csc" HWVERSION="1.0" INSTANCE="csc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_csc" VLNV="xilinx.com:ip:v_csc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_32f5_csc_0"/>
        <PARAMETER NAME="SAMPLES_PER_CLOCK" VALUE="2"/>
        <PARAMETER NAME="V_CSC_MAX_WIDTH" VALUE="3840"/>
        <PARAMETER NAME="V_CSC_MAX_HEIGHT" VALUE="2160"/>
        <PARAMETER NAME="MAX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="ENABLE_422" VALUE="0"/>
        <PARAMETER NAME="ENABLE_420" VALUE="0"/>
        <PARAMETER NAME="ENABLE_WINDOW" VALUE="0"/>
        <PARAMETER NAME="USE_URAM" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="s_axi_CTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_AWVALID" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_AWREADY" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_WVALID" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_WREADY" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BVALID" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BREADY" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_CTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_ARVALID" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_ARREADY" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_RVALID" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_RREADY" SIGIS="undef" SIGNAME="csc_s_axi_CTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="s_axis_video_TVALID" SIGIS="undef" SIGNAME="csc_s_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_TREADY" SIGIS="undef" SIGNAME="csc_s_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_video_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axis_video_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_video_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axis_video_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TID" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axis_video_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="csc_s_axis_video_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_TVALID" SIGIS="undef" SIGNAME="csc_m_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_TREADY" SIGIS="undef" SIGNAME="csc_m_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="csc_m_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_video_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="csc_m_axis_video_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_video_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="csc_m_axis_video_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="m_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="csc_m_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="csc_m_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TID" RIGHT="0" SIGIS="undef" SIGNAME="csc_m_axis_video_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="csc_m_axis_video_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_32f5_imp" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_ctrl" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis" NAME="s_axis_video" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="csc_m_axis_video" NAME="m_axis_video" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
