// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_HH_
#define _conv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_fadd_32ns_32tde.h"
#include "conv_fmul_32ns_32udo.h"
#include "conv_fcmp_32ns_32vdy.h"
#include "conv_mac_muladd_4wdI.h"
#include "conv_conv_weightsbkb.h"
#include "conv_conv_weightscud.h"
#include "conv_conv_weightsdEe.h"
#include "conv_conv_weightseOg.h"
#include "conv_conv_weightsfYi.h"
#include "conv_conv_weightsg8j.h"
#include "conv_conv_weightshbi.h"
#include "conv_conv_weightsibs.h"
#include "conv_conv_weightsjbC.h"
#include "conv_conv_weightskbM.h"
#include "conv_conv_weightslbW.h"
#include "conv_conv_weightsmb6.h"
#include "conv_conv_weightsncg.h"
#include "conv_conv_weightsocq.h"
#include "conv_conv_weightspcA.h"
#include "conv_conv_weightsqcK.h"
#include "conv_conv_weightsrcU.h"
#include "conv_conv_weightssc4.h"
#include "conv_conv_bias.h"
#include "conv_w_sumf.h"

namespace ap_rtl {

struct conv : public sc_module {
    // Port declarations 46
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > input_0_address0;
    sc_out< sc_logic > input_0_ce0;
    sc_in< sc_lv<32> > input_0_q0;
    sc_out< sc_lv<8> > input_0_address1;
    sc_out< sc_logic > input_0_ce1;
    sc_in< sc_lv<32> > input_0_q1;
    sc_out< sc_lv<8> > input_1_address0;
    sc_out< sc_logic > input_1_ce0;
    sc_in< sc_lv<32> > input_1_q0;
    sc_out< sc_lv<8> > input_1_address1;
    sc_out< sc_logic > input_1_ce1;
    sc_in< sc_lv<32> > input_1_q1;
    sc_out< sc_lv<8> > input_2_address0;
    sc_out< sc_logic > input_2_ce0;
    sc_in< sc_lv<32> > input_2_q0;
    sc_out< sc_lv<8> > input_2_address1;
    sc_out< sc_logic > input_2_ce1;
    sc_in< sc_lv<32> > input_2_q1;
    sc_out< sc_lv<8> > input_3_address0;
    sc_out< sc_logic > input_3_ce0;
    sc_in< sc_lv<32> > input_3_q0;
    sc_out< sc_lv<8> > input_3_address1;
    sc_out< sc_logic > input_3_ce1;
    sc_in< sc_lv<32> > input_3_q1;
    sc_out< sc_lv<8> > input_4_address0;
    sc_out< sc_logic > input_4_ce0;
    sc_in< sc_lv<32> > input_4_q0;
    sc_out< sc_lv<8> > input_4_address1;
    sc_out< sc_logic > input_4_ce1;
    sc_in< sc_lv<32> > input_4_q1;
    sc_out< sc_lv<8> > input_5_address0;
    sc_out< sc_logic > input_5_ce0;
    sc_in< sc_lv<32> > input_5_q0;
    sc_out< sc_lv<8> > input_5_address1;
    sc_out< sc_logic > input_5_ce1;
    sc_in< sc_lv<32> > input_5_q1;
    sc_out< sc_lv<11> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv(sc_module_name name);
    SC_HAS_PROCESS(conv);

    ~conv();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv_conv_weightsbkb* conv_weights_0_0_U;
    conv_conv_weightscud* conv_weights_0_1_U;
    conv_conv_weightsdEe* conv_weights_0_2_U;
    conv_conv_weightseOg* conv_weights_0_3_U;
    conv_conv_weightsfYi* conv_weights_0_4_U;
    conv_conv_weightsg8j* conv_weights_0_5_U;
    conv_conv_weightshbi* conv_weights_1_0_U;
    conv_conv_weightsibs* conv_weights_1_1_U;
    conv_conv_weightsjbC* conv_weights_1_2_U;
    conv_conv_weightskbM* conv_weights_1_3_U;
    conv_conv_weightslbW* conv_weights_1_4_U;
    conv_conv_weightsmb6* conv_weights_1_5_U;
    conv_conv_weightsncg* conv_weights_2_0_U;
    conv_conv_weightsocq* conv_weights_2_1_U;
    conv_conv_weightspcA* conv_weights_2_2_U;
    conv_conv_weightsqcK* conv_weights_2_3_U;
    conv_conv_weightsrcU* conv_weights_2_4_U;
    conv_conv_weightssc4* conv_weights_2_5_U;
    conv_conv_bias* conv_bias_U;
    conv_w_sumf* w_sumf_U;
    conv_fadd_32ns_32tde<1,4,32,32,32>* conv_fadd_32ns_32tde_U1;
    conv_fadd_32ns_32tde<1,4,32,32,32>* conv_fadd_32ns_32tde_U2;
    conv_fadd_32ns_32tde<1,4,32,32,32>* conv_fadd_32ns_32tde_U3;
    conv_fmul_32ns_32udo<1,2,32,32,32>* conv_fmul_32ns_32udo_U4;
    conv_fmul_32ns_32udo<1,2,32,32,32>* conv_fmul_32ns_32udo_U5;
    conv_fmul_32ns_32udo<1,2,32,32,32>* conv_fmul_32ns_32udo_U6;
    conv_fmul_32ns_32udo<1,2,32,32,32>* conv_fmul_32ns_32udo_U7;
    conv_fmul_32ns_32udo<1,2,32,32,32>* conv_fmul_32ns_32udo_U8;
    conv_fmul_32ns_32udo<1,2,32,32,32>* conv_fmul_32ns_32udo_U9;
    conv_fcmp_32ns_32vdy<1,2,32,32,1>* conv_fcmp_32ns_32vdy_U10;
    conv_mac_muladd_4wdI<1,1,4,5,4,8>* conv_mac_muladd_4wdI_U11;
    sc_signal< sc_lv<25> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > conv_weights_0_0_address0;
    sc_signal< sc_logic > conv_weights_0_0_ce0;
    sc_signal< sc_lv<32> > conv_weights_0_0_q0;
    sc_signal< sc_lv<6> > conv_weights_0_1_address0;
    sc_signal< sc_logic > conv_weights_0_1_ce0;
    sc_signal< sc_lv<32> > conv_weights_0_1_q0;
    sc_signal< sc_lv<6> > conv_weights_0_2_address0;
    sc_signal< sc_logic > conv_weights_0_2_ce0;
    sc_signal< sc_lv<32> > conv_weights_0_2_q0;
    sc_signal< sc_lv<6> > conv_weights_0_3_address0;
    sc_signal< sc_logic > conv_weights_0_3_ce0;
    sc_signal< sc_lv<32> > conv_weights_0_3_q0;
    sc_signal< sc_lv<6> > conv_weights_0_4_address0;
    sc_signal< sc_logic > conv_weights_0_4_ce0;
    sc_signal< sc_lv<32> > conv_weights_0_4_q0;
    sc_signal< sc_lv<6> > conv_weights_0_5_address0;
    sc_signal< sc_logic > conv_weights_0_5_ce0;
    sc_signal< sc_lv<32> > conv_weights_0_5_q0;
    sc_signal< sc_lv<6> > conv_weights_1_0_address0;
    sc_signal< sc_logic > conv_weights_1_0_ce0;
    sc_signal< sc_lv<32> > conv_weights_1_0_q0;
    sc_signal< sc_lv<6> > conv_weights_1_1_address0;
    sc_signal< sc_logic > conv_weights_1_1_ce0;
    sc_signal< sc_lv<32> > conv_weights_1_1_q0;
    sc_signal< sc_lv<6> > conv_weights_1_2_address0;
    sc_signal< sc_logic > conv_weights_1_2_ce0;
    sc_signal< sc_lv<32> > conv_weights_1_2_q0;
    sc_signal< sc_lv<6> > conv_weights_1_3_address0;
    sc_signal< sc_logic > conv_weights_1_3_ce0;
    sc_signal< sc_lv<32> > conv_weights_1_3_q0;
    sc_signal< sc_lv<6> > conv_weights_1_4_address0;
    sc_signal< sc_logic > conv_weights_1_4_ce0;
    sc_signal< sc_lv<32> > conv_weights_1_4_q0;
    sc_signal< sc_lv<6> > conv_weights_1_5_address0;
    sc_signal< sc_logic > conv_weights_1_5_ce0;
    sc_signal< sc_lv<32> > conv_weights_1_5_q0;
    sc_signal< sc_lv<6> > conv_weights_2_0_address0;
    sc_signal< sc_logic > conv_weights_2_0_ce0;
    sc_signal< sc_lv<32> > conv_weights_2_0_q0;
    sc_signal< sc_lv<6> > conv_weights_2_1_address0;
    sc_signal< sc_logic > conv_weights_2_1_ce0;
    sc_signal< sc_lv<32> > conv_weights_2_1_q0;
    sc_signal< sc_lv<6> > conv_weights_2_2_address0;
    sc_signal< sc_logic > conv_weights_2_2_ce0;
    sc_signal< sc_lv<32> > conv_weights_2_2_q0;
    sc_signal< sc_lv<6> > conv_weights_2_3_address0;
    sc_signal< sc_logic > conv_weights_2_3_ce0;
    sc_signal< sc_lv<32> > conv_weights_2_3_q0;
    sc_signal< sc_lv<6> > conv_weights_2_4_address0;
    sc_signal< sc_logic > conv_weights_2_4_ce0;
    sc_signal< sc_lv<32> > conv_weights_2_4_q0;
    sc_signal< sc_lv<6> > conv_weights_2_5_address0;
    sc_signal< sc_logic > conv_weights_2_5_ce0;
    sc_signal< sc_lv<32> > conv_weights_2_5_q0;
    sc_signal< sc_lv<4> > conv_bias_address0;
    sc_signal< sc_logic > conv_bias_ce0;
    sc_signal< sc_lv<32> > conv_bias_q0;
    sc_signal< sc_lv<2> > wr_0_reg_761;
    sc_signal< sc_lv<32> > reg_854;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1459;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state7_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > reg_859;
    sc_signal< sc_lv<32> > reg_864;
    sc_signal< sc_lv<32> > reg_869;
    sc_signal< sc_lv<32> > reg_874;
    sc_signal< sc_lv<32> > reg_879;
    sc_signal< sc_lv<32> > w_sumf_q1;
    sc_signal< sc_lv<32> > reg_884;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state11_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state8_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state22_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > w_sumf_q0;
    sc_signal< sc_lv<32> > grp_fu_793_p2;
    sc_signal< sc_lv<32> > reg_898;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state15_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1459_pp0_iter1_reg;
    sc_signal< sc_lv<32> > grp_fu_798_p2;
    sc_signal< sc_lv<32> > reg_905;
    sc_signal< sc_lv<32> > grp_fu_803_p2;
    sc_signal< sc_lv<32> > reg_911;
    sc_signal< sc_lv<32> > reg_916;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state13_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_state17_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_lv<32> > reg_921;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state14_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_state18_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< sc_lv<32> > reg_926;
    sc_signal< sc_lv<11> > add_ln51_fu_949_p2;
    sc_signal< sc_lv<11> > add_ln51_reg_1375;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln54_fu_955_p2;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1380;
    sc_signal< sc_lv<1> > icmp_ln51_fu_943_p2;
    sc_signal< sc_lv<5> > select_ln79_4_fu_1015_p3;
    sc_signal< sc_lv<5> > select_ln79_4_reg_1386;
    sc_signal< sc_lv<4> > select_ln79_5_fu_1023_p3;
    sc_signal< sc_lv<4> > select_ln79_5_reg_1393;
    sc_signal< sc_lv<4> > select_ln79_6_fu_1037_p3;
    sc_signal< sc_lv<4> > select_ln79_6_reg_1399;
    sc_signal< sc_lv<4> > select_ln79_7_fu_1051_p3;
    sc_signal< sc_lv<4> > select_ln79_7_reg_1404;
    sc_signal< sc_lv<4> > select_ln79_1_fu_1070_p3;
    sc_signal< sc_lv<4> > select_ln79_1_reg_1414;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > zext_ln79_1_fu_1081_p1;
    sc_signal< sc_lv<8> > zext_ln79_1_reg_1420;
    sc_signal< sc_lv<8> > zext_ln79_2_fu_1091_p1;
    sc_signal< sc_lv<8> > zext_ln79_2_reg_1425;
    sc_signal< sc_lv<8> > zext_ln79_3_fu_1094_p1;
    sc_signal< sc_lv<8> > zext_ln79_3_reg_1430;
    sc_signal< sc_lv<7> > zext_ln79_4_fu_1097_p1;
    sc_signal< sc_lv<7> > zext_ln79_4_reg_1435;
    sc_signal< sc_lv<11> > conv_out_addr_reg_1440;
    sc_signal< sc_lv<32> > w_sum_reg_1445;
    sc_signal< sc_lv<1> > icmp_ln60_fu_1114_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > ch_fu_1120_p2;
    sc_signal< sc_lv<1> > icmp_ln63_fu_1131_p2;
    sc_signal< sc_lv<2> > wr_fu_1137_p2;
    sc_signal< sc_lv<2> > wr_reg_1463;
    sc_signal< sc_lv<8> > add_ln71_9_fu_1231_p2;
    sc_signal< sc_lv<8> > add_ln71_9_reg_1568;
    sc_signal< sc_lv<32> > conv_weights_1_0_loa_reg_1683;
    sc_signal< sc_lv<32> > input_0_load_1_reg_1688;
    sc_signal< sc_lv<32> > conv_weights_1_1_loa_reg_1693;
    sc_signal< sc_lv<32> > input_1_load_1_reg_1698;
    sc_signal< sc_lv<32> > conv_weights_1_2_loa_reg_1703;
    sc_signal< sc_lv<32> > input_2_load_1_reg_1708;
    sc_signal< sc_lv<32> > conv_weights_1_3_loa_reg_1713;
    sc_signal< sc_lv<32> > input_3_load_1_reg_1718;
    sc_signal< sc_lv<32> > conv_weights_1_4_loa_reg_1723;
    sc_signal< sc_lv<32> > input_4_load_1_reg_1728;
    sc_signal< sc_lv<32> > conv_weights_1_5_loa_reg_1733;
    sc_signal< sc_lv<32> > input_5_load_1_reg_1738;
    sc_signal< sc_lv<32> > conv_weights_2_0_loa_reg_1743;
    sc_signal< sc_lv<32> > conv_weights_2_1_loa_reg_1748;
    sc_signal< sc_lv<32> > conv_weights_2_2_loa_reg_1753;
    sc_signal< sc_lv<32> > conv_weights_2_3_loa_reg_1758;
    sc_signal< sc_lv<32> > conv_weights_2_4_loa_reg_1763;
    sc_signal< sc_lv<32> > conv_weights_2_5_loa_reg_1768;
    sc_signal< sc_lv<32> > grp_fu_812_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1773;
    sc_signal< sc_lv<32> > grp_fu_818_p2;
    sc_signal< sc_lv<32> > tmp_2_0_1_reg_1778;
    sc_signal< sc_lv<32> > grp_fu_824_p2;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_1783;
    sc_signal< sc_lv<32> > grp_fu_830_p2;
    sc_signal< sc_lv<32> > tmp_2_0_3_reg_1788;
    sc_signal< sc_lv<32> > grp_fu_836_p2;
    sc_signal< sc_lv<32> > tmp_2_0_4_reg_1793;
    sc_signal< sc_lv<32> > grp_fu_842_p2;
    sc_signal< sc_lv<32> > tmp_2_0_5_reg_1798;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1808;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_1813;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_1818;
    sc_signal< sc_lv<32> > tmp_2_1_3_reg_1823;
    sc_signal< sc_lv<32> > tmp_2_1_4_reg_1828;
    sc_signal< sc_lv<32> > tmp_2_1_5_reg_1833;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1838;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state9_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state23_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_1843;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_1848;
    sc_signal< sc_lv<32> > tmp_2_2_3_reg_1853;
    sc_signal< sc_lv<32> > tmp_2_2_4_reg_1858;
    sc_signal< sc_lv<32> > tmp_2_2_5_reg_1863;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state10_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<3> > ch_1_fu_1251_p2;
    sc_signal< sc_lv<3> > ch_1_reg_1876;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<1> > icmp_ln75_fu_1245_p2;
    sc_signal< sc_lv<5> > f_fu_1262_p2;
    sc_signal< sc_lv<5> > f_reg_1886;
    sc_signal< sc_lv<9> > select_ln54_fu_1273_p3;
    sc_signal< sc_lv<9> > select_ln54_reg_1891;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<3> > w_sumf_address0;
    sc_signal< sc_logic > w_sumf_ce0;
    sc_signal< sc_logic > w_sumf_we0;
    sc_signal< sc_lv<32> > w_sumf_d0;
    sc_signal< sc_lv<3> > w_sumf_address1;
    sc_signal< sc_logic > w_sumf_ce1;
    sc_signal< sc_logic > w_sumf_we1;
    sc_signal< sc_lv<32> > w_sumf_d1;
    sc_signal< sc_lv<11> > indvar_flatten21_reg_693;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<4> > r_0_reg_704;
    sc_signal< sc_lv<9> > indvar_flatten_reg_716;
    sc_signal< sc_lv<4> > c_0_reg_728;
    sc_signal< sc_lv<5> > f_0_reg_739;
    sc_signal< sc_lv<3> > ch_0_reg_750;
    sc_signal< sc_lv<2> > ap_phi_mux_wr_0_phi_fu_765_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > w_sum_0_reg_772;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<3> > ch2_0_reg_782;
    sc_signal< sc_lv<64> > zext_ln59_fu_1059_p1;
    sc_signal< sc_lv<64> > zext_ln79_6_fu_1109_p1;
    sc_signal< sc_lv<64> > zext_ln61_fu_1126_p1;
    sc_signal< sc_lv<64> > zext_ln71_1_fu_1164_p1;
    sc_signal< sc_lv<64> > zext_ln71_3_fu_1206_p1;
    sc_signal< sc_lv<64> > zext_ln71_4_fu_1221_p1;
    sc_signal< sc_lv<64> > zext_ln71_5_fu_1236_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln76_fu_1257_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<32> > grp_fu_793_p0;
    sc_signal< sc_lv<32> > grp_fu_793_p1;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< sc_lv<32> > grp_fu_798_p0;
    sc_signal< sc_lv<32> > grp_fu_798_p1;
    sc_signal< sc_lv<32> > grp_fu_803_p0;
    sc_signal< sc_lv<32> > grp_fu_803_p1;
    sc_signal< sc_lv<32> > grp_fu_812_p0;
    sc_signal< sc_lv<32> > grp_fu_812_p1;
    sc_signal< sc_lv<32> > grp_fu_818_p0;
    sc_signal< sc_lv<32> > grp_fu_818_p1;
    sc_signal< sc_lv<32> > grp_fu_824_p0;
    sc_signal< sc_lv<32> > grp_fu_824_p1;
    sc_signal< sc_lv<32> > grp_fu_830_p0;
    sc_signal< sc_lv<32> > grp_fu_830_p1;
    sc_signal< sc_lv<32> > grp_fu_836_p0;
    sc_signal< sc_lv<32> > grp_fu_836_p1;
    sc_signal< sc_lv<32> > grp_fu_842_p0;
    sc_signal< sc_lv<32> > grp_fu_842_p1;
    sc_signal< sc_lv<4> > c_fu_931_p2;
    sc_signal< sc_lv<4> > add_ln71_2_fu_937_p2;
    sc_signal< sc_lv<1> > icmp_ln57_fu_991_p2;
    sc_signal< sc_lv<1> > xor_ln79_fu_985_p2;
    sc_signal< sc_lv<4> > select_ln79_fu_961_p3;
    sc_signal< sc_lv<1> > and_ln79_fu_997_p2;
    sc_signal< sc_lv<1> > or_ln79_fu_1009_p2;
    sc_signal< sc_lv<4> > add_ln71_3_fu_1003_p2;
    sc_signal< sc_lv<4> > add_ln71_4_fu_1031_p2;
    sc_signal< sc_lv<4> > select_ln79_2_fu_969_p3;
    sc_signal< sc_lv<4> > add_ln71_5_fu_1045_p2;
    sc_signal< sc_lv<4> > select_ln79_3_fu_977_p3;
    sc_signal< sc_lv<4> > r_fu_1064_p2;
    sc_signal< sc_lv<8> > grp_fu_1331_p3;
    sc_signal< sc_lv<12> > zext_ln79_5_fu_1100_p1;
    sc_signal< sc_lv<12> > tmp_2_cast_fu_1084_p3;
    sc_signal< sc_lv<12> > add_ln79_1_fu_1103_p2;
    sc_signal< sc_lv<6> > tmp_7_fu_1147_p3;
    sc_signal< sc_lv<7> > zext_ln71_fu_1155_p1;
    sc_signal< sc_lv<7> > add_ln71_6_fu_1159_p2;
    sc_signal< sc_lv<4> > zext_ln63_fu_1143_p1;
    sc_signal< sc_lv<4> > add_ln71_fu_1186_p2;
    sc_signal< sc_lv<4> > mul_ln71_fu_1195_p0;
    sc_signal< sc_lv<8> > mul_ln71_fu_1195_p2;
    sc_signal< sc_lv<8> > add_ln71_7_fu_1201_p2;
    sc_signal< sc_lv<8> > add_ln71_8_fu_1216_p2;
    sc_signal< sc_lv<9> > add_ln54_fu_1267_p2;
    sc_signal< sc_lv<32> > bitcast_ln78_fu_1280_p1;
    sc_signal< sc_lv<8> > tmp_fu_1284_p4;
    sc_signal< sc_lv<23> > trunc_ln78_fu_1294_p1;
    sc_signal< sc_lv<1> > icmp_ln78_1_fu_1304_p2;
    sc_signal< sc_lv<1> > icmp_ln78_fu_1298_p2;
    sc_signal< sc_lv<1> > or_ln78_fu_1310_p2;
    sc_signal< sc_lv<1> > grp_fu_848_p2;
    sc_signal< sc_lv<1> > and_ln78_fu_1316_p2;
    sc_signal< sc_lv<4> > grp_fu_1331_p0;
    sc_signal< sc_lv<5> > grp_fu_1331_p1;
    sc_signal< sc_lv<4> > grp_fu_1331_p2;
    sc_signal< sc_lv<25> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_state12_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_state16_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<8> > grp_fu_1331_p00;
    sc_signal< sc_lv<8> > grp_fu_1331_p20;
    sc_signal< sc_lv<8> > mul_ln71_fu_1195_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<25> ap_ST_fsm_state1;
    static const sc_lv<25> ap_ST_fsm_state2;
    static const sc_lv<25> ap_ST_fsm_state3;
    static const sc_lv<25> ap_ST_fsm_state4;
    static const sc_lv<25> ap_ST_fsm_pp0_stage0;
    static const sc_lv<25> ap_ST_fsm_pp0_stage1;
    static const sc_lv<25> ap_ST_fsm_pp0_stage2;
    static const sc_lv<25> ap_ST_fsm_pp0_stage3;
    static const sc_lv<25> ap_ST_fsm_pp0_stage4;
    static const sc_lv<25> ap_ST_fsm_pp0_stage5;
    static const sc_lv<25> ap_ST_fsm_pp0_stage6;
    static const sc_lv<25> ap_ST_fsm_pp0_stage7;
    static const sc_lv<25> ap_ST_fsm_pp0_stage8;
    static const sc_lv<25> ap_ST_fsm_pp0_stage9;
    static const sc_lv<25> ap_ST_fsm_pp0_stage10;
    static const sc_lv<25> ap_ST_fsm_pp0_stage11;
    static const sc_lv<25> ap_ST_fsm_pp0_stage12;
    static const sc_lv<25> ap_ST_fsm_pp0_stage13;
    static const sc_lv<25> ap_ST_fsm_state24;
    static const sc_lv<25> ap_ST_fsm_state25;
    static const sc_lv<25> ap_ST_fsm_state26;
    static const sc_lv<25> ap_ST_fsm_state27;
    static const sc_lv<25> ap_ST_fsm_state28;
    static const sc_lv<25> ap_ST_fsm_state29;
    static const sc_lv<25> ap_ST_fsm_state30;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<11> ap_const_lv11_790;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<9> ap_const_lv9_B0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<8> ap_const_lv8_B;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln51_fu_949_p2();
    void thread_add_ln54_fu_1267_p2();
    void thread_add_ln71_2_fu_937_p2();
    void thread_add_ln71_3_fu_1003_p2();
    void thread_add_ln71_4_fu_1031_p2();
    void thread_add_ln71_5_fu_1045_p2();
    void thread_add_ln71_6_fu_1159_p2();
    void thread_add_ln71_7_fu_1201_p2();
    void thread_add_ln71_8_fu_1216_p2();
    void thread_add_ln71_9_fu_1231_p2();
    void thread_add_ln71_fu_1186_p2();
    void thread_add_ln79_1_fu_1103_p2();
    void thread_and_ln78_fu_1316_p2();
    void thread_and_ln79_fu_997_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage5_iter0();
    void thread_ap_block_state11_pp0_stage6_iter0();
    void thread_ap_block_state12_pp0_stage7_iter0();
    void thread_ap_block_state13_pp0_stage8_iter0();
    void thread_ap_block_state14_pp0_stage9_iter0();
    void thread_ap_block_state15_pp0_stage10_iter0();
    void thread_ap_block_state16_pp0_stage11_iter0();
    void thread_ap_block_state17_pp0_stage12_iter0();
    void thread_ap_block_state18_pp0_stage13_iter0();
    void thread_ap_block_state19_pp0_stage0_iter1();
    void thread_ap_block_state20_pp0_stage1_iter1();
    void thread_ap_block_state21_pp0_stage2_iter1();
    void thread_ap_block_state22_pp0_stage3_iter1();
    void thread_ap_block_state23_pp0_stage4_iter1();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage1_iter0();
    void thread_ap_block_state7_pp0_stage2_iter0();
    void thread_ap_block_state8_pp0_stage3_iter0();
    void thread_ap_block_state9_pp0_stage4_iter0();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_wr_0_phi_fu_765_p4();
    void thread_ap_ready();
    void thread_bitcast_ln78_fu_1280_p1();
    void thread_c_fu_931_p2();
    void thread_ch_1_fu_1251_p2();
    void thread_ch_fu_1120_p2();
    void thread_conv_bias_address0();
    void thread_conv_bias_ce0();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_conv_weights_0_0_address0();
    void thread_conv_weights_0_0_ce0();
    void thread_conv_weights_0_1_address0();
    void thread_conv_weights_0_1_ce0();
    void thread_conv_weights_0_2_address0();
    void thread_conv_weights_0_2_ce0();
    void thread_conv_weights_0_3_address0();
    void thread_conv_weights_0_3_ce0();
    void thread_conv_weights_0_4_address0();
    void thread_conv_weights_0_4_ce0();
    void thread_conv_weights_0_5_address0();
    void thread_conv_weights_0_5_ce0();
    void thread_conv_weights_1_0_address0();
    void thread_conv_weights_1_0_ce0();
    void thread_conv_weights_1_1_address0();
    void thread_conv_weights_1_1_ce0();
    void thread_conv_weights_1_2_address0();
    void thread_conv_weights_1_2_ce0();
    void thread_conv_weights_1_3_address0();
    void thread_conv_weights_1_3_ce0();
    void thread_conv_weights_1_4_address0();
    void thread_conv_weights_1_4_ce0();
    void thread_conv_weights_1_5_address0();
    void thread_conv_weights_1_5_ce0();
    void thread_conv_weights_2_0_address0();
    void thread_conv_weights_2_0_ce0();
    void thread_conv_weights_2_1_address0();
    void thread_conv_weights_2_1_ce0();
    void thread_conv_weights_2_2_address0();
    void thread_conv_weights_2_2_ce0();
    void thread_conv_weights_2_3_address0();
    void thread_conv_weights_2_3_ce0();
    void thread_conv_weights_2_4_address0();
    void thread_conv_weights_2_4_ce0();
    void thread_conv_weights_2_5_address0();
    void thread_conv_weights_2_5_ce0();
    void thread_f_fu_1262_p2();
    void thread_grp_fu_1331_p0();
    void thread_grp_fu_1331_p00();
    void thread_grp_fu_1331_p1();
    void thread_grp_fu_1331_p2();
    void thread_grp_fu_1331_p20();
    void thread_grp_fu_793_p0();
    void thread_grp_fu_793_p1();
    void thread_grp_fu_798_p0();
    void thread_grp_fu_798_p1();
    void thread_grp_fu_803_p0();
    void thread_grp_fu_803_p1();
    void thread_grp_fu_812_p0();
    void thread_grp_fu_812_p1();
    void thread_grp_fu_818_p0();
    void thread_grp_fu_818_p1();
    void thread_grp_fu_824_p0();
    void thread_grp_fu_824_p1();
    void thread_grp_fu_830_p0();
    void thread_grp_fu_830_p1();
    void thread_grp_fu_836_p0();
    void thread_grp_fu_836_p1();
    void thread_grp_fu_842_p0();
    void thread_grp_fu_842_p1();
    void thread_icmp_ln51_fu_943_p2();
    void thread_icmp_ln54_fu_955_p2();
    void thread_icmp_ln57_fu_991_p2();
    void thread_icmp_ln60_fu_1114_p2();
    void thread_icmp_ln63_fu_1131_p2();
    void thread_icmp_ln75_fu_1245_p2();
    void thread_icmp_ln78_1_fu_1304_p2();
    void thread_icmp_ln78_fu_1298_p2();
    void thread_input_0_address0();
    void thread_input_0_address1();
    void thread_input_0_ce0();
    void thread_input_0_ce1();
    void thread_input_1_address0();
    void thread_input_1_address1();
    void thread_input_1_ce0();
    void thread_input_1_ce1();
    void thread_input_2_address0();
    void thread_input_2_address1();
    void thread_input_2_ce0();
    void thread_input_2_ce1();
    void thread_input_3_address0();
    void thread_input_3_address1();
    void thread_input_3_ce0();
    void thread_input_3_ce1();
    void thread_input_4_address0();
    void thread_input_4_address1();
    void thread_input_4_ce0();
    void thread_input_4_ce1();
    void thread_input_5_address0();
    void thread_input_5_address1();
    void thread_input_5_ce0();
    void thread_input_5_ce1();
    void thread_mul_ln71_fu_1195_p0();
    void thread_mul_ln71_fu_1195_p00();
    void thread_mul_ln71_fu_1195_p2();
    void thread_or_ln78_fu_1310_p2();
    void thread_or_ln79_fu_1009_p2();
    void thread_r_fu_1064_p2();
    void thread_select_ln54_fu_1273_p3();
    void thread_select_ln79_1_fu_1070_p3();
    void thread_select_ln79_2_fu_969_p3();
    void thread_select_ln79_3_fu_977_p3();
    void thread_select_ln79_4_fu_1015_p3();
    void thread_select_ln79_5_fu_1023_p3();
    void thread_select_ln79_6_fu_1037_p3();
    void thread_select_ln79_7_fu_1051_p3();
    void thread_select_ln79_fu_961_p3();
    void thread_tmp_2_cast_fu_1084_p3();
    void thread_tmp_7_fu_1147_p3();
    void thread_tmp_fu_1284_p4();
    void thread_trunc_ln78_fu_1294_p1();
    void thread_w_sumf_address0();
    void thread_w_sumf_address1();
    void thread_w_sumf_ce0();
    void thread_w_sumf_ce1();
    void thread_w_sumf_d0();
    void thread_w_sumf_d1();
    void thread_w_sumf_we0();
    void thread_w_sumf_we1();
    void thread_wr_fu_1137_p2();
    void thread_xor_ln79_fu_985_p2();
    void thread_zext_ln59_fu_1059_p1();
    void thread_zext_ln61_fu_1126_p1();
    void thread_zext_ln63_fu_1143_p1();
    void thread_zext_ln71_1_fu_1164_p1();
    void thread_zext_ln71_3_fu_1206_p1();
    void thread_zext_ln71_4_fu_1221_p1();
    void thread_zext_ln71_5_fu_1236_p1();
    void thread_zext_ln71_fu_1155_p1();
    void thread_zext_ln76_fu_1257_p1();
    void thread_zext_ln79_1_fu_1081_p1();
    void thread_zext_ln79_2_fu_1091_p1();
    void thread_zext_ln79_3_fu_1094_p1();
    void thread_zext_ln79_4_fu_1097_p1();
    void thread_zext_ln79_5_fu_1100_p1();
    void thread_zext_ln79_6_fu_1109_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
