Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 21 14:47:28 2025
| Host         : DESKTOP-FEGLDB1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file memory_5x8_control_sets_placed.rpt
| Design       : memory_5x8
| Device       : xc7z010i
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    33 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             256 |           68 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | mem[0][7]_i_1_n_0  |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[15][7]_i_1_n_0 |                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | mem[13][7]_i_1_n_0 |                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | mem[14][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[16][7]_i_1_n_0 |                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | mem[1][7]_i_1_n_0  |                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | mem[21][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[22][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[23][7]_i_1_n_0 |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | mem[24][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[20][7]_i_1_n_0 |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mem[25][7]_i_1_n_0 |                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | mem[26][7]_i_1_n_0 |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mem[28][7]_i_1_n_0 |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mem[19][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[29][7]_i_1_n_0 |                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | mem[18][7]_i_1_n_0 |                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | mem[27][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[2][7]_i_1_n_0  |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[30][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[31][7]_i_1_n_0 |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mem[10][7]_i_1_n_0 |                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | mem[3][7]_i_1_n_0  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | mem[4][7]_i_1_n_0  |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[5][7]_i_1_n_0  |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[12][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[6][7]_i_1_n_0  |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mem[17][7]_i_1_n_0 |                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | mem[11][7]_i_1_n_0 |                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | read_data_reg      | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mem[8][7]_i_1_n_0  |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[9][7]_i_1_n_0  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | mem[7][7]_i_1_n_0  |                  |                4 |              8 |         2.00 |
+----------------+--------------------+------------------+------------------+----------------+--------------+


