File: neorv32_trng.vhd
Original file: /Users/bachleviet/workspace/fpga_lib/fpga_lib/tests/parser/hdl/../resources/vhdl/neorv32_core/neorv32_trng.vhd

Entity: neorv32_trng
Ports (4):
  - clk_i : in std_ulogic
  - rstn_i : in std_ulogic
  - bus_req_i : in bus_req_t
  - bus_rsp_o : out bus_rsp_t

Generated VHDL:
library ieee;
use ieee.std_logic_1164.all;

entity neorv32_trng is
    generic (
        TRNG_FIFO : natural range 1 to 2**15
    );
    port (
        clk_i : in std_ulogic;
        rstn_i : in std_ulogic;
        bus_req_i : in bus_req_t;
        bus_rsp_o : out bus_rsp_t
    );
end entity neorv32_trng;
Validation: âœ… PASS
