v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 330 -700 330 -670 {
lab=sw}
N 330 -670 430 -670 {
lab=sw}
N 430 -810 430 -670 {
lab=sw}
N 330 -810 330 -780 {
lab=swbd}
N 410 -850 410 -830 {
lab=GND}
N 450 -880 470 -880 {
lab=sw}
N 350 -880 370 -880 {
lab=swbd}
N 430 -880 430 -810 {
lab=sw}
N 430 -880 450 -880 {
lab=sw}
N 330 -880 350 -880 {
lab=swbd}
N 330 -880 330 -810 {
lab=swbd}
N 510 -850 510 -830 {
lab=vin}
N 380 -580 380 -540 {
lab=GND}
N 380 -670 380 -640 {
lab=sw}
N 410 -950 410 -910 {
lab=in_dummy}
N 410 -950 510 -950 {
lab=in_dummy}
N 510 -950 510 -910 {
lab=in_dummy}
N 630 -700 630 -670 {
lab=sw1}
N 630 -670 730 -670 {
lab=sw1}
N 730 -810 730 -670 {
lab=sw1}
N 630 -810 630 -780 {
lab=swb1}
N 710 -850 710 -830 {
lab=GND}
N 750 -880 770 -880 {
lab=sw1}
N 650 -880 670 -880 {
lab=swb1}
N 730 -880 730 -810 {
lab=sw1}
N 730 -880 750 -880 {
lab=sw1}
N 630 -880 650 -880 {
lab=swb1}
N 630 -880 630 -810 {
lab=swb1}
N 810 -850 810 -830 {
lab=vin}
N 680 -580 680 -540 {
lab=GND}
N 680 -670 680 -640 {
lab=sw1}
N 710 -950 710 -910 {
lab=in1}
N 710 -950 810 -950 {
lab=in1}
N 810 -950 810 -910 {
lab=in1}
N 770 -1090 770 -1060 {
lab=in1_dash}
N 770 -1210 770 -1150 {
lab=dd0}
N 950 -700 950 -670 {
lab=sw2}
N 950 -670 1050 -670 {
lab=sw2}
N 1050 -810 1050 -670 {
lab=sw2}
N 950 -810 950 -780 {
lab=swb2}
N 1030 -850 1030 -830 {
lab=GND}
N 1070 -880 1090 -880 {
lab=sw2}
N 970 -880 990 -880 {
lab=swb2}
N 1050 -880 1050 -810 {
lab=sw2}
N 1050 -880 1070 -880 {
lab=sw2}
N 950 -880 970 -880 {
lab=swb2}
N 950 -880 950 -810 {
lab=swb2}
N 1130 -850 1130 -830 {
lab=vin}
N 1000 -580 1000 -540 {
lab=GND}
N 1000 -670 1000 -640 {
lab=sw2}
N 1030 -950 1030 -910 {
lab=in2}
N 1030 -950 1130 -950 {
lab=in2}
N 1130 -950 1130 -910 {
lab=in2}
N 1090 -1090 1090 -1060 {
lab=in2_dash}
N 1090 -1210 1090 -1150 {
lab=dd1}
N 1250 -700 1250 -670 {
lab=sw3}
N 1250 -670 1350 -670 {
lab=sw3}
N 1350 -810 1350 -670 {
lab=sw3}
N 1250 -810 1250 -780 {
lab=swb3}
N 1330 -850 1330 -830 {
lab=GND}
N 1370 -880 1390 -880 {
lab=sw3}
N 1270 -880 1290 -880 {
lab=swb3}
N 1350 -880 1350 -810 {
lab=sw3}
N 1350 -880 1370 -880 {
lab=sw3}
N 1250 -880 1270 -880 {
lab=swb3}
N 1250 -880 1250 -810 {
lab=swb3}
N 1430 -850 1430 -830 {
lab=vin}
N 1300 -580 1300 -540 {
lab=GND}
N 1300 -670 1300 -640 {
lab=sw3}
N 1330 -950 1330 -910 {
lab=in3}
N 1330 -950 1430 -950 {
lab=in3}
N 1430 -950 1430 -910 {
lab=in3}
N 1390 -1090 1390 -1060 {
lab=in3_dash}
N 1390 -1210 1390 -1150 {
lab=dd2}
N 1550 -700 1550 -670 {
lab=sw4}
N 1550 -670 1650 -670 {
lab=sw4}
N 1650 -810 1650 -670 {
lab=sw4}
N 1550 -810 1550 -780 {
lab=swb4}
N 1630 -850 1630 -830 {
lab=GND}
N 1670 -880 1690 -880 {
lab=sw4}
N 1570 -880 1590 -880 {
lab=swb4}
N 1650 -880 1650 -810 {
lab=sw4}
N 1650 -880 1670 -880 {
lab=sw4}
N 1550 -880 1570 -880 {
lab=swb4}
N 1550 -880 1550 -810 {
lab=swb4}
N 1730 -850 1730 -830 {
lab=vin}
N 1600 -580 1600 -540 {
lab=GND}
N 1600 -670 1600 -640 {
lab=sw4}
N 1630 -950 1630 -910 {
lab=in4}
N 1630 -950 1730 -950 {
lab=in4}
N 1730 -950 1730 -910 {
lab=in4}
N 1690 -1090 1690 -1060 {
lab=in4_dash}
N 1690 -1210 1690 -1150 {
lab=dd3}
N 1850 -700 1850 -670 {
lab=sw5}
N 1850 -670 1950 -670 {
lab=sw5}
N 1950 -810 1950 -670 {
lab=sw5}
N 1850 -810 1850 -780 {
lab=swb5}
N 1930 -850 1930 -830 {
lab=GND}
N 1970 -880 1990 -880 {
lab=sw5}
N 1870 -880 1890 -880 {
lab=swb5}
N 1950 -880 1950 -810 {
lab=sw5}
N 1950 -880 1970 -880 {
lab=sw5}
N 1850 -880 1870 -880 {
lab=swb5}
N 1850 -880 1850 -810 {
lab=swb5}
N 2030 -850 2030 -830 {
lab=vin}
N 1900 -580 1900 -540 {
lab=GND}
N 1900 -670 1900 -640 {
lab=sw5}
N 1930 -950 1930 -910 {
lab=in5}
N 1930 -950 2030 -950 {
lab=in5}
N 2030 -950 2030 -910 {
lab=in5}
N 1990 -1090 1990 -1060 {
lab=in5_dash}
N 1990 -1210 1990 -1150 {
lab=dd4}
N 2170 -700 2170 -670 {
lab=sw6}
N 2170 -670 2270 -670 {
lab=sw6}
N 2270 -810 2270 -670 {
lab=sw6}
N 2170 -810 2170 -780 {
lab=swb6}
N 2250 -850 2250 -830 {
lab=GND}
N 2290 -880 2310 -880 {
lab=sw6}
N 2190 -880 2210 -880 {
lab=swb6}
N 2270 -880 2270 -810 {
lab=sw6}
N 2270 -880 2290 -880 {
lab=sw6}
N 2170 -880 2190 -880 {
lab=swb6}
N 2170 -880 2170 -810 {
lab=swb6}
N 2350 -850 2350 -830 {
lab=vin}
N 2220 -580 2220 -540 {
lab=GND}
N 2220 -670 2220 -640 {
lab=sw6}
N 2250 -950 2250 -910 {
lab=in6}
N 2250 -950 2350 -950 {
lab=in6}
N 2350 -950 2350 -910 {
lab=in6}
N 2310 -1090 2310 -1060 {
lab=in6_dash}
N 2310 -1210 2310 -1150 {
lab=output}
N 390 -860 390 -840 {
lab=vss}
N 390 -920 390 -900 {
lab=vdd}
N 490 -860 490 -840 {
lab=vss}
N 490 -920 490 -900 {
lab=vdd}
N 690 -860 690 -840 {
lab=vss}
N 690 -920 690 -900 {
lab=vdd}
N 790 -860 790 -840 {
lab=vss}
N 790 -920 790 -900 {
lab=vdd}
N 1010 -860 1010 -840 {
lab=vss}
N 1010 -920 1010 -900 {
lab=vdd}
N 1110 -860 1110 -840 {
lab=vss}
N 1110 -920 1110 -900 {
lab=vdd}
N 1310 -860 1310 -840 {
lab=vss}
N 1310 -920 1310 -900 {
lab=vdd}
N 1410 -860 1410 -840 {
lab=vss}
N 1410 -920 1410 -900 {
lab=vdd}
N 1610 -860 1610 -840 {
lab=vss}
N 1610 -920 1610 -900 {
lab=vdd}
N 1710 -860 1710 -840 {
lab=vss}
N 1710 -920 1710 -900 {
lab=vdd}
N 1910 -860 1910 -840 {
lab=vss}
N 1910 -920 1910 -900 {
lab=vdd}
N 2010 -860 2010 -840 {
lab=vss}
N 2010 -920 2010 -900 {
lab=vdd}
N 2230 -860 2230 -840 {
lab=vss}
N 2230 -920 2230 -900 {
lab=vdd}
N 2330 -860 2330 -840 {
lab=vss}
N 2330 -920 2330 -900 {
lab=vdd}
N 470 -1210 470 -1160 {
lab=ddummy}
N 470 -1100 470 -1060 {
lab=in_dummy_dash}
N 470 -1210 570 -1210 {
lab=ddummy}
N 630 -1210 900 -1210 {
lab=dd0}
N 960 -1210 1210 -1210 {
lab=dd1}
N 1270 -1210 1520 -1210 {
lab=dd2}
N 1580 -1210 1820 -1210 {
lab=dd3}
N 1880 -1210 2130 -1210 {
lab=dd4}
N 2190 -1210 2230 -1210 {
lab=output}
N 2230 -1210 2310 -1210 {
lab=output}
N 470 -1000 470 -950 {
lab=in_dummy}
N 770 -1000 770 -950 {
lab=in1}
N 1090 -1000 1090 -950 {
lab=in2}
N 1390 -1000 1390 -950 {
lab=in3}
N 1690 -1000 1690 -950 {
lab=in4}
N 1990 -1000 1990 -950 {
lab=in5}
N 2310 -1000 2310 -950 {
lab=in6}
C {gnd.sym} 410 -830 0 0 {name=l2 lab=GND}
C {lab_wire.sym} 450 -880 0 0 {name=l3 sig_type=std_logic lab=sw}
C {lab_wire.sym} 350 -880 0 0 {name=l4 sig_type=std_logic lab=swbd
}
C {vsource.sym} 380 -610 0 0 {name=V1 value=dummy
}
C {gnd.sym} 380 -540 0 0 {name=l7 lab=GND}
C {lab_wire.sym} 510 -830 2 0 {name=l6 sig_type=std_logic lab=vin
}
C {gnd.sym} 710 -830 0 0 {name=l9 lab=GND}
C {lab_wire.sym} 750 -880 0 0 {name=l10 sig_type=std_logic lab=sw1}
C {lab_wire.sym} 650 -880 0 0 {name=l11 sig_type=std_logic lab=swb1
}
C {vsource.sym} 680 -610 0 0 {name=V2 value=d0}
C {gnd.sym} 680 -540 0 0 {name=l13 lab=GND}
C {lab_wire.sym} 810 -830 2 0 {name=l14 sig_type=std_logic lab=vin
}
C {gnd.sym} 1030 -830 0 0 {name=l16 lab=GND}
C {lab_wire.sym} 1070 -880 0 0 {name=l17 sig_type=std_logic lab=sw2}
C {lab_wire.sym} 970 -880 0 0 {name=l18 sig_type=std_logic lab=swb2
}
C {vsource.sym} 1000 -610 0 0 {name=V3 value=d1
}
C {gnd.sym} 1000 -540 0 0 {name=l20 lab=GND}
C {lab_wire.sym} 1130 -830 2 0 {name=l21 sig_type=std_logic lab=vin
}
C {gnd.sym} 1330 -830 0 0 {name=l23 lab=GND}
C {lab_wire.sym} 1370 -880 0 0 {name=l24 sig_type=std_logic lab=sw3}
C {lab_wire.sym} 1270 -880 0 0 {name=l25 sig_type=std_logic lab=swb3
}
C {vsource.sym} 1300 -610 0 0 {name=V4 value=d2}
C {gnd.sym} 1300 -540 0 0 {name=l27 lab=GND}
C {lab_wire.sym} 1430 -830 2 0 {name=l28 sig_type=std_logic lab=vin
}
C {gnd.sym} 1630 -830 0 0 {name=l30 lab=GND}
C {lab_wire.sym} 1670 -880 0 0 {name=l31 sig_type=std_logic lab=sw4}
C {lab_wire.sym} 1570 -880 0 0 {name=l32 sig_type=std_logic lab=swb4
}
C {vsource.sym} 1600 -610 0 0 {name=V5 value=d3
}
C {gnd.sym} 1600 -540 0 0 {name=l34 lab=GND}
C {lab_wire.sym} 1730 -830 2 0 {name=l35 sig_type=std_logic lab=vin
}
C {gnd.sym} 1930 -830 0 0 {name=l37 lab=GND}
C {lab_wire.sym} 1970 -880 0 0 {name=l38 sig_type=std_logic lab=sw5}
C {lab_wire.sym} 1870 -880 0 0 {name=l39 sig_type=std_logic lab=swb5
}
C {vsource.sym} 1900 -610 0 0 {name=V6 value=d4
}
C {gnd.sym} 1900 -540 0 0 {name=l41 lab=GND}
C {lab_wire.sym} 2030 -830 2 0 {name=l42 sig_type=std_logic lab=vin
}
C {gnd.sym} 2250 -830 0 0 {name=l44 lab=GND}
C {lab_wire.sym} 2290 -880 0 0 {name=l45 sig_type=std_logic lab=sw6}
C {lab_wire.sym} 2190 -880 0 0 {name=l46 sig_type=std_logic lab=swb6
}
C {vsource.sym} 2220 -610 0 0 {name=V7 value=d5
}
C {gnd.sym} 2220 -540 0 0 {name=l48 lab=GND}
C {lab_wire.sym} 2350 -830 2 0 {name=l49 sig_type=std_logic lab=vin
}
C {devices/code.sym} 1110 -1340 0 0 {
name=CORNERS 
only_toplevel=true 
format="tcleval( @value )"
spice_ignore="tcleval($cmdline_ignore)"
value="* FET CORNERS
.include \\\\$::SKYWATER_MODELS\\\\/models/corners/tt.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/ff.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/ss.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/sf.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/fs.spice

* TT + R + C
*.include \\\\$::SKYWATER_MODELS\\\\/corners/tt_rmax_cmax.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/tt_rmin_cmin.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/tt_rmax_cmin.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/tt_rmin_cmax.spice

* FF + R + C
*.include \\\\$::SKYWATER_MODELS\\\\/corners/ff_rmax_cmax.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/ff_rmin_cmin.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/ff_rmax_cmin.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/ff_rmin_cmax.spice


* SS + R + C
*.include \\\\$::SKYWATER_MODELS\\\\/corners/ss_rmax_cmax.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/ss_rmin_cmin.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/ss_rmax_cmin.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/ss_rmin_cmax.spice

* SF + R + C
*.include \\\\$::SKYWATER_MODELS\\\\/corners/sf_rmax_cmax.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/sf_rmin_cmin.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/sf_rmax_cmin.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/sf_rmin_cmax.spice

* FS + R + C
*.include \\\\$::SKYWATER_MODELS\\\\/corners/fs_rmax_cmax.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/fs_rmin_cmin.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/fs_rmax_cmin.spice
*.include \\\\$::SKYWATER_MODELS\\\\/corners/fs_rmin_cmax.spice
"}
C {code_shown.sym} 2420 -1490 0 0 {name=s1 only_toplevel=false value="
.option wnflag=1
.option plotwinsize=0
Vin vin 0 dc PULSE(0 1 0 12.8u 0 0.2u 13u)
*Vin vin 0 1.8
VDD vdd 0 1.8
VSS vss 0 0

.param dummy=0
.param d5=1
.param d4=0
.param d3=0
.param d2=0
.param d1=0
.param d0=0
.param para=5

.control
save all
tran 1u 13u

meas tran output find v(d5) at=13u

wrdata out output
print output
.endc
"}
C {devices/code.sym} 1250 -1350 0 0 {
name=STDCELLS 
only_toplevel=false 
format="tcleval( @value )"
value="

.include \\\\$::SKYWATER_STDCELLS\\\\/cells/inv/sky130_fd_sc_hd__inv_2.spice"
}
C {switches/my_passgate.sym} 210 -740 0 0 {name=x10}
C {lab_wire.sym} 390 -850 0 0 {name=l1 sig_type=std_logic lab=vss}
C {lab_wire.sym} 390 -910 0 0 {name=l51 sig_type=std_logic lab=vdd}
C {switches/my_passgate.sym} 310 -740 0 0 {name=x11}
C {lab_wire.sym} 490 -850 0 0 {name=l5 sig_type=std_logic lab=vss}
C {lab_wire.sym} 490 -910 0 0 {name=l8 sig_type=std_logic lab=vdd}
C {switches/my_passgate.sym} 510 -740 0 0 {name=x12}
C {lab_wire.sym} 690 -850 0 0 {name=l12 sig_type=std_logic lab=vss}
C {lab_wire.sym} 690 -910 0 0 {name=l15 sig_type=std_logic lab=vdd}
C {switches/my_passgate.sym} 610 -740 0 0 {name=x13}
C {lab_wire.sym} 790 -850 0 0 {name=l19 sig_type=std_logic lab=vss}
C {lab_wire.sym} 790 -910 0 0 {name=l22 sig_type=std_logic lab=vdd}
C {switches/my_passgate.sym} 830 -740 0 0 {name=x14}
C {lab_wire.sym} 1010 -850 0 0 {name=l26 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1010 -910 0 0 {name=l29 sig_type=std_logic lab=vdd}
C {switches/my_passgate.sym} 930 -740 0 0 {name=x15}
C {lab_wire.sym} 1110 -850 0 0 {name=l33 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1110 -910 0 0 {name=l36 sig_type=std_logic lab=vdd}
C {switches/my_passgate.sym} 1130 -740 0 0 {name=x16}
C {lab_wire.sym} 1310 -850 0 0 {name=l40 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1310 -910 0 0 {name=l43 sig_type=std_logic lab=vdd}
C {switches/my_passgate.sym} 1230 -740 0 0 {name=x17}
C {lab_wire.sym} 1410 -850 0 0 {name=l47 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1410 -910 0 0 {name=l52 sig_type=std_logic lab=vdd}
C {switches/my_passgate.sym} 1430 -740 0 0 {name=x18}
C {lab_wire.sym} 1610 -850 0 0 {name=l53 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1610 -910 0 0 {name=l54 sig_type=std_logic lab=vdd}
C {switches/my_passgate.sym} 1530 -740 0 0 {name=x19}
C {lab_wire.sym} 1710 -850 0 0 {name=l55 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1710 -910 0 0 {name=l56 sig_type=std_logic lab=vdd}
C {switches/my_passgate.sym} 1730 -740 0 0 {name=x20}
C {lab_wire.sym} 1910 -850 0 0 {name=l57 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1910 -910 0 0 {name=l58 sig_type=std_logic lab=vdd}
C {switches/my_passgate.sym} 1830 -740 0 0 {name=x21}
C {lab_wire.sym} 2010 -850 0 0 {name=l59 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2010 -910 0 0 {name=l60 sig_type=std_logic lab=vdd}
C {switches/my_passgate.sym} 2050 -740 0 0 {name=x22}
C {lab_wire.sym} 2230 -850 0 0 {name=l61 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2230 -910 0 0 {name=l62 sig_type=std_logic lab=vdd}
C {switches/my_passgate.sym} 2150 -740 0 0 {name=x23}
C {lab_wire.sym} 2330 -850 0 0 {name=l63 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2330 -910 0 0 {name=l64 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 2280 -1210 0 1 {name=l65 sig_type=std_logic lab=output}
C {xschem_sky130/sky130_stdcells/inv_2.sym} 2170 -740 3 0 {name=x7 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {xschem_sky130/sky130_stdcells/inv_2.sym} 1850 -740 3 0 {name=x1 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {xschem_sky130/sky130_stdcells/inv_2.sym} 1550 -740 3 0 {name=x2 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {xschem_sky130/sky130_stdcells/inv_2.sym} 1250 -740 3 0 {name=x3 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {xschem_sky130/sky130_stdcells/inv_2.sym} 950 -740 3 0 {name=x4 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {xschem_sky130/sky130_stdcells/inv_2.sym} 630 -740 3 0 {name=x5 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {xschem_sky130/sky130_stdcells/inv_2.sym} 330 -740 3 0 {name=x6 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {res.sym} 600 -1210 1 0 {name=R7
value=para
footprint=1206
device=resistor
m=1}
C {res.sym} 930 -1210 1 0 {name=R1
value=para
footprint=1206
device=resistor
m=1}
C {res.sym} 1240 -1210 1 0 {name=R2
value=para
footprint=1206
device=resistor
m=1}
C {res.sym} 1550 -1210 1 0 {name=R3
value=para
footprint=1206
device=resistor
m=1}
C {res.sym} 1850 -1210 1 0 {name=R4
value=para
footprint=1206
device=resistor
m=1}
C {res.sym} 2160 -1210 1 0 {name=R5
value=para
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 750 -950 0 0 {name=l66 sig_type=std_logic lab=in1}
C {lab_wire.sym} 1070 -950 0 0 {name=l67 sig_type=std_logic lab=in2}
C {lab_wire.sym} 1370 -950 0 0 {name=l68 sig_type=std_logic lab=in3}
C {lab_wire.sym} 1670 -950 0 0 {name=l69 sig_type=std_logic lab=in4}
C {lab_wire.sym} 1970 -950 0 0 {name=l70 sig_type=std_logic lab=in5}
C {lab_wire.sym} 2290 -950 0 0 {name=l71 sig_type=std_logic lab=in6}
C {lab_wire.sym} 450 -950 0 0 {name=l72 sig_type=std_logic lab=in_dummy}
C {lab_wire.sym} 470 -1210 0 0 {name=l50 sig_type=std_logic lab=ddummy}
C {lab_wire.sym} 770 -1210 0 0 {name=l73 sig_type=std_logic lab=dd0}
C {lab_wire.sym} 1090 -1210 0 0 {name=l74 sig_type=std_logic lab=dd1}
C {lab_wire.sym} 1390 -1210 0 0 {name=l75 sig_type=std_logic lab=dd2}
C {lab_wire.sym} 1690 -1210 0 0 {name=l76 sig_type=std_logic lab=dd3}
C {lab_wire.sym} 1990 -1210 0 0 {name=l77 sig_type=std_logic lab=dd4}
C {res.sym} 470 -1030 2 0 {name=R_para_dummy
value=5
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 470 -1080 0 0 {name=l78 sig_type=std_logic lab=in_dummy_dash}
C {res.sym} 770 -1030 2 0 {name=R_para1
value=5
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 770 -1080 0 0 {name=l79 sig_type=std_logic lab=in1_dash}
C {res.sym} 1090 -1030 2 0 {name=R_para2
value=5
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 1090 -1080 0 0 {name=l80 sig_type=std_logic lab=in2_dash}
C {res.sym} 1390 -1030 2 0 {name=R_para3
value=5
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 1390 -1080 0 0 {name=l81 sig_type=std_logic lab=in3_dash}
C {res.sym} 1690 -1030 2 0 {name=R_para4
value=5
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 1690 -1080 0 0 {name=l82 sig_type=std_logic lab=in4_dash}
C {res.sym} 1990 -1030 2 0 {name=R_para5
value=5
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 1990 -1080 0 0 {name=l83 sig_type=std_logic lab=in5_dash}
C {res.sym} 2310 -1030 2 0 {name=R_para6
value=5
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 2310 -1080 0 0 {name=l84 sig_type=std_logic lab=in6_dash}
C {capa.sym} 470 -1130 0 0 {name=CP0
m=1
value=1p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 770 -1120 0 0 {name=CP1
m=1
value=1p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 1090 -1120 0 0 {name=CP2
m=1
value=1p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 1390 -1120 0 0 {name=CP3
m=1
value=1p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 1690 -1120 0 0 {name=CP4
m=1
value=1p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 1990 -1120 0 0 {name=CP5
m=1
value=1p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 2310 -1120 0 0 {name=CP6
m=1
value=1p
footprint=1206
device="ceramic capacitor"}
