{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543434078713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543434078713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 14:41:18 2018 " "Processing started: Wed Nov 28 14:41:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543434078713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434078713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434078713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543434080307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543434080307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "t_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/t_flip_flop.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434101432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434101432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gated_d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file gated_d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 gated_d_latch " "Found entity 1: gated_d_latch" {  } { { "gated_d_latch.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/gated_d_latch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434101447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434101447 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clock_1hz.v " "Can't analyze file -- file clock_1hz.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543434101447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part1 " "Found entity 1: Part1" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434101463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434101463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434101480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434101480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part1 " "Elaborating entity \"Part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543434101541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flip_flop t_flip_flop:ff0 " "Elaborating entity \"t_flip_flop\" for hierarchy \"t_flip_flop:ff0\"" {  } { { "Part1.v" "ff0" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434101558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:display1 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:display1\"" {  } { { "Part1.v" "display1" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434101558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 seven_segment_decoder.v(11) " "Verilog HDL assignment warning at seven_segment_decoder.v(11): truncated value with size 4 to match size of target (1)" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_decoder.v(16) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(16): case item expression never matches the case expression" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 16 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_decoder.v(17) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(17): case item expression never matches the case expression" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 17 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_decoder.v(18) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(18): case item expression never matches the case expression" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 18 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_decoder.v(19) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(19): case item expression never matches the case expression" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_decoder.v(20) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(20): case item expression never matches the case expression" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_decoder.v(21) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(21): case item expression never matches the case expression" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 21 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_decoder.v(22) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(22): case item expression never matches the case expression" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_decoder.v(23) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(23): case item expression never matches the case expression" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_decoder.v(24) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(24): case item expression never matches the case expression" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 24 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_decoder.v(25) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(25): case item expression never matches the case expression" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_decoder.v(26) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(26): case item expression never matches the case expression" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_decoder.v(27) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(27): case item expression never matches the case expression" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_decoder.v(28) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(28): case item expression never matches the case expression" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_decoder.v(29) " "Verilog HDL Case Statement warning at seven_segment_decoder.v(29): case item expression never matches the case expression" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/seven_segment_decoder.v" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1543434101572 "|Part1|seven_segment_decoder:display1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543434102291 "|Part1|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543434102291 "|Part1|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543434102291 "|Part1|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543434102291 "|Part1|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543434102291 "|Part1|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543434102291 "|Part1|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543434102291 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543434102401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543434103151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434103151 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434103385 "|Part1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434103385 "|Part1|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543434103385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543434103385 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543434103385 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543434103385 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543434103385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543434103464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 14:41:43 2018 " "Processing ended: Wed Nov 28 14:41:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543434103464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543434103464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543434103464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434103464 ""}
