---
layout: default
title: Tool Setup
nav: tools
---
###Basic RTL design:

1. DPU and CU
	- [Notes](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/ee457x2_DPU_CU.jnt)
	- [Video](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/2_DPU_CU.wmv)

1. Mealy machine example -- Divider Design 
	- [Notes](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/ee457x3_Moore_Mealy_Divider.jnt)
	- [Video](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/3_Divider_Mealy_example.avi)

1. Data registers -- clocking and controlling
	- [Notes](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/ee457x4_Data_Registers.jnt)
	- [Notes](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/4_Data_Registers_with_Data_Enable.avi)

1. Loop Counter Incrementation and Terminal Value Checking
	- [Notes](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/EE457x5_P1_loop_counter.jnt)
	- [Notes](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/EE457x5_P2_loop_counter_example_doubling_A.jnt)
    - [Notes](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/EE457x5_P3_loop_counter_ee102_midterm1_Sp2005_Q4_transparencies.jnt)
	- [Video](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/5_Loop_Iteration_Counter.avi)

1. ME (Mutually Exclusive) and AI (All Inclusive) rules in designing a state diagram
	- [Notes](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/ee457x6_P1_mutually_exclusive.jnt)
	- [Notes](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/ee457x6_P2_ME_AI_tables.jnt)
	- [Video](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/6_Mutually_Exclusive_All_Inclusive.avi)

1. State diagram Design examples
	- [Notes](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/ee457x7_State_Diagram_Design_examples.jnt)
	- [Video](http://www-classes.usc.edu/engr/ee-s/457/ee457_first_lecture/7_State_Diagram_Design_examples.avi)

### Verilog Learning Modules

Verilog HDL:

Six lectures (together with slides) were posted at the link below to introduce the essential aspects of Verilog to the EE354L students (and to the graduate students in EE457, who are new to Verilog coding), so that they can get started with using Verilog for completing their labs. The lectures add up to 3 Hours 40 minutes.

[All files](http://ee-classes.usc.edu/ee201/Verilog/)

Individual links

[1_Verilog_Introduction_mht.jnt](http://ee-classes.usc.edu/ee201/Verilog/1_Verilog_Introduction_mht.jnt)
[1_Verilog_Introduction.avi  (1 H 08 Minutes)](http://ee-classes.usc.edu/ee201/Verilog/1_Verilog_Introduction.avi)

[2_module_DataTypes_in_Verilog.jnt](http://ee-classes.usc.edu/ee201/Verilog/2_module_DataTypes_in_Verilog.jnt)
[2_module_DataTypes_in_Verilog.avi (23 minutes)](http://ee-classes.usc.edu/ee201/Verilog/2_module_DataTypes_in_Verilog.avi)

[3_behavioral_vs_structural_Verilog.jnt](http://ee-classes.usc.edu/ee201/Verilog/3_behavioral_vs_structural_Verilog.jnt)
[3_behavioral_vs_structural_Verilog.avi  (17 minutes)](http://ee-classes.usc.edu/ee201/Verilog/3_behavioral_vs_structural_Verilog.avi)

[4_Sequential_Statements_in_Verilog.jnt](http://ee-classes.usc.edu/ee201/Verilog/4_Sequential_Statements_in_Verilog.jnt)
[4_Sequential_Statements_in_Verilog.avi  (1 Hour)](http://ee-classes.usc.edu/ee201/Verilog/4_Sequential_Statements_in_Verilog.avi)

[5_blocking_non_blocking.pdf](http://ee-classes.usc.edu/ee201/Verilog/5_blocking_non_blocking.pdf)
[5_blocking_non_blocking.avi (56 minutes)](http://ee-classes.usc.edu/ee201/Verilog/5_blocking_non_blocking.avi)

[6_RTL_coding_style.jnt ](http://ee-classes.usc.edu/ee201/Verilog/6_RTL_coding_style.jnt)
[6_RTL_coding_style.avi  (33 minutes)](http://ee-classes.usc.edu/ee201/Verilog/6_RTL_coding_style.avi)
  
[EE201L_RTL_coding_style_verilog.pdf](http://ee-classes.usc.edu/ee201/Verilog/EE201L_RTL_coding_style_verilog.pdf)
[ee201_divider_simple.zip](http://ee-classes.usc.edu/ee201/Verilog/ee201_divider_simple.zip)
