$date
	Tue Sep 12 16:43:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FA_tb $end
$var wire 1 ! sum_tb $end
$var wire 1 " cout_tb $end
$var reg 1 # A_tb $end
$var reg 1 $ B_tb $end
$var reg 1 % cin_tb $end
$scope module dut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % cin $end
$var wire 1 & sum1 $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var wire 1 ' c3 $end
$var wire 1 ( c2 $end
$var wire 1 ) c1 $end
$scope module a $end
$var wire 1 % A $end
$var wire 1 * A1 $end
$var wire 1 # B $end
$var wire 1 + B1 $end
$var wire 1 ) carry $end
$var wire 1 & sum $end
$var wire 1 , t1 $end
$var wire 1 - t2 $end
$upscope $end
$scope module b $end
$var wire 1 & A $end
$var wire 1 . A1 $end
$var wire 1 $ B $end
$var wire 1 / B1 $end
$var wire 1 ( carry $end
$var wire 1 ! sum $end
$var wire 1 0 t1 $end
$var wire 1 1 t2 $end
$upscope $end
$scope module c $end
$var wire 1 ) A $end
$var wire 1 2 A1 $end
$var wire 1 ( B $end
$var wire 1 3 B1 $end
$var wire 1 ' carry $end
$var wire 1 " sum $end
$var wire 1 4 t1 $end
$var wire 1 5 t2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module RCA_tb $end
$var wire 4 6 s_tb [3:0] $end
$var wire 1 7 c1_tb $end
$var reg 4 8 a_tb [3:0] $end
$var reg 4 9 b_tb [3:0] $end
$var reg 1 : c_tb $end
$scope module dut $end
$var wire 4 ; A [3:0] $end
$var wire 4 < B [3:0] $end
$var wire 1 : cin $end
$var wire 4 = sum [3:0] $end
$var wire 1 7 cout $end
$var wire 1 > c3 $end
$var wire 1 ? c2 $end
$var wire 1 @ c1 $end
$scope module p $end
$var wire 1 A A $end
$var wire 1 B B $end
$var wire 1 : cin $end
$var wire 1 C sum1 $end
$var wire 1 D sum $end
$var wire 1 @ cout $end
$var wire 1 E c3 $end
$var wire 1 F c2 $end
$var wire 1 G c1 $end
$scope module a $end
$var wire 1 : A $end
$var wire 1 H A1 $end
$var wire 1 A B $end
$var wire 1 I B1 $end
$var wire 1 G carry $end
$var wire 1 C sum $end
$var wire 1 J t1 $end
$var wire 1 K t2 $end
$upscope $end
$scope module b $end
$var wire 1 C A $end
$var wire 1 L A1 $end
$var wire 1 B B $end
$var wire 1 M B1 $end
$var wire 1 F carry $end
$var wire 1 D sum $end
$var wire 1 N t1 $end
$var wire 1 O t2 $end
$upscope $end
$scope module c $end
$var wire 1 G A $end
$var wire 1 P A1 $end
$var wire 1 F B $end
$var wire 1 Q B1 $end
$var wire 1 E carry $end
$var wire 1 @ sum $end
$var wire 1 R t1 $end
$var wire 1 S t2 $end
$upscope $end
$upscope $end
$scope module q $end
$var wire 1 T A $end
$var wire 1 U B $end
$var wire 1 @ cin $end
$var wire 1 V sum1 $end
$var wire 1 W sum $end
$var wire 1 ? cout $end
$var wire 1 X c3 $end
$var wire 1 Y c2 $end
$var wire 1 Z c1 $end
$scope module a $end
$var wire 1 @ A $end
$var wire 1 [ A1 $end
$var wire 1 T B $end
$var wire 1 \ B1 $end
$var wire 1 Z carry $end
$var wire 1 V sum $end
$var wire 1 ] t1 $end
$var wire 1 ^ t2 $end
$upscope $end
$scope module b $end
$var wire 1 V A $end
$var wire 1 _ A1 $end
$var wire 1 U B $end
$var wire 1 ` B1 $end
$var wire 1 Y carry $end
$var wire 1 W sum $end
$var wire 1 a t1 $end
$var wire 1 b t2 $end
$upscope $end
$scope module c $end
$var wire 1 Z A $end
$var wire 1 c A1 $end
$var wire 1 Y B $end
$var wire 1 d B1 $end
$var wire 1 X carry $end
$var wire 1 ? sum $end
$var wire 1 e t1 $end
$var wire 1 f t2 $end
$upscope $end
$upscope $end
$scope module r $end
$var wire 1 g A $end
$var wire 1 h B $end
$var wire 1 ? cin $end
$var wire 1 i sum1 $end
$var wire 1 j sum $end
$var wire 1 > cout $end
$var wire 1 k c3 $end
$var wire 1 l c2 $end
$var wire 1 m c1 $end
$scope module a $end
$var wire 1 ? A $end
$var wire 1 n A1 $end
$var wire 1 g B $end
$var wire 1 o B1 $end
$var wire 1 m carry $end
$var wire 1 i sum $end
$var wire 1 p t1 $end
$var wire 1 q t2 $end
$upscope $end
$scope module b $end
$var wire 1 i A $end
$var wire 1 r A1 $end
$var wire 1 h B $end
$var wire 1 s B1 $end
$var wire 1 l carry $end
$var wire 1 j sum $end
$var wire 1 t t1 $end
$var wire 1 u t2 $end
$upscope $end
$scope module c $end
$var wire 1 m A $end
$var wire 1 v A1 $end
$var wire 1 l B $end
$var wire 1 w B1 $end
$var wire 1 k carry $end
$var wire 1 > sum $end
$var wire 1 x t1 $end
$var wire 1 y t2 $end
$upscope $end
$upscope $end
$scope module s $end
$var wire 1 z A $end
$var wire 1 { B $end
$var wire 1 > cin $end
$var wire 1 | sum1 $end
$var wire 1 } sum $end
$var wire 1 7 cout $end
$var wire 1 ~ c3 $end
$var wire 1 !" c2 $end
$var wire 1 "" c1 $end
$scope module a $end
$var wire 1 > A $end
$var wire 1 #" A1 $end
$var wire 1 z B $end
$var wire 1 $" B1 $end
$var wire 1 "" carry $end
$var wire 1 | sum $end
$var wire 1 %" t1 $end
$var wire 1 &" t2 $end
$upscope $end
$scope module b $end
$var wire 1 | A $end
$var wire 1 '" A1 $end
$var wire 1 { B $end
$var wire 1 (" B1 $end
$var wire 1 !" carry $end
$var wire 1 } sum $end
$var wire 1 )" t1 $end
$var wire 1 *" t2 $end
$upscope $end
$scope module c $end
$var wire 1 "" A $end
$var wire 1 +" A1 $end
$var wire 1 !" B $end
$var wire 1 ," B1 $end
$var wire 1 ~ carry $end
$var wire 1 7 sum $end
$var wire 1 -" t1 $end
$var wire 1 ." t2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
0{
1z
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
0h
1g
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
0U
1T
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
0B
1A
x@
x?
x>
bx =
b0 <
b1111 ;
1:
b0 9
b1111 8
x7
bx 6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
0%
0$
0#
x"
x!
$end
#1
1("
0)"
0!"
1s
0t
0l
1`
0a
0Y
1M
0N
0F
0$"
0o
0\
0I
1G
0H
1*
1/
1+
0(
00
0)
0-
0,
#2
1,"
0-"
0~
1w
0x
0k
1d
0e
0X
1Q
0R
0&"
0q
0^
0K
0P
0E
0J
13
04
12
05
0'
0&
#3
1S
0C
0"
1.
01
#4
1@
1L
0O
0!
#5
0[
1Z
bx0 6
bx0 =
0D
#6
0]
0c
1f
#7
0V
1?
#8
1_
0b
0n
1m
#9
bx00 6
bx00 =
0W
0p
0v
1y
#10
0i
1>
1#
#11
1r
0u
0#"
1""
0+
1,
#12
bx000 6
bx000 =
0j
0%"
0+"
1."
1&
#13
0|
17
0.
11
#14
1'"
0*"
1!
#15
b0 6
b0 =
0}
#20
1{
0z
0g
0T
0A
0#
0:
b1000 9
b1000 <
b0 8
b0 ;
1$
#21
0("
1)"
1$"
0""
1o
0m
1\
0Z
1I
1+
0,
1H
0G
0/
1(
#22
b1000 6
b1000 =
1}
1&"
1+"
0."
1q
1v
0y
1^
1c
0f
0&
1P
0S
01
03
14
#23
1|
07
1i
0>
1V
0?
1.
0(
0@
0!
1"
#24
0'"
1!"
0r
1u
1#"
0&"
0_
1b
1n
0q
10
13
04
1[
0^
#25
0)"
0,"
1-"
1j
0|
b1110 6
b1110 =
1W
0i
1!
0"
0V
#26
b110 6
b110 =
0}
17
1'"
0!"
1r
0u
1_
0b
#27
1)"
1,"
0-"
0j
b0 6
b0 =
0W
#28
b1000 6
b1000 =
1}
07
#30
1#
#31
0+
1,
#32
1&
#33
0.
1(
#34
00
03
14
#35
0!
1"
#40
0#
0$
1%
#41
1+
0,
1/
0(
0*
#42
1-
0&
11
13
04
#43
1&
1.
01
1!
0"
#44
0.
11
0!
#45
1!
#50
1#
#51
0+
1)
#52
0-
02
15
#53
0&
1"
#54
1.
01
#55
0!
#60
0#
1$
#61
1+
0)
0/
10
#62
1-
12
05
1!
#63
1&
0"
#64
0.
1(
#65
00
03
14
#66
0!
1"
#70
1#
#71
0+
1)
#72
0-
02
1'
#73
0&
04
#74
1.
0(
0"
#75
10
13
0'
#76
1!
15
#77
1"
#80
0#
0$
0%
