---
layout: default
title: ‰∫∫Â∑•Êô∫ËÉΩ‰∏éËäØÁâáËÆæËÆ°
---

## COURSE INFORMATION

- ÊïôÂÆ§: ÁáïÂõ≠Ê†°Âå∫-ÁêÜÊïô412
- Êó∂Èó¥: 8:00am-9:50amÔºåÂë®ÂõõÔºà1ÔΩû16Âë®Ôºâ
- ÊïôÊéà: ÁáïÂçöÂçó (site: [bonany.cc](https://bonany.cc))
- Âä©Êïô: ËåÉÂÆâÈ™èÈÄ∏
- Email: bonanyan AT pku.edu.cn

## AGENDA

| Week | Date  | Lecture                           | Reference                                                                                                                                                      | Assignment                                         |
| ---- | ----- | :-------------------------------- | :------------------------------------------------------------------------------------------------------------------------------------------------------------- | -------------------------------------------------- |
| 1    | 9/14  | Class Introduction & Why AI ASIC? | [\[slides\]](/assets/lec/L1_Intro.pdf)                                                                                                                         |                                                    |
| 2    | 9/21  | Introduction to Verilog HDL       | [\[slides\]](/assets/lec/L2_Verilog.pdf), [\[handout\]](/assets/lec/handout-2023-09-22-0910.png)                                                               |                                                    |
| 3    | 9/28  | Introduction to Verilog HDL-II    | [Verilog_Examples](/assets/examples/verilog_examples.tar.gz)(see "makefile")                                                                                   | [assignment1](/assets/assignment/assignment_1.pdf) |
| 4    | 10/5  | Happy holiday! üòÜ No Lecture     |                                                                                                                                                                |                                                    |
| 5    | 10/12 | Single-Core CPU                   | [\[slides\]](/assets/lec/L3_cpu.pdf), [\[minimalCPU\]](/assets/lec/MinimalistCPU_v2.tar.gz), [Verilog_Example_v2](/assets/examples/verilog_examples_v2.tar.gz) |                                                    |
| 6    | 10/19 | Single-Core CPU-2                 |                                                                                                                                                                |                                                    |
| 7    | 10/26 | Assembly Tutorial 1               |                                                                                                                                                                |                                                    |
| 8    | 11/2  | GPU Array-I                       |                                                                                                                                                                |                                                    |
| 9    | 11/9  | Systolic Array-II                 |                                                                                                                                                                |                                                    |
| 10   | 11/16 | Design Flow - 1                   | [\[slides\]](/assets/lec/Lec6_DesignFlow.pdf)  [\[Lab1\]](/assets/assignment/Lab1.pdf) [\[Unified_multiport_RAM\]](/assets/lec/unified_multiport_ram.tar.gz)   |                                                    |
| 11   | 11/23 | Design Flow -2 [\[slides\]](/assets/lec/Lec7_DesignFlow_ii.pdf)                   |                                                                                                                                                                |                                                    |
| 12   | 11/30 | Lab-1 Practice                    |                                                                                                                                                                |                                                    |
| 13   | 12/7  | AI for Chips: Introduction        |                                                                                                                                                                |                                                    |
| 14   | 12/14 | üåüLab 2 AI for Chip              |                                                                                                                                                                |                                                    |
| 15   | 12/21 | Continue Lab 3                    |                                                                                                                                                                |                                                    |
| 16   | 12/28 | Paper Sharing Presentation        |                                                                                                                                                                |                                                    |

## USEFUL TOOLS

- [Wavedrom](https://wavedrom.com): waveform drawing tool
- [iVerilog](https://github.com/steveicarus/iverilog): Verilog compilers/simulator
- [GTKWave](https://gtkwave.sourceforge.net): waveform viewer
- [PISLib](https://bonany.gitlab.io/pis/): behavioral models of processing-in-memory and memory


## GRADE BREAKDOWN

- Assignments: 20%
- Presentation: 40%
  - Includes:
  - Lab Program 30%
  - Paper sharing presentation 10%
- Final Report : 40%
