
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2022.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2022 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT

*
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xttcps.h"

/*
* The configuration table for devices
*/

XTtcPs_Config XTtcPs_ConfigTable[] =
{
	{
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_0_DEVICE_ID,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_0_BASEADDR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_0_TTC_CLK_FREQ_HZ
	},
	{
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_1_DEVICE_ID,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_1_BASEADDR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_1_TTC_CLK_FREQ_HZ
	},
	{
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_2_DEVICE_ID,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_2_BASEADDR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_2_TTC_CLK_FREQ_HZ
	},
	{
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_3_DEVICE_ID,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_3_BASEADDR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_3_TTC_CLK_FREQ_HZ
	},
	{
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_4_DEVICE_ID,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_4_BASEADDR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_4_TTC_CLK_FREQ_HZ
	},
	{
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_5_DEVICE_ID,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_5_BASEADDR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_5_TTC_CLK_FREQ_HZ
	},
	{
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_6_DEVICE_ID,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_6_BASEADDR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_6_TTC_CLK_FREQ_HZ
	},
	{
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_7_DEVICE_ID,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_7_BASEADDR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_7_TTC_CLK_FREQ_HZ
	},
	{
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_8_DEVICE_ID,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_8_BASEADDR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_8_TTC_CLK_FREQ_HZ
	},
	{
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_9_DEVICE_ID,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_9_BASEADDR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_9_TTC_CLK_FREQ_HZ
	},
	{
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_10_DEVICE_ID,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_10_BASEADDR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_10_TTC_CLK_FREQ_HZ
	},
	{
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_11_DEVICE_ID,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_11_BASEADDR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_TTC_11_TTC_CLK_FREQ_HZ
	}
};
