{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:42:26 2022 " "Info: Processing started: Sat Apr 16 20:42:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register8_group4 -c register8_group4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register8_group4 -c register8_group4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -104 -592 -424 -88 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR " "Info: Assuming node \"CPR\" is an undefined clock" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -120 -592 -424 -104 "CPR" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CHOOSEIN0 " "Info: Assuming node \"CHOOSEIN0\" is an undefined clock" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -48 -592 -424 -32 "CHOOSEIN0" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHOOSEIN0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CHOOSEIN1 " "Info: Assuming node \"CHOOSEIN1\" is an undefined clock" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -64 -592 -424 -48 "CHOOSEIN1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHOOSEIN1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst24 " "Info: Detected gated clock \"inst24\" as buffer" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 32 -152 -88 80 "inst24" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst23 " "Info: Detected gated clock \"inst23\" as buffer" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -16 -152 -88 32 "inst23" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -112 -152 -88 -64 "inst21" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst22 " "Info: Detected gated clock \"inst22\" as buffer" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -64 -152 -88 -16 "inst22" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR " "Info: No valid register-to-register data paths exist for clock \"CPR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CHOOSEIN0 " "Info: No valid register-to-register data paths exist for clock \"CHOOSEIN0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CHOOSEIN1 " "Info: No valid register-to-register data paths exist for clock \"CHOOSEIN1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register8_with_clrn_tri:inst32\|inst14 I1 CP 2.092 ns register " "Info: tsu for register \"register8_with_clrn_tri:inst32\|inst14\" (data pin = \"I1\", clock pin = \"CP\") is 2.092 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.027 ns + Longest pin register " "Info: + Longest pin to register delay is 9.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns I1 1 PIN PIN_68 4 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 4; PIN Node = 'I1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 616 -104 64 632 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.573 ns) + CELL(0.460 ns) 9.027 ns register8_with_clrn_tri:inst32\|inst14 2 REG LCFF_X26_Y4_N27 2 " "Info: 2: + IC(7.573 ns) + CELL(0.460 ns) = 9.027 ns; Loc. = LCFF_X26_Y4_N27; Fanout = 2; REG Node = 'register8_with_clrn_tri:inst32\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.033 ns" { I1 register8_with_clrn_tri:inst32|inst14 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 1008 408 472 1088 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 16.11 % ) " "Info: Total cell delay = 1.454 ns ( 16.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.573 ns ( 83.89 % ) " "Info: Total interconnect delay = 7.573 ns ( 83.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.027 ns" { I1 register8_with_clrn_tri:inst32|inst14 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.027 ns" { I1 {} I1~combout {} register8_with_clrn_tri:inst32|inst14 {} } { 0.000ns 0.000ns 7.573ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 1008 408 472 1088 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.895 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 6.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CP 1 CLK PIN_87 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 4; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -104 -592 -424 -88 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.206 ns) 2.574 ns inst24 2 COMB LCCOMB_X25_Y1_N22 1 " "Info: 2: + IC(1.394 ns) + CELL(0.206 ns) = 2.574 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = 'inst24'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { CP inst24 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 32 -152 -88 80 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.736 ns) + CELL(0.000 ns) 5.310 ns inst24~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.736 ns) + CELL(0.000 ns) = 5.310 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst24~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 32 -152 -88 80 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 6.895 ns register8_with_clrn_tri:inst32\|inst14 4 REG LCFF_X26_Y4_N27 2 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 6.895 ns; Loc. = LCFF_X26_Y4_N27; Fanout = 2; REG Node = 'register8_with_clrn_tri:inst32\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst24~clkctrl register8_with_clrn_tri:inst32|inst14 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 1008 408 472 1088 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.846 ns ( 26.77 % ) " "Info: Total cell delay = 1.846 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.049 ns ( 73.23 % ) " "Info: Total interconnect delay = 5.049 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.895 ns" { CP inst24 inst24~clkctrl register8_with_clrn_tri:inst32|inst14 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.895 ns" { CP {} CP~combout {} inst24 {} inst24~clkctrl {} register8_with_clrn_tri:inst32|inst14 {} } { 0.000ns 0.000ns 1.394ns 2.736ns 0.919ns } { 0.000ns 0.974ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.027 ns" { I1 register8_with_clrn_tri:inst32|inst14 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.027 ns" { I1 {} I1~combout {} register8_with_clrn_tri:inst32|inst14 {} } { 0.000ns 0.000ns 7.573ns } { 0.000ns 0.994ns 0.460ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.895 ns" { CP inst24 inst24~clkctrl register8_with_clrn_tri:inst32|inst14 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.895 ns" { CP {} CP~combout {} inst24 {} inst24~clkctrl {} register8_with_clrn_tri:inst32|inst14 {} } { 0.000ns 0.000ns 1.394ns 2.736ns 0.919ns } { 0.000ns 0.974ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CHOOSEIN0 OA7 register8_with_clrn_tri:inst31\|inst 18.474 ns register " "Info: tco from clock \"CHOOSEIN0\" to destination pin \"OA7\" through register \"register8_with_clrn_tri:inst31\|inst\" is 18.474 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CHOOSEIN0 source 8.149 ns + Longest register " "Info: + Longest clock path from clock \"CHOOSEIN0\" to source register is 8.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CHOOSEIN0 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'CHOOSEIN0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHOOSEIN0 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -48 -592 -424 -32 "CHOOSEIN0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.108 ns) + CELL(0.604 ns) 3.686 ns inst23 2 COMB LCCOMB_X25_Y1_N28 1 " "Info: 2: + IC(2.108 ns) + CELL(0.604 ns) = 3.686 ns; Loc. = LCCOMB_X25_Y1_N28; Fanout = 1; COMB Node = 'inst23'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { CHOOSEIN0 inst23 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -16 -152 -88 32 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.883 ns) + CELL(0.000 ns) 6.569 ns inst23~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(2.883 ns) + CELL(0.000 ns) = 6.569 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst23~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { inst23 inst23~clkctrl } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -16 -152 -88 32 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 8.149 ns register8_with_clrn_tri:inst31\|inst 4 REG LCFF_X26_Y5_N9 2 " "Info: 4: + IC(0.914 ns) + CELL(0.666 ns) = 8.149 ns; Loc. = LCFF_X26_Y5_N9; Fanout = 2; REG Node = 'register8_with_clrn_tri:inst31\|inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { inst23~clkctrl register8_with_clrn_tri:inst31|inst } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 224 408 472 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 27.54 % ) " "Info: Total cell delay = 2.244 ns ( 27.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.905 ns ( 72.46 % ) " "Info: Total interconnect delay = 5.905 ns ( 72.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.149 ns" { CHOOSEIN0 inst23 inst23~clkctrl register8_with_clrn_tri:inst31|inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.149 ns" { CHOOSEIN0 {} CHOOSEIN0~combout {} inst23 {} inst23~clkctrl {} register8_with_clrn_tri:inst31|inst {} } { 0.000ns 0.000ns 2.108ns 2.883ns 0.914ns } { 0.000ns 0.974ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 224 408 472 304 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.021 ns + Longest register pin " "Info: + Longest register to pin delay is 10.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register8_with_clrn_tri:inst31\|inst 1 REG LCFF_X26_Y5_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N9; Fanout = 2; REG Node = 'register8_with_clrn_tri:inst31\|inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register8_with_clrn_tri:inst31|inst } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 224 408 472 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.624 ns) 1.059 ns multiplexer4_1:inst\|inst42~37 2 COMB LCCOMB_X26_Y5_N2 1 " "Info: 2: + IC(0.435 ns) + CELL(0.624 ns) = 1.059 ns; Loc. = LCCOMB_X26_Y5_N2; Fanout = 1; COMB Node = 'multiplexer4_1:inst\|inst42~37'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { register8_with_clrn_tri:inst31|inst multiplexer4_1:inst|inst42~37 } "NODE_NAME" } } { "multiplexer4_1.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/multiplexer4_1.bdf" { { -656 808 872 -576 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.253 ns) + CELL(0.650 ns) 3.962 ns multiplexer4_1:inst\|inst42~38 3 COMB LCCOMB_X26_Y4_N30 1 " "Info: 3: + IC(2.253 ns) + CELL(0.650 ns) = 3.962 ns; Loc. = LCCOMB_X26_Y4_N30; Fanout = 1; COMB Node = 'multiplexer4_1:inst\|inst42~38'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { multiplexer4_1:inst|inst42~37 multiplexer4_1:inst|inst42~38 } "NODE_NAME" } } { "multiplexer4_1.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/multiplexer4_1.bdf" { { -656 808 872 -576 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.953 ns) + CELL(3.106 ns) 10.021 ns OA7 4 PIN PIN_150 0 " "Info: 4: + IC(2.953 ns) + CELL(3.106 ns) = 10.021 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'OA7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.059 ns" { multiplexer4_1:inst|inst42~38 OA7 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 752 1336 1512 768 "OA7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.380 ns ( 43.71 % ) " "Info: Total cell delay = 4.380 ns ( 43.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.641 ns ( 56.29 % ) " "Info: Total interconnect delay = 5.641 ns ( 56.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.021 ns" { register8_with_clrn_tri:inst31|inst multiplexer4_1:inst|inst42~37 multiplexer4_1:inst|inst42~38 OA7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.021 ns" { register8_with_clrn_tri:inst31|inst {} multiplexer4_1:inst|inst42~37 {} multiplexer4_1:inst|inst42~38 {} OA7 {} } { 0.000ns 0.435ns 2.253ns 2.953ns } { 0.000ns 0.624ns 0.650ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.149 ns" { CHOOSEIN0 inst23 inst23~clkctrl register8_with_clrn_tri:inst31|inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.149 ns" { CHOOSEIN0 {} CHOOSEIN0~combout {} inst23 {} inst23~clkctrl {} register8_with_clrn_tri:inst31|inst {} } { 0.000ns 0.000ns 2.108ns 2.883ns 0.914ns } { 0.000ns 0.974ns 0.604ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.021 ns" { register8_with_clrn_tri:inst31|inst multiplexer4_1:inst|inst42~37 multiplexer4_1:inst|inst42~38 OA7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.021 ns" { register8_with_clrn_tri:inst31|inst {} multiplexer4_1:inst|inst42~37 {} multiplexer4_1:inst|inst42~38 {} OA7 {} } { 0.000ns 0.435ns 2.253ns 2.953ns } { 0.000ns 0.624ns 0.650ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "OUT2CHOOSE0 OB4 16.513 ns Longest " "Info: Longest tpd from source pin \"OUT2CHOOSE0\" to destination pin \"OB4\" is 16.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns OUT2CHOOSE0 1 PIN PIN_81 11 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 11; PIN Node = 'OUT2CHOOSE0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT2CHOOSE0 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 456 1448 1616 472 "OUT2CHOOSE0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.642 ns) + CELL(0.616 ns) 8.232 ns multiplexer4_1:inst1\|inst27~36 2 COMB LCCOMB_X26_Y5_N10 1 " "Info: 2: + IC(6.642 ns) + CELL(0.616 ns) = 8.232 ns; Loc. = LCCOMB_X26_Y5_N10; Fanout = 1; COMB Node = 'multiplexer4_1:inst1\|inst27~36'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.258 ns" { OUT2CHOOSE0 multiplexer4_1:inst1|inst27~36 } "NODE_NAME" } } { "multiplexer4_1.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/multiplexer4_1.bdf" { { -80 808 872 0 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.624 ns) 10.316 ns multiplexer4_1:inst1\|inst27 3 COMB LCCOMB_X26_Y4_N24 1 " "Info: 3: + IC(1.460 ns) + CELL(0.624 ns) = 10.316 ns; Loc. = LCCOMB_X26_Y4_N24; Fanout = 1; COMB Node = 'multiplexer4_1:inst1\|inst27'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { multiplexer4_1:inst1|inst27~36 multiplexer4_1:inst1|inst27 } "NODE_NAME" } } { "multiplexer4_1.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/multiplexer4_1.bdf" { { -80 808 872 0 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.911 ns) + CELL(3.286 ns) 16.513 ns OB4 4 PIN PIN_162 0 " "Info: 4: + IC(2.911 ns) + CELL(3.286 ns) = 16.513 ns; Loc. = PIN_162; Fanout = 0; PIN Node = 'OB4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.197 ns" { multiplexer4_1:inst1|inst27 OB4 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 160 1336 1512 176 "OB4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 33.31 % ) " "Info: Total cell delay = 5.500 ns ( 33.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.013 ns ( 66.69 % ) " "Info: Total interconnect delay = 11.013 ns ( 66.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "16.513 ns" { OUT2CHOOSE0 multiplexer4_1:inst1|inst27~36 multiplexer4_1:inst1|inst27 OB4 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "16.513 ns" { OUT2CHOOSE0 {} OUT2CHOOSE0~combout {} multiplexer4_1:inst1|inst27~36 {} multiplexer4_1:inst1|inst27 {} OB4 {} } { 0.000ns 0.000ns 6.642ns 1.460ns 2.911ns } { 0.000ns 0.974ns 0.616ns 0.624ns 3.286ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register8_with_clrn_tri:inst29\|inst11 I4 CHOOSEIN0 0.272 ns register " "Info: th for register \"register8_with_clrn_tri:inst29\|inst11\" (data pin = \"I4\", clock pin = \"CHOOSEIN0\") is 0.272 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CHOOSEIN0 destination 8.173 ns + Longest register " "Info: + Longest clock path from clock \"CHOOSEIN0\" to destination register is 8.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CHOOSEIN0 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'CHOOSEIN0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHOOSEIN0 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -48 -592 -424 -32 "CHOOSEIN0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.110 ns) + CELL(0.614 ns) 3.698 ns inst21 2 COMB LCCOMB_X25_Y1_N10 1 " "Info: 2: + IC(2.110 ns) + CELL(0.614 ns) = 3.698 ns; Loc. = LCCOMB_X25_Y1_N10; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { CHOOSEIN0 inst21 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -112 -152 -88 -64 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.895 ns) + CELL(0.000 ns) 6.593 ns inst21~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(2.895 ns) + CELL(0.000 ns) = 6.593 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst21~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -112 -152 -88 -64 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 8.173 ns register8_with_clrn_tri:inst29\|inst11 4 REG LCFF_X26_Y5_N25 2 " "Info: 4: + IC(0.914 ns) + CELL(0.666 ns) = 8.173 ns; Loc. = LCFF_X26_Y5_N25; Fanout = 2; REG Node = 'register8_with_clrn_tri:inst29\|inst11'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { inst21~clkctrl register8_with_clrn_tri:inst29|inst11 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 624 408 472 704 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 27.58 % ) " "Info: Total cell delay = 2.254 ns ( 27.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.919 ns ( 72.42 % ) " "Info: Total interconnect delay = 5.919 ns ( 72.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.173 ns" { CHOOSEIN0 inst21 inst21~clkctrl register8_with_clrn_tri:inst29|inst11 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.173 ns" { CHOOSEIN0 {} CHOOSEIN0~combout {} inst21 {} inst21~clkctrl {} register8_with_clrn_tri:inst29|inst11 {} } { 0.000ns 0.000ns 2.110ns 2.895ns 0.914ns } { 0.000ns 0.974ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 624 408 472 704 "inst11" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.207 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns I4 1 PIN PIN_72 4 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_72; Fanout = 4; PIN Node = 'I4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 568 -104 64 584 "I4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.783 ns) + CELL(0.460 ns) 8.207 ns register8_with_clrn_tri:inst29\|inst11 2 REG LCFF_X26_Y5_N25 2 " "Info: 2: + IC(6.783 ns) + CELL(0.460 ns) = 8.207 ns; Loc. = LCFF_X26_Y5_N25; Fanout = 2; REG Node = 'register8_with_clrn_tri:inst29\|inst11'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { I4 register8_with_clrn_tri:inst29|inst11 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 624 408 472 704 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 17.35 % ) " "Info: Total cell delay = 1.424 ns ( 17.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.783 ns ( 82.65 % ) " "Info: Total interconnect delay = 6.783 ns ( 82.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.207 ns" { I4 register8_with_clrn_tri:inst29|inst11 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.207 ns" { I4 {} I4~combout {} register8_with_clrn_tri:inst29|inst11 {} } { 0.000ns 0.000ns 6.783ns } { 0.000ns 0.964ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.173 ns" { CHOOSEIN0 inst21 inst21~clkctrl register8_with_clrn_tri:inst29|inst11 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.173 ns" { CHOOSEIN0 {} CHOOSEIN0~combout {} inst21 {} inst21~clkctrl {} register8_with_clrn_tri:inst29|inst11 {} } { 0.000ns 0.000ns 2.110ns 2.895ns 0.914ns } { 0.000ns 0.974ns 0.614ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.207 ns" { I4 register8_with_clrn_tri:inst29|inst11 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.207 ns" { I4 {} I4~combout {} register8_with_clrn_tri:inst29|inst11 {} } { 0.000ns 0.000ns 6.783ns } { 0.000ns 0.964ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:42:26 2022 " "Info: Processing ended: Sat Apr 16 20:42:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
