read_verilog -sv ../top_and_or.v
proc
write_btor btor.btor
design -reset
read_verilog  -sv ../top_and_or.v
synth -top top
write_verilog synth.v
