
*** Running vivado
    with args -log Multiplication_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Multiplication_TOP.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Multiplication_TOP.tcl -notrace
Command: synth_design -top Multiplication_TOP -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14276 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 385.473 ; gain = 98.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Multiplication_TOP' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplication_TOP.vhd:40]
	Parameter COLS bound to: 6 - type: integer 
	Parameter ROWS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Multi6x7' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:34' bound to instance 'U1' of component 'Multi6x7' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplication_TOP.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Multi6x7' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:42]
	Parameter COLS bound to: 6 - type: integer 
	Parameter ROWS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Multiplic_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Multiplic_1' (1#1) [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:42]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:74]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:74]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:74]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:74]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:74]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:65]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:70]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:65]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:70]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:65]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:70]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:65]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:70]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:65]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:89]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:70]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:65]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:78]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:78]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:78]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:78]
INFO: [Synth 8-3491] module 'Multiplic_1' declared at 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplic_1.vhd:34' bound to instance 'multi' of component 'MULTIPLIC_1' [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'Multi6x7' (2#1) [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multi6x7.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Multiplication_TOP' (3#1) [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/sources_1/new/Multiplication_TOP.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 441.848 ; gain = 155.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 441.848 ; gain = 155.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 441.848 ; gain = 155.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/constrs_1/imports/2018_3_zedBoard_P1.1/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/constrs_1/imports/2018_3_zedBoard_P1.1/zedboard_master_XDC_RevC_D_v3.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/constrs_1/imports/2018_3_zedBoard_P1.1/zedboard_master_XDC_RevC_D_v3.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/constrs_1/imports/2018_3_zedBoard_P1.1/zedboard_master_XDC_RevC_D_v3.xdc:372]
Finished Parsing XDC File [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/constrs_1/imports/2018_3_zedBoard_P1.1/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.srcs/constrs_1/imports/2018_3_zedBoard_P1.1/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Multiplication_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Multiplication_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.117 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.117 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 797.707 ; gain = 0.590
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 797.707 ; gain = 511.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 797.707 ; gain = 511.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 797.707 ; gain = 511.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 797.707 ; gain = 511.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Multiplic_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 797.707 ; gain = 511.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 797.707 ; gain = 511.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 797.707 ; gain = 511.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 806.109 ; gain = 519.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 806.109 ; gain = 519.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 806.109 ; gain = 519.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 806.109 ; gain = 519.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 806.109 ; gain = 519.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 806.109 ; gain = 519.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 806.109 ; gain = 519.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |     5|
|3     |LUT5 |     1|
|4     |LUT6 |    11|
|5     |IBUF |     8|
|6     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    34|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 806.109 ; gain = 519.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 806.109 ; gain = 163.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 806.109 ; gain = 519.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 820.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 820.414 ; gain = 546.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 820.414 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chris/Master/VHD/2018_3_zedboard_P1.2/2018_3_zedboard_P1.2.runs/synth_1/Multiplication_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Multiplication_TOP_utilization_synth.rpt -pb Multiplication_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 26 23:20:20 2023...
