# pseudo_verilog
Verilog-like C++ simulation infrastructure for hardware design
