INFO-FLOW: Workspace D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1 opened at Sun Apr 21 15:02:03 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu5eg-sfvc784-1-e 
Execute       create_platform xczu5eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu5eg-sfvc784-1-e'
Command       create_platform done; 0.817 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.102 sec.
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.946 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.058 sec.
Execute   set_part xczu5eg-sfvc784-1-e 
INFO: [HLS 200-1510] Running: set_part xczu5eg-sfvc784-1-e 
Execute     create_platform xczu5eg-sfvc784-1-e -board  
Execute     source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lstm_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lstm_hls/solution1/directives.tcl
Execute     set_directive_top -name LSTM_Top LSTM_Top 
INFO: [HLS 200-1510] Running: set_directive_top -name LSTM_Top LSTM_Top 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 107.527 MB.
Execute       set_directive_top LSTM_Top -name=LSTM_Top 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lstm_hls/rnn.cpp as C++
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lstm_hls/rnn.cpp -foptimization-record-file=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5eg-sfvc784-1-e > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.cpp.clang.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5eg-sfvc784-1-e > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/clang.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/.systemc_flag -fix-errors D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.582 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json -fix-errors D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.482 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.256 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5eg-sfvc784-1-e > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lstm_hls/rnn_top.cpp as C++
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lstm_hls/rnn_top.cpp -foptimization-record-file=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5eg-sfvc784-1-e > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.cpp.clang.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5eg-sfvc784-1-e > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/clang.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/.systemc_flag -fix-errors D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.465 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json -fix-errors D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.949 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5eg-sfvc784-1-e > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.572 seconds; current allocated memory: 109.234 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.g.bc" "D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.g.bc"  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.g.bc D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.g.bc -o D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.63 sec.
Execute       run_link_or_opt -opt -out D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LSTM_Top -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LSTM_Top -reflow-float-conversion -o D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.744 sec.
Execute       run_link_or_opt -out D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LSTM_Top 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LSTM_Top -o D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=LSTM_Top -mllvm -hls-db-dir -mllvm D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5eg-sfvc784-1-e > D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> D:/BaiduNetdiskDownload/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-131] Inlining function 'float pop_stream<float, 1, 1, 1>(hls::axis<ap_uint<(sizeof (float)) * (8)>, 1, 1, 1> const&)' into 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (lstm_hls/rnn_top.cpp:13:14)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<(sizeof (float)) * (8)>, 1, 1, 1> push_stream<float, 1, 1, 1>(float const&, bool)' into 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (lstm_hls/rnn_top.cpp:26:11)
ERROR: [HLS 214-244] in function 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)': Failed to implement stream interface on variable 'in'. Each array element of 'in' must: (a) be accessed only once, (b) read or write the whole array element in one operation and (c) be accessed in sequential order. (lstm_hls/utils.h:32:32)
Execute       send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: 
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 58)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 11.405 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 11.566 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.566 seconds; current allocated memory: 2.281 MB.
Command ap_source done; error code: 1; 12.788 sec.
Execute cleanup_all 
