[2025-09-16 20:21:16] START suite=cs trace=cloud9_phase1_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2660326 heartbeat IPC: 3.759 cumulative IPC: 3.759 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4927253 cumulative IPC: 4.059 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4927253 cumulative IPC: 4.059 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4927254 heartbeat IPC: 4.411 cumulative IPC: 5 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 16855065 heartbeat IPC: 0.8384 cumulative IPC: 0.8384 (Simulation time: 00 hr 02 min 04 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 28780818 heartbeat IPC: 0.8385 cumulative IPC: 0.8384 (Simulation time: 00 hr 02 min 45 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 40727923 heartbeat IPC: 0.837 cumulative IPC: 0.838 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 52642828 heartbeat IPC: 0.8393 cumulative IPC: 0.8383 (Simulation time: 00 hr 04 min 01 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 64576128 heartbeat IPC: 0.838 cumulative IPC: 0.8382 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 76427065 heartbeat IPC: 0.8438 cumulative IPC: 0.8392 (Simulation time: 00 hr 05 min 18 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 88293824 heartbeat IPC: 0.8427 cumulative IPC: 0.8397 (Simulation time: 00 hr 06 min 19 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000019 cycles: 100188703 heartbeat IPC: 0.8407 cumulative IPC: 0.8398 (Simulation time: 00 hr 07 min 21 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 112121989 heartbeat IPC: 0.838 cumulative IPC: 0.8396 (Simulation time: 00 hr 08 min 05 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 119145771 cumulative IPC: 0.8393 (Simulation time: 00 hr 08 min 43 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 119145771 cumulative IPC: 0.8393 (Simulation time: 00 hr 08 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8393 instructions: 100000003 cycles: 119145771
CPU 0 Branch Prediction Accuracy: 96.36% MPKI: 0.6335 Average ROB Occupancy at Mispredict: 954.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6308
BRANCH_INDIRECT: 0.00028
BRANCH_CONDITIONAL: 0.00242
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 81081
LQ_STALL: 0
SQ_STALL: 582


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 112.02885
REPLAY_LOAD: 75.38154
NON_REPLAY_LOAD: 42.03087

== Total ==
ADDR_TRANS: 11651
REPLAY_LOAD: 24499
NON_REPLAY_LOAD: 44931

== Counts ==
ADDR_TRANS: 104
REPLAY_LOAD: 325
NON_REPLAY_LOAD: 1069

cpu0->cpu0_STLB TOTAL        ACCESS:     229369 HIT:     193171 MISS:      36198 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     229369 HIT:     193171 MISS:      36198 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 170.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     488308 HIT:     160672 MISS:     327636 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     312171 HIT:      52813 MISS:     259358 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       1749 HIT:       1571 MISS:        178 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     100288 HIT:     100211 MISS:         77 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      74100 HIT:       6077 MISS:      68023 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 86.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12382589 HIT:   12382497 MISS:         92 MSHR_MERGE:         24
cpu0->cpu0_L1I LOAD         ACCESS:   12382589 HIT:   12382497 MISS:         92 MSHR_MERGE:         24
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 147.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19611178 HIT:   19162889 MISS:     448289 MSHR_MERGE:      60337
cpu0->cpu0_L1D LOAD         ACCESS:   13353635 HIT:   12983308 MISS:     370327 MSHR_MERGE:      58224
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6180633 HIT:    6176957 MISS:       3676 MSHR_MERGE:       1927
cpu0->cpu0_L1D TRANSLATION  ACCESS:      76910 HIT:       2624 MISS:      74286 MSHR_MERGE:        186
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 82.03 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10569405 HIT:   10569331 MISS:         74 MSHR_MERGE:         33
cpu0->cpu0_ITLB LOAD         ACCESS:   10569405 HIT:   10569331 MISS:         74 MSHR_MERGE:         33
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 302.5 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19423115 HIT:   19161023 MISS:     262092 MSHR_MERGE:      32764
cpu0->cpu0_DTLB LOAD         ACCESS:   19423115 HIT:   19161023 MISS:     262092 MSHR_MERGE:      32764
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 31.45 cycles
cpu0->LLC TOTAL        ACCESS:     420996 HIT:     175874 MISS:     245122 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     259358 HIT:      57681 MISS:     201677 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        178 HIT:         17 MISS:        161 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      93437 HIT:      93324 MISS:        113 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      68023 HIT:      24852 MISS:      43171 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 86.66 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        336
  ROW_BUFFER_MISS:     244672
  AVG DBUS CONGESTED CYCLE: 8.49
Channel 0 WQ ROW_BUFFER_HIT:      15131
  ROW_BUFFER_MISS:      66595
  FULL:          0
Channel 0 REFRESHES ISSUED:       9929

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        86442        30905        31161        55935
---------------------------------------------------------------
  STLB miss resolved @ L1D                1           20          562         1683         3476
  STLB miss resolved @ L2C                1          125          840         2749         6183
  STLB miss resolved @ LLC                1           78         1690         4723        21010
  STLB miss resolved @ MEM                0           79         2586        21170        39855

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 26            0            0            0            4
---------------------------------------------------------------
  STLB miss resolved @ L1D                9            0            0            0           10
  STLB miss resolved @ L2C                1            0            0            0            0
  STLB miss resolved @ LLC                6            0            0            0            7
  STLB miss resolved @ MEM               33            2            0            4           55
[2025-09-16 20:30:00] END   suite=cs trace=cloud9_phase1_core2 (rc=0)
