var group___u_s_b_d_c_d___peripheral___access___layer =
[
    [ "USBDCD - Register accessor macros", "group___u_s_b_d_c_d___register___accessor___macros.html", "group___u_s_b_d_c_d___register___accessor___macros" ],
    [ "USBDCD Register Masks", "group___u_s_b_d_c_d___register___masks.html", "group___u_s_b_d_c_d___register___masks" ],
    [ "USBDCD_Type", "struct_u_s_b_d_c_d___type.html", [
      [ "CLOCK", "struct_u_s_b_d_c_d___type.html#a8b412fbc6cfe129f3b73aededa8c2619", null ],
      [ "CONTROL", "struct_u_s_b_d_c_d___type.html#a3a2cb0f60abc115c51cf3124ef86e5a0", null ],
      [ "STATUS", "struct_u_s_b_d_c_d___type.html#a47a8d16e5cafbe66cf4fc40e26f286f1", null ],
      [ "TIMER0", "struct_u_s_b_d_c_d___type.html#a6e328c4cd993e55a0d0f2ed2c0405c72", null ],
      [ "TIMER1", "struct_u_s_b_d_c_d___type.html#a6e397d8b8cca49e7b0742538144e4d15", null ],
      [ "TIMER2_BC11", "struct_u_s_b_d_c_d___type.html#acf2614fc5d64ffb02c2b6551a4cfcd2a", null ],
      [ "TIMER2_BC12", "struct_u_s_b_d_c_d___type.html#ada6fdec9ca1667fefe2e524287a3665c", null ]
    ] ],
    [ "USBDCD", "group___u_s_b_d_c_d___peripheral___access___layer.html#gacd05c07582eca3f464f8c7436ed56ec1", null ],
    [ "USBDCD_BASE", "group___u_s_b_d_c_d___peripheral___access___layer.html#ga56567d124166bfc332eefcbeb3c8bfb7", null ],
    [ "USBDCD_BASE_ADDRS", "group___u_s_b_d_c_d___peripheral___access___layer.html#ga025e2ac90159213302b6b5801a3c8d22", null ],
    [ "USBDCD_BASE_PTRS", "group___u_s_b_d_c_d___peripheral___access___layer.html#ga343ff2427307e24846cef614df7cea8a", null ],
    [ "USBDCD_IRQS", "group___u_s_b_d_c_d___peripheral___access___layer.html#ga052db5d600e4b53eb3e2ea7ef8281b6e", null ]
];