/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [22:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [12:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_28z;
  wire [30:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [15:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [9:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [23:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [19:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [31:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [25:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [20:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~((in_data[126] | in_data[101]) & (in_data[105] | in_data[109]));
  assign celloutsig_1_11z = ~((celloutsig_1_9z | celloutsig_1_3z) & (celloutsig_1_10z[20] | celloutsig_1_4z));
  assign celloutsig_0_24z = ~((celloutsig_0_7z[1] | celloutsig_0_1z) & (celloutsig_0_17z | celloutsig_0_22z[7]));
  assign celloutsig_0_30z = ~((celloutsig_0_0z | celloutsig_0_7z[2]) & (celloutsig_0_20z[11] | celloutsig_0_3z[3]));
  assign celloutsig_0_5z = celloutsig_0_2z | in_data[78];
  assign celloutsig_1_3z = in_data[165] | celloutsig_1_2z[16];
  assign celloutsig_1_9z = celloutsig_1_8z | celloutsig_1_4z;
  assign celloutsig_1_12z = celloutsig_1_11z | celloutsig_1_0z;
  assign celloutsig_0_17z = celloutsig_0_15z | celloutsig_0_5z;
  assign celloutsig_0_2z = in_data[86] | celloutsig_0_1z;
  reg [6:0] _12_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _12_ <= 7'h00;
    else _12_ <= celloutsig_0_6z[14:8];
  assign { _01_[6:2], _00_, _01_[0] } = _12_;
  assign celloutsig_1_1z = in_data[176] ? { in_data[177], 1'h1, in_data[175:171] } : { in_data[146:142], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_0z ? { in_data[155:149], 4'hf, celloutsig_1_1z, celloutsig_1_1z, 1'h1 } : in_data[164:139];
  assign celloutsig_0_6z = celloutsig_0_0z ? in_data[24:9] : { celloutsig_0_3z[7:5], 1'h0, celloutsig_0_1z, 1'h0, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_17z = celloutsig_1_10z[2] ? celloutsig_1_16z[8:2] : celloutsig_1_1z;
  assign celloutsig_0_7z = celloutsig_0_1z ? { in_data[19:18], 1'h1 } : celloutsig_0_6z[3:1];
  assign celloutsig_0_28z = celloutsig_0_5z ? in_data[63:55] : celloutsig_0_22z[20:12];
  assign celloutsig_0_4z = ~ { celloutsig_0_3z[6:2], celloutsig_0_1z };
  assign celloutsig_0_42z = ~ celloutsig_0_6z[9:0];
  assign celloutsig_1_16z = ~ celloutsig_1_6z[19:0];
  assign celloutsig_0_8z = ~ celloutsig_0_3z[8:2];
  assign celloutsig_0_29z = ~ in_data[38:8];
  assign celloutsig_0_38z = | { _01_[5:2], _00_, _01_[0], celloutsig_0_24z, _01_[6:2], _00_, _01_[0], celloutsig_0_11z };
  assign celloutsig_0_44z = | celloutsig_0_42z[8:1];
  assign celloutsig_1_4z = | celloutsig_1_2z[8:5];
  assign celloutsig_1_18z = | { celloutsig_1_10z[6:1], celloutsig_1_12z };
  assign celloutsig_0_11z = | in_data[94:65];
  assign celloutsig_0_12z = | celloutsig_0_3z[4:1];
  assign celloutsig_0_1z = | in_data[24:12];
  assign celloutsig_0_14z = | celloutsig_0_13z[6:2];
  assign celloutsig_0_16z = | { celloutsig_0_8z[6], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_18z = | { celloutsig_0_3z[9:8], celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_0z = in_data[38] & in_data[77];
  assign celloutsig_1_8z = celloutsig_1_0z & celloutsig_1_6z[18];
  assign celloutsig_0_15z = celloutsig_0_2z & celloutsig_0_13z[5];
  assign celloutsig_0_21z = celloutsig_0_18z & celloutsig_0_7z[0];
  assign celloutsig_0_31z = celloutsig_0_25z[5] & celloutsig_0_20z[9];
  assign celloutsig_0_37z = { celloutsig_0_35z[5:1], celloutsig_0_31z, celloutsig_0_12z } << celloutsig_0_29z[15:9];
  assign celloutsig_0_9z = in_data[39:32] << { celloutsig_0_3z[6:2], celloutsig_0_7z };
  assign celloutsig_0_22z = { celloutsig_0_13z[4:0], celloutsig_0_2z, _01_[6:2], _00_, _01_[0], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_18z } << { celloutsig_0_20z[12:9], celloutsig_0_20z[11], celloutsig_0_20z[7:1], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_25z = { celloutsig_0_20z[11:9], celloutsig_0_20z[11], celloutsig_0_20z[7:6], _01_[6:2], _00_, _01_[0] } << { in_data[71:61], celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_35z = { celloutsig_0_28z[7:6], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_8z } ^ { celloutsig_0_29z[15:10], celloutsig_0_9z, celloutsig_0_30z, celloutsig_0_31z };
  assign celloutsig_0_45z = { celloutsig_0_37z[3:2], celloutsig_0_21z, celloutsig_0_38z } ^ celloutsig_0_13z[5:2];
  assign celloutsig_1_6z = { in_data[151:138], celloutsig_1_1z } ^ { in_data[166:147], celloutsig_1_3z };
  assign celloutsig_1_10z = in_data[143:120] ^ celloutsig_1_2z[23:0];
  assign celloutsig_1_19z = { celloutsig_1_16z[14:4], celloutsig_1_4z, celloutsig_1_16z } ^ { celloutsig_1_17z[5:1], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_13z = celloutsig_0_3z[8:1] ^ { _01_[6:2], _00_, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_3z[9:1] = in_data[33:25] ^ { in_data[61:54], celloutsig_0_2z };
  assign { celloutsig_0_20z[9], celloutsig_0_20z[11:10], celloutsig_0_20z[7], celloutsig_0_20z[12], celloutsig_0_20z[6:0] } = ~ { celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_7z[1], celloutsig_0_4z, celloutsig_0_0z };
  assign _01_[1] = _00_;
  assign celloutsig_0_20z[8] = celloutsig_0_20z[11];
  assign celloutsig_0_3z[0] = 1'h0;
  assign { out_data[128:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
