Briais, S., and Touati, S.-A.-A.2009. Schedule-Sensitive register pressure reduction in innermost loops, basic blocks, and super-blocks. Tech. rep. INRIA-HAL-00436348, University of Versailles Saint-Quentin en Yvelines.
Preston Briggs , Keith D. Cooper , Linda Torczon, Improvements to graph coloring register allocation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.3, p.428-455, May 1994[doi>10.1145/177492.177575]
Gregory Chaitin, Register allocation and spilling via graph coloring, ACM SIGPLAN Notices, v.39 n.4, April 2004[doi>10.1145/989393.989403]
D. de Werra , Ch. Eisenbeis , S. Lelait , B. Marmol, On a graph-theoretical model for cyclic register allocation, Discrete Applied Mathematics, v.93 n.2-3, p.191-203, July 20, 1999[doi>10.1016/S0166-218X(99)00105-5]
Karine Deschinkel , Sid-Ahmed-Ali Touati, Efficient Method for Periodic Task Scheduling with Storage Requirement Minimization, Proceedings of the 2nd international conference on Combinatorial Optimization and Applications, p.438-447, August 21-24, 2008, St. John's, Canada[doi>10.1007/978-3-540-85097-7_41]
BenoÃ®t Dupont de Dinechin, Parametric Computation of Margins and of Minimum Cumulative Register Lifetime Dates, Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing, p.231-245, August 08-10, 1996
Alexandre E. Eichenberger , Edward S. Davidson, Efficient formulation for optimal modulo schedulers, ACM SIGPLAN Notices, v.32 n.5, p.194-205, May 1997[doi>10.1145/258916.258933]
Christine Eisenbeis , Sylvain Lelait , Bruno Marmol, The meeting graph: a new model for loop cyclic register allocation, Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, p.264-267, June 27-29, 1995, Limassol, Cyprus
Paolo Faraboschi , Geoffrey Brown , Joseph A. Fisher , Giuseppe Desoli , Fred Homewood, Lx: a technology platform for customizable VLIW embedded processing, Proceedings of the 27th annual international symposium on Computer architecture, p.203-213, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339682]
Fisher, J. A., Faraboschi, and Young, C.2005.Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools. Morgan Kaufmann Publishers.
Christophe Guillon , Fabrice Rastello , Thierry Bidault , Florent Bouchez, Procedure placement using temporal-ordering information: Dealing with code size expansion, Journal of Embedded Computing, v.1 n.4, p.437-459, December 2005
Laurie J. Hendren , Guang R. Gao , Erik R. Altman , Chandrika Mukerji, A Register Allocation Framework Based on Hierarchical Cyclic Interval Graphs, Proceedings of the 4th International Conference on Compiler Construction, p.176-191, October 05-07, 1992
Jain, R.1991.The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling.John Wiley and Sons, New York.
M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.318-328, June 20-24, 1988, Atlanta, Georgia, USA[doi>10.1145/53990.54022]
Santosh G. Nagarakatte , R. Govindarajan, Register allocation and optimal spill code scheduling in software pipelined loops using 0-1 integer linear programming formulation, Proceedings of the 16th international conference on Compiler construction, March 26-30, 2007, Braga, Portugal
Alexandru Nicolau , Roni Potasman , Haigeng Wang, Register Allocation, Renaming and Their Impact on Fine-Grain Parallelism, Proceedings of the Fourth International Workshop on Languages and Compilers for Parallel Computing, p.218-235, August 07-09, 1991
B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, Proceedings of the 27th annual international symposium on Microarchitecture, p.63-74, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192731]
B. Ramakrishna Rau , Michael S. Schlansker , P. P. Tirumalai, Code generation schema for modulo scheduled loops, ACM SIGMICRO Newsletter, v.23 n.1-2, p.158-169, Dec. 1992[doi>10.1145/144965.145795]
B. R. Rau , M. Lee , P. P. Tirumalai , M. S. Schlansker, Register allocation for software pipelined loops, Proceedings of the ACM SIGPLAN 1992 conference on Programming language design and implementation, p.283-299, June 15-19, 1992, San Francisco, California, USA[doi>10.1145/143095.143141]
Ravindra, K. A., Magnanti, T. L., and Orlin, J. B.1991.Network Flows: Theory, Algorithms, and Applications.John Wiley and Sons, New York.
John Ruttenberg , G. R. Gao , A. Stoutchinin , W. Lichtenstein, Software pipelining showdown: optimal vs. heuristic methods in a production compiler, Proceedings of the ACM SIGPLAN 1996 conference on Programming language design and implementation, p.1-11, May 21-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/231379.231385]
Alexander Schrijver, Theory of linear and integer programming, John Wiley & Sons, Inc., New York, NY, 1986
Sid-Ahmed-Ali Touati, On Periodic Register Need in Software Pipelining, IEEE Transactions on Computers, v.56 n.11, p.1493-1504, November 2007[doi>10.1109/TC.2007.70752]
Sid-Ahmed-Ali Touati , Denis Barthou, On the decidability of phase ordering problem in optimizing compilation, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy[doi>10.1145/1128022.1128042]
Touati, S.-A.-A. and Eisenbeis, C.2004. Early periodic register allocation on ILP processors.Parall. Process. Lett. 14, 2, 287.
Jian Wang , Christine Eisenbeis , Martin Jourdan , Bogong Su, Decomposed software pipelining: a new perspective and a new approach, International Journal of Parallel Programming, v.22 n.3, p.351-373, June 1994[doi>10.1007/BF02577737]
