<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMSubtarget.cpp source code [llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ITMode "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMSubtarget.cpp.html'>ARMSubtarget.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMSubtarget.cpp - ARM Subtarget Information ----------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the ARM specific subclass of TargetSubtargetInfo.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="ARM.h.html">"ARM.h"</a></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARMCallLowering.h.html">"ARMCallLowering.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ARMLegalizerInfo.h.html">"ARMLegalizerInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="ARMRegisterBankInfo.h.html">"ARMRegisterBankInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="ARMFrameLowering.h.html">"ARMFrameLowering.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="ARMInstrInfo.h.html">"ARMInstrInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="ARMTargetMachine.h.html">"ARMTargetMachine.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="MCTargetDesc/ARMMCTargetDesc.h.html">"MCTargetDesc/ARMMCTargetDesc.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="Thumb1FrameLowering.h.html">"Thumb1FrameLowering.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="Thumb1InstrInfo.h.html">"Thumb1InstrInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="Thumb2InstrInfo.h.html">"Thumb2InstrInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/ADT/Twine.h.html">"llvm/ADT/Twine.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelect.h.html">"llvm/CodeGen/GlobalISel/InstructionSelect.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/MC/MCTargetOptions.h.html">"llvm/MC/MCTargetOptions.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/TargetParser.h.html">"llvm/Support/TargetParser.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "arm-subtarget"</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_TARGET_DESC" data-ref="_M/GET_SUBTARGETINFO_TARGET_DESC">GET_SUBTARGETINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_CTOR" data-ref="_M/GET_SUBTARGETINFO_CTOR">GET_SUBTARGETINFO_CTOR</dfn></u></td></tr>
<tr><th id="47">47</th><td><u>#include <span class='error' title="&apos;ARMGenSubtargetInfo.inc&apos; file not found">"ARMGenSubtargetInfo.inc"</span></u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="50">50</th><td><dfn class="tu decl def" id="UseFusedMulOps" title='UseFusedMulOps' data-type='cl::opt&lt;bool&gt;' data-ref="UseFusedMulOps">UseFusedMulOps</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"arm-use-mulops"</q>,</td></tr>
<tr><th id="51">51</th><td>               <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>enum</b> <dfn class="type def" id="ITMode" title='ITMode' data-ref="ITMode">ITMode</dfn> {</td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="ITMode::DefaultIT" title='ITMode::DefaultIT' data-ref="ITMode::DefaultIT">DefaultIT</dfn>,</td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="ITMode::RestrictedIT" title='ITMode::RestrictedIT' data-ref="ITMode::RestrictedIT">RestrictedIT</dfn>,</td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="ITMode::NoRestrictedIT" title='ITMode::NoRestrictedIT' data-ref="ITMode::NoRestrictedIT">NoRestrictedIT</dfn></td></tr>
<tr><th id="57">57</th><td>};</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<a class="type" href="#ITMode" title='ITMode' data-ref="ITMode">ITMode</a>&gt;</td></tr>
<tr><th id="60">60</th><td><dfn class="tu decl def" id="IT" title='IT' data-type='cl::opt&lt;ITMode&gt;' data-ref="IT">IT</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"IT block support"</q>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<a class="enum" href="#ITMode::DefaultIT" title='ITMode::DefaultIT' data-ref="ITMode::DefaultIT">DefaultIT</a>),</td></tr>
<tr><th id="61">61</th><td>   <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>,</td></tr>
<tr><th id="62">62</th><td>   <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl6valuesEDpT_" title='llvm::cl::values' data-ref="_ZN4llvm2cl6valuesEDpT_">values</a>(<a class="macro" href="../../../include/llvm/Support/CommandLine.h.html#627" title="llvm::cl::OptionEnumValue { &quot;arm-default-it&quot;, int(DefaultIT), &quot;Generate IT block based on arch&quot; }" data-ref="_M/clEnumValN">clEnumValN</a>(<a class="enum" href="#ITMode::DefaultIT" title='ITMode::DefaultIT' data-ref="ITMode::DefaultIT">DefaultIT</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"arm-default-it"</q>,</td></tr>
<tr><th id="63">63</th><td>                         <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Generate IT block based on arch"</q>),</td></tr>
<tr><th id="64">64</th><td>              <a class="macro" href="../../../include/llvm/Support/CommandLine.h.html#627" title="llvm::cl::OptionEnumValue { &quot;arm-restrict-it&quot;, int(RestrictedIT), &quot;Disallow deprecated IT based on ARMv8&quot; }" data-ref="_M/clEnumValN">clEnumValN</a>(<a class="enum" href="#ITMode::RestrictedIT" title='ITMode::RestrictedIT' data-ref="ITMode::RestrictedIT">RestrictedIT</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"arm-restrict-it"</q>,</td></tr>
<tr><th id="65">65</th><td>                         <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disallow deprecated IT based on ARMv8"</q>),</td></tr>
<tr><th id="66">66</th><td>              <a class="macro" href="../../../include/llvm/Support/CommandLine.h.html#627" title="llvm::cl::OptionEnumValue { &quot;arm-no-restrict-it&quot;, int(NoRestrictedIT), &quot;Allow IT blocks based on ARMv7&quot; }" data-ref="_M/clEnumValN">clEnumValN</a>(<a class="enum" href="#ITMode::NoRestrictedIT" title='ITMode::NoRestrictedIT' data-ref="ITMode::NoRestrictedIT">NoRestrictedIT</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"arm-no-restrict-it"</q>,</td></tr>
<tr><th id="67">67</th><td>                         <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Allow IT blocks based on ARMv7"</q>)));</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i class="doc" data-doc="ForceFastISel">/// ForceFastISel - Use the fast-isel, even for subtargets where it is not</i></td></tr>
<tr><th id="70">70</th><td><i class="doc" data-doc="ForceFastISel">/// currently supported (for testing only).</i></td></tr>
<tr><th id="71">71</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="72">72</th><td><dfn class="tu decl def" id="ForceFastISel" title='ForceFastISel' data-type='cl::opt&lt;bool&gt;' data-ref="ForceFastISel">ForceFastISel</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"arm-force-fast-isel"</q>,</td></tr>
<tr><th id="73">73</th><td>               <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i class="doc">/// initializeSubtargetDependencies - Initializes using a CPU and feature string</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">/// so that we can use initializer lists for subtarget initialization.</i></td></tr>
<tr><th id="77">77</th><td><a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZN4llvm12ARMSubtarget31initializeSubtargetDependenciesENS_9StringRefES1_" title='llvm::ARMSubtarget::initializeSubtargetDependencies' data-ref="_ZN4llvm12ARMSubtarget31initializeSubtargetDependenciesENS_9StringRefES1_">initializeSubtargetDependencies</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="47CPU" title='CPU' data-type='llvm::StringRef' data-ref="47CPU">CPU</dfn>,</td></tr>
<tr><th id="78">78</th><td>                                                            <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="48FS" title='FS' data-type='llvm::StringRef' data-ref="48FS">FS</dfn>) {</td></tr>
<tr><th id="79">79</th><td>  <a class="member" href="#_ZN4llvm12ARMSubtarget21initializeEnvironmentEv" title='llvm::ARMSubtarget::initializeEnvironment' data-ref="_ZN4llvm12ARMSubtarget21initializeEnvironmentEv">initializeEnvironment</a>();</td></tr>
<tr><th id="80">80</th><td>  <a class="member" href="#_ZN4llvm12ARMSubtarget21initSubtargetFeaturesENS_9StringRefES1_" title='llvm::ARMSubtarget::initSubtargetFeatures' data-ref="_ZN4llvm12ARMSubtarget21initSubtargetFeaturesENS_9StringRefES1_">initSubtargetFeatures</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#47CPU" title='CPU' data-ref="47CPU">CPU</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#48FS" title='FS' data-ref="48FS">FS</a>);</td></tr>
<tr><th id="81">81</th><td>  <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="82">82</th><td>}</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a> *<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZN4llvm12ARMSubtarget23initializeFrameLoweringENS_9StringRefES1_" title='llvm::ARMSubtarget::initializeFrameLowering' data-ref="_ZN4llvm12ARMSubtarget23initializeFrameLoweringENS_9StringRefES1_">initializeFrameLowering</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="49CPU" title='CPU' data-type='llvm::StringRef' data-ref="49CPU">CPU</dfn>,</td></tr>
<tr><th id="85">85</th><td>                                                        <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="50FS" title='FS' data-type='llvm::StringRef' data-ref="50FS">FS</dfn>) {</td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col1 decl" id="51STI" title='STI' data-type='llvm::ARMSubtarget &amp;' data-ref="51STI">STI</dfn> = <a class="member" href="#_ZN4llvm12ARMSubtarget31initializeSubtargetDependenciesENS_9StringRefES1_" title='llvm::ARMSubtarget::initializeSubtargetDependencies' data-ref="_ZN4llvm12ARMSubtarget31initializeSubtargetDependenciesENS_9StringRefES1_">initializeSubtargetDependencies</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#49CPU" title='CPU' data-ref="49CPU">CPU</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col0 ref" href="#50FS" title='FS' data-ref="50FS">FS</a>);</td></tr>
<tr><th id="87">87</th><td>  <b>if</b> (<a class="local col1 ref" href="#51STI" title='STI' data-ref="51STI">STI</a>.<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>())</td></tr>
<tr><th id="88">88</th><td>    <b>return</b> (<a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a> *)<b>new</b> <a class="type" href="Thumb1FrameLowering.h.html#llvm::Thumb1FrameLowering" title='llvm::Thumb1FrameLowering' data-ref="llvm::Thumb1FrameLowering">Thumb1FrameLowering</a><a class="ref" href="Thumb1FrameLowering.h.html#_ZN4llvm19Thumb1FrameLoweringC1ERKNS_12ARMSubtargetE" title='llvm::Thumb1FrameLowering::Thumb1FrameLowering' data-ref="_ZN4llvm19Thumb1FrameLoweringC1ERKNS_12ARMSubtargetE">(</a><a class="local col1 ref" href="#51STI" title='STI' data-ref="51STI">STI</a>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <b>return</b> <b>new</b> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a><a class="ref" href="ARMFrameLowering.h.html#_ZN4llvm16ARMFrameLoweringC1ERKNS_12ARMSubtargetE" title='llvm::ARMFrameLowering::ARMFrameLowering' data-ref="_ZN4llvm16ARMFrameLoweringC1ERKNS_12ARMSubtargetE">(</a><a class="local col1 ref" href="#51STI" title='STI' data-ref="51STI">STI</a>);</td></tr>
<tr><th id="91">91</th><td>}</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZN4llvm12ARMSubtargetC1ERKNS_6TripleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_RKNS_20ARMBaseTargetMachineEbb" title='llvm::ARMSubtarget::ARMSubtarget' data-ref="_ZN4llvm12ARMSubtargetC1ERKNS_6TripleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_RKNS_20ARMBaseTargetMachineEbb">ARMSubtarget</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col2 decl" id="52TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="52TT">TT</dfn>, <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col3 decl" id="53CPU" title='CPU' data-type='const std::string &amp;' data-ref="53CPU">CPU</dfn>,</td></tr>
<tr><th id="94">94</th><td>                           <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col4 decl" id="54FS" title='FS' data-type='const std::string &amp;' data-ref="54FS">FS</dfn>,</td></tr>
<tr><th id="95">95</th><td>                           <em>const</em> <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a> &amp;<dfn class="local col5 decl" id="55TM" title='TM' data-type='const llvm::ARMBaseTargetMachine &amp;' data-ref="55TM">TM</dfn>, <em>bool</em> <dfn class="local col6 decl" id="56IsLittle" title='IsLittle' data-type='bool' data-ref="56IsLittle">IsLittle</dfn>,</td></tr>
<tr><th id="96">96</th><td>                           <em>bool</em> <dfn class="local col7 decl" id="57MinSize" title='MinSize' data-type='bool' data-ref="57MinSize">MinSize</dfn>)</td></tr>
<tr><th id="97">97</th><td>    : <span class='error' title="member initializer &apos;ARMGenSubtargetInfo&apos; does not name a non-static data member or base class">ARMGenSubtargetInfo</span>(TT, CPU, FS), <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::UseMulOps" title='llvm::ARMSubtarget::UseMulOps' data-ref="llvm::ARMSubtarget::UseMulOps">UseMulOps</a>(<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UseFusedMulOps" title='UseFusedMulOps' data-use='m' data-ref="UseFusedMulOps">UseFusedMulOps</a>),</td></tr>
<tr><th id="98">98</th><td>      <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::CPUString" title='llvm::ARMSubtarget::CPUString' data-ref="llvm::ARMSubtarget::CPUString">CPUString</a><a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE">(</a><a class="local col3 ref" href="#53CPU" title='CPU' data-ref="53CPU">CPU</a>), <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::OptMinSize" title='llvm::ARMSubtarget::OptMinSize' data-ref="llvm::ARMSubtarget::OptMinSize">OptMinSize</a>(<a class="local col7 ref" href="#57MinSize" title='MinSize' data-ref="57MinSize">MinSize</a>), <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::IsLittle" title='llvm::ARMSubtarget::IsLittle' data-ref="llvm::ARMSubtarget::IsLittle">IsLittle</a>(<a class="local col6 ref" href="#56IsLittle" title='IsLittle' data-ref="56IsLittle">IsLittle</a>),</td></tr>
<tr><th id="99">99</th><td>      <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a><a class="ref" href="../../../include/llvm/ADT/Triple.h.html#43" title='llvm::Triple::Triple' data-ref="_ZN4llvm6TripleC1ERKS0_">(</a><a class="local col2 ref" href="#52TT" title='TT' data-ref="52TT">TT</a>), <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::Options" title='llvm::ARMSubtarget::Options' data-ref="llvm::ARMSubtarget::Options">Options</a>(<a class="local col5 ref" href="#55TM" title='TM' data-ref="55TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>), <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>(<a class="local col5 ref" href="#55TM" title='TM' data-ref="55TM">TM</a>),</td></tr>
<tr><th id="100">100</th><td>      FrameLowering(initializeFrameLowering(CPU, FS)),</td></tr>
<tr><th id="101">101</th><td>      <i>// At this point initializeSubtargetDependencies has been called so</i></td></tr>
<tr><th id="102">102</th><td><i>      // we can query directly.</i></td></tr>
<tr><th id="103">103</th><td>      InstrInfo(isThumb1Only()</td></tr>
<tr><th id="104">104</th><td>                    ? (ARMBaseInstrInfo *)<b>new</b> Thumb1InstrInfo(*<b>this</b>)</td></tr>
<tr><th id="105">105</th><td>                    : !isThumb()</td></tr>
<tr><th id="106">106</th><td>                          ? (ARMBaseInstrInfo *)<b>new</b> ARMInstrInfo(*<b>this</b>)</td></tr>
<tr><th id="107">107</th><td>                          : (ARMBaseInstrInfo *)<b>new</b> Thumb2InstrInfo(*<b>this</b>)),</td></tr>
<tr><th id="108">108</th><td>      <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TLInfo" title='llvm::ARMSubtarget::TLInfo' data-ref="llvm::ARMSubtarget::TLInfo">TLInfo</a><a class="ref" href="ARMISelLowering.h.html#_ZN4llvm17ARMTargetLoweringC1ERKNS_13TargetMachineERKNS_12ARMSubtargetE" title='llvm::ARMTargetLowering::ARMTargetLowering' data-ref="_ZN4llvm17ARMTargetLoweringC1ERKNS_13TargetMachineERKNS_12ARMSubtargetE">(</a><a class="local col5 ref" href="#55TM" title='TM' data-ref="55TM">TM</a>, *<b>this</b>) {</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  CallLoweringInfo.reset(<b>new</b> ARMCallLowering(*getTargetLowering()));</td></tr>
<tr><th id="111">111</th><td>  Legalizer.reset(<b>new</b> ARMLegalizerInfo(*<b>this</b>));</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <em>auto</em> *<dfn class="local col8 decl" id="58RBI" title='RBI' data-type='auto *' data-ref="58RBI">RBI</dfn> = <b>new</b> <span class='error' title="no matching constructor for initialization of &apos;llvm::ARMRegisterBankInfo&apos;">ARMRegisterBankInfo</span>(*getRegisterInfo());</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <i>// FIXME: At this point, we can't rely on Subtarget having RBI.</i></td></tr>
<tr><th id="116">116</th><td><i>  // It's awkward to mix passing RBI and the Subtarget; should we pass</i></td></tr>
<tr><th id="117">117</th><td><i>  // TII/TRI as well?</i></td></tr>
<tr><th id="118">118</th><td>  InstSelector.reset(createARMInstructionSelector(</td></tr>
<tr><th id="119">119</th><td>      *<b>static_cast</b>&lt;<em>const</em> ARMBaseTargetMachine *&gt;(&amp;TM), *<b>this</b>, *RBI));</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  RegBankInfo.reset(RBI);</td></tr>
<tr><th id="122">122</th><td>}</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a> *<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget15getCallLoweringEv" title='llvm::ARMSubtarget::getCallLowering' data-ref="_ZNK4llvm12ARMSubtarget15getCallLoweringEv">getCallLowering</dfn>() <em>const</em> {</td></tr>
<tr><th id="125">125</th><td>  <b>return</b> CallLoweringInfo.get();</td></tr>
<tr><th id="126">126</th><td>}</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> *<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget22getInstructionSelectorEv" title='llvm::ARMSubtarget::getInstructionSelector' data-ref="_ZNK4llvm12ARMSubtarget22getInstructionSelectorEv">getInstructionSelector</dfn>() <em>const</em> {</td></tr>
<tr><th id="129">129</th><td>  <b>return</b> InstSelector.get();</td></tr>
<tr><th id="130">130</th><td>}</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerInfo" title='llvm::LegalizerInfo' data-ref="llvm::LegalizerInfo">LegalizerInfo</a> *<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget16getLegalizerInfoEv" title='llvm::ARMSubtarget::getLegalizerInfo' data-ref="_ZNK4llvm12ARMSubtarget16getLegalizerInfoEv">getLegalizerInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="133">133</th><td>  <b>return</b> Legalizer.get();</td></tr>
<tr><th id="134">134</th><td>}</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> *<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget14getRegBankInfoEv" title='llvm::ARMSubtarget::getRegBankInfo' data-ref="_ZNK4llvm12ARMSubtarget14getRegBankInfoEv">getRegBankInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="137">137</th><td>  <b>return</b> RegBankInfo.get();</td></tr>
<tr><th id="138">138</th><td>}</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget15isXRaySupportedEv" title='llvm::ARMSubtarget::isXRaySupported' data-ref="_ZNK4llvm12ARMSubtarget15isXRaySupportedEv">isXRaySupported</dfn>() <em>const</em> {</td></tr>
<tr><th id="141">141</th><td>  <i>// We don't currently suppport Thumb, but Windows requires Thumb.</i></td></tr>
<tr><th id="142">142</th><td>  <b>return</b> <a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8hasV6OpsEv" title='llvm::ARMSubtarget::hasV6Ops' data-ref="_ZNK4llvm12ARMSubtarget8hasV6OpsEv">hasV6Ops</a>() &amp;&amp; <a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasARMOpsEv" title='llvm::ARMSubtarget::hasARMOps' data-ref="_ZNK4llvm12ARMSubtarget9hasARMOpsEv">hasARMOps</a>() &amp;&amp; !<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</a>();</td></tr>
<tr><th id="143">143</th><td>}</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><em>void</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZN4llvm12ARMSubtarget21initializeEnvironmentEv" title='llvm::ARMSubtarget::initializeEnvironment' data-ref="_ZN4llvm12ARMSubtarget21initializeEnvironmentEv">initializeEnvironment</dfn>() {</td></tr>
<tr><th id="146">146</th><td>  <i>// MCAsmInfo isn't always present (e.g. in opt) so we can't initialize this</i></td></tr>
<tr><th id="147">147</th><td><i>  // directly from it, but we can try to make sure they're consistent when both</i></td></tr>
<tr><th id="148">148</th><td><i>  // available.</i></td></tr>
<tr><th id="149">149</th><td>  <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::UseSjLjEH" title='llvm::ARMSubtarget::UseSjLjEH' data-ref="llvm::ARMSubtarget::UseSjLjEH">UseSjLjEH</a> = (<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget14isTargetDarwinEv" title='llvm::ARMSubtarget::isTargetDarwin' data-ref="_ZNK4llvm12ARMSubtarget14isTargetDarwinEv">isTargetDarwin</a>() &amp;&amp; !<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget16isTargetWatchABIEv" title='llvm::ARMSubtarget::isTargetWatchABI' data-ref="_ZNK4llvm12ARMSubtarget16isTargetWatchABIEv">isTargetWatchABI</a>() &amp;&amp;</td></tr>
<tr><th id="150">150</th><td>               <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::Options" title='llvm::ARMSubtarget::Options' data-ref="llvm::ARMSubtarget::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::ExceptionModel" title='llvm::TargetOptions::ExceptionModel' data-ref="llvm::TargetOptions::ExceptionModel">ExceptionModel</a> == <a class="type" href="../../../include/llvm/MC/MCTargetOptions.h.html#llvm::ExceptionHandling" title='llvm::ExceptionHandling' data-ref="llvm::ExceptionHandling">ExceptionHandling</a>::<a class="enum" href="../../../include/llvm/MC/MCTargetOptions.h.html#llvm::ExceptionHandling::None" title='llvm::ExceptionHandling::None' data-ref="llvm::ExceptionHandling::None">None</a>) ||</td></tr>
<tr><th id="151">151</th><td>              <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::Options" title='llvm::ARMSubtarget::Options' data-ref="llvm::ARMSubtarget::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::ExceptionModel" title='llvm::TargetOptions::ExceptionModel' data-ref="llvm::TargetOptions::ExceptionModel">ExceptionModel</a> == <a class="type" href="../../../include/llvm/MC/MCTargetOptions.h.html#llvm::ExceptionHandling" title='llvm::ExceptionHandling' data-ref="llvm::ExceptionHandling">ExceptionHandling</a>::<a class="enum" href="../../../include/llvm/MC/MCTargetOptions.h.html#llvm::ExceptionHandling::SjLj" title='llvm::ExceptionHandling::SjLj' data-ref="llvm::ExceptionHandling::SjLj">SjLj</a>;</td></tr>
<tr><th id="152">152</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!TM.getMCAsmInfo() || (TM.getMCAsmInfo()-&gt;getExceptionHandlingType() == ExceptionHandling::SjLj) == UseSjLjEH) &amp;&amp; &quot;inconsistent sjlj choice between CodeGen and MC&quot;) ? void (0) : __assert_fail (&quot;(!TM.getMCAsmInfo() || (TM.getMCAsmInfo()-&gt;getExceptionHandlingType() == ExceptionHandling::SjLj) == UseSjLjEH) &amp;&amp; \&quot;inconsistent sjlj choice between CodeGen and MC\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMSubtarget.cpp&quot;, 155, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>() ||</td></tr>
<tr><th id="153">153</th><td>          (<a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>()-&gt;<a class="ref" href="../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo24getExceptionHandlingTypeEv" title='llvm::MCAsmInfo::getExceptionHandlingType' data-ref="_ZNK4llvm9MCAsmInfo24getExceptionHandlingTypeEv">getExceptionHandlingType</a>() ==</td></tr>
<tr><th id="154">154</th><td>           <a class="type" href="../../../include/llvm/MC/MCTargetOptions.h.html#llvm::ExceptionHandling" title='llvm::ExceptionHandling' data-ref="llvm::ExceptionHandling">ExceptionHandling</a>::<a class="enum" href="../../../include/llvm/MC/MCTargetOptions.h.html#llvm::ExceptionHandling::SjLj" title='llvm::ExceptionHandling::SjLj' data-ref="llvm::ExceptionHandling::SjLj">SjLj</a>) == <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::UseSjLjEH" title='llvm::ARMSubtarget::UseSjLjEH' data-ref="llvm::ARMSubtarget::UseSjLjEH">UseSjLjEH</a>) &amp;&amp;</td></tr>
<tr><th id="155">155</th><td>         <q>"inconsistent sjlj choice between CodeGen and MC"</q>);</td></tr>
<tr><th id="156">156</th><td>}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>void</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZN4llvm12ARMSubtarget21initSubtargetFeaturesENS_9StringRefES1_" title='llvm::ARMSubtarget::initSubtargetFeatures' data-ref="_ZN4llvm12ARMSubtarget21initSubtargetFeaturesENS_9StringRefES1_">initSubtargetFeatures</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="59CPU" title='CPU' data-type='llvm::StringRef' data-ref="59CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="60FS" title='FS' data-type='llvm::StringRef' data-ref="60FS">FS</dfn>) {</td></tr>
<tr><th id="159">159</th><td>  <b>if</b> (<a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::CPUString" title='llvm::ARMSubtarget::CPUString' data-ref="llvm::ARMSubtarget::CPUString">CPUString</a>.<a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string5emptyEv" title='std::__cxx11::basic_string::empty' data-ref="_ZNKSt7__cxx1112basic_string5emptyEv">empty</a>()) {</td></tr>
<tr><th id="160">160</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::CPUString" title='llvm::ARMSubtarget::CPUString' data-ref="llvm::ARMSubtarget::CPUString">CPUString</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEPKT_" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEPKT_">=</a> <q>"generic"</q>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>    <b>if</b> (<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget14isTargetDarwinEv" title='llvm::ARMSubtarget::isTargetDarwin' data-ref="_ZNK4llvm12ARMSubtarget14isTargetDarwinEv">isTargetDarwin</a>()) {</td></tr>
<tr><th id="163">163</th><td>      <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="61ArchName" title='ArchName' data-type='llvm::StringRef' data-ref="61ArchName">ArchName</dfn> = <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11getArchNameEv" title='llvm::Triple::getArchName' data-ref="_ZNK4llvm6Triple11getArchNameEv">getArchName</a>();</td></tr>
<tr><th id="164">164</th><td>      <span class="namespace">ARM::</span><a class="type" href="../../../include/llvm/Support/ARMTargetParser.h.html#llvm::ARM::ArchKind" title='llvm::ARM::ArchKind' data-ref="llvm::ARM::ArchKind">ArchKind</a> <dfn class="local col2 decl" id="62AK" title='AK' data-type='ARM::ArchKind' data-ref="62AK">AK</dfn> = <span class="namespace">ARM::</span><a class="ref" href="../../../include/llvm/Support/ARMTargetParser.h.html#_ZN4llvm3ARM9parseArchENS_9StringRefE" title='llvm::ARM::parseArch' data-ref="_ZN4llvm3ARM9parseArchENS_9StringRefE">parseArch</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col1 ref" href="#61ArchName" title='ArchName' data-ref="61ArchName">ArchName</a>);</td></tr>
<tr><th id="165">165</th><td>      <b>if</b> (<a class="local col2 ref" href="#62AK" title='AK' data-ref="62AK">AK</a> == <span class="namespace">ARM::</span><a class="type" href="../../../include/llvm/Support/ARMTargetParser.h.html#llvm::ARM::ArchKind" title='llvm::ARM::ArchKind' data-ref="llvm::ARM::ArchKind">ArchKind</a>::<a class="enum" href="../../../include/llvm/Support/ARMTargetParser.def.html#132" title='llvm::ARM::ArchKind::ARMV7S' data-ref="llvm::ARM::ArchKind::ARMV7S">ARMV7S</a>)</td></tr>
<tr><th id="166">166</th><td>        <i>// Default to the Swift CPU when targeting armv7s/thumbv7s.</i></td></tr>
<tr><th id="167">167</th><td>        <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::CPUString" title='llvm::ARMSubtarget::CPUString' data-ref="llvm::ARMSubtarget::CPUString">CPUString</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEPKT_" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEPKT_">=</a> <q>"swift"</q>;</td></tr>
<tr><th id="168">168</th><td>      <b>else</b> <b>if</b> (<a class="local col2 ref" href="#62AK" title='AK' data-ref="62AK">AK</a> == <span class="namespace">ARM::</span><a class="type" href="../../../include/llvm/Support/ARMTargetParser.h.html#llvm::ARM::ArchKind" title='llvm::ARM::ArchKind' data-ref="llvm::ARM::ArchKind">ArchKind</a>::<a class="enum" href="../../../include/llvm/Support/ARMTargetParser.def.html#134" title='llvm::ARM::ArchKind::ARMV7K' data-ref="llvm::ARM::ArchKind::ARMV7K">ARMV7K</a>)</td></tr>
<tr><th id="169">169</th><td>        <i>// Default to the Cortex-a7 CPU when targeting armv7k/thumbv7k.</i></td></tr>
<tr><th id="170">170</th><td><i>        // ARMv7k does not use SjLj exception handling.</i></td></tr>
<tr><th id="171">171</th><td>        <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::CPUString" title='llvm::ARMSubtarget::CPUString' data-ref="llvm::ARMSubtarget::CPUString">CPUString</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEPKT_" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEPKT_">=</a> <q>"cortex-a7"</q>;</td></tr>
<tr><th id="172">172</th><td>    }</td></tr>
<tr><th id="173">173</th><td>  }</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// Insert the architecture feature derived from the target triple into the</i></td></tr>
<tr><th id="176">176</th><td><i>  // feature string. This is important for setting features that are implied</i></td></tr>
<tr><th id="177">177</th><td><i>  // based on the architecture version.</i></td></tr>
<tr><th id="178">178</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col3 decl" id="63ArchFS" title='ArchFS' data-type='std::string' data-ref="63ArchFS">ArchFS</dfn> = <span class="namespace">ARM_MC::</span><a class="ref" href="MCTargetDesc/ARMMCTargetDesc.h.html#_ZN4llvm6ARM_MC14ParseARMTripleERKNS_6TripleENS_9StringRefE" title='llvm::ARM_MC::ParseARMTriple' data-ref="_ZN4llvm6ARM_MC14ParseARMTripleERKNS_6TripleENS_9StringRefE">ParseARMTriple</a>(<a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::CPUString" title='llvm::ARMSubtarget::CPUString' data-ref="llvm::ARMSubtarget::CPUString">CPUString</a>);</td></tr>
<tr><th id="179">179</th><td>  <b>if</b> (!<a class="local col0 ref" href="#60FS" title='FS' data-ref="60FS">FS</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="180">180</th><td>    <b>if</b> (!<a class="local col3 ref" href="#63ArchFS" title='ArchFS' data-ref="63ArchFS">ArchFS</a>.<a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string5emptyEv" title='std::__cxx11::basic_string::empty' data-ref="_ZNKSt7__cxx1112basic_string5emptyEv">empty</a>())</td></tr>
<tr><th id="181">181</th><td>      <a class="local col3 ref" href="#63ArchFS" title='ArchFS' data-ref="63ArchFS">ArchFS</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</a> (<a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col3 ref" href="#63ArchFS" title='ArchFS' data-ref="63ArchFS">ArchFS</a>) <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>","</q> <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><a class="local col0 ref" href="#60FS" title='FS' data-ref="60FS">FS</a>).<a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>();</td></tr>
<tr><th id="182">182</th><td>    <b>else</b></td></tr>
<tr><th id="183">183</th><td>      <a class="local col3 ref" href="#63ArchFS" title='ArchFS' data-ref="63ArchFS">ArchFS</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col0 ref" href="#60FS" title='FS' data-ref="60FS">FS</a>;</td></tr>
<tr><th id="184">184</th><td>  }</td></tr>
<tr><th id="185">185</th><td>  <a class="member" href="ARMSubtarget.h.html#_ZN4llvm12ARMSubtarget22ParseSubtargetFeaturesENS_9StringRefES1_" title='llvm::ARMSubtarget::ParseSubtargetFeatures' data-ref="_ZN4llvm12ARMSubtarget22ParseSubtargetFeaturesENS_9StringRefES1_">ParseSubtargetFeatures</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::CPUString" title='llvm::ARMSubtarget::CPUString' data-ref="llvm::ARMSubtarget::CPUString">CPUString</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col3 ref" href="#63ArchFS" title='ArchFS' data-ref="63ArchFS">ArchFS</a>);</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <i>// FIXME: This used enable V6T2 support implicitly for Thumb2 mode.</i></td></tr>
<tr><th id="188">188</th><td><i>  // Assert this for now to make the change obvious.</i></td></tr>
<tr><th id="189">189</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (hasV6T2Ops() || !hasThumb2()) ? void (0) : __assert_fail (&quot;hasV6T2Ops() || !hasThumb2()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMSubtarget.cpp&quot;, 189, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" title='llvm::ARMSubtarget::hasV6T2Ops' data-ref="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv">hasV6T2Ops</a>() || !<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasThumb2Ev" title='llvm::ARMSubtarget::hasThumb2' data-ref="_ZNK4llvm12ARMSubtarget9hasThumb2Ev">hasThumb2</a>());</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i>// Execute only support requires movt support</i></td></tr>
<tr><th id="192">192</th><td>  <b>if</b> (<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget14genExecuteOnlyEv" title='llvm::ARMSubtarget::genExecuteOnly' data-ref="_ZNK4llvm12ARMSubtarget14genExecuteOnlyEv">genExecuteOnly</a>()) {</td></tr>
<tr><th id="193">193</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::NoMovt" title='llvm::ARMSubtarget::NoMovt' data-ref="llvm::ARMSubtarget::NoMovt">NoMovt</a> = <b>false</b>;</td></tr>
<tr><th id="194">194</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (hasV8MBaselineOps() &amp;&amp; &quot;Cannot generate execute-only code for this target&quot;) ? void (0) : __assert_fail (&quot;hasV8MBaselineOps() &amp;&amp; \&quot;Cannot generate execute-only code for this target\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMSubtarget.cpp&quot;, 194, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17hasV8MBaselineOpsEv" title='llvm::ARMSubtarget::hasV8MBaselineOps' data-ref="_ZNK4llvm12ARMSubtarget17hasV8MBaselineOpsEv">hasV8MBaselineOps</a>() &amp;&amp; <q>"Cannot generate execute-only code for this target"</q>);</td></tr>
<tr><th id="195">195</th><td>  }</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <i>// Keep a pointer to static instruction cost data for the specified CPU.</i></td></tr>
<tr><th id="198">198</th><td>  SchedModel = <span class='error' title="use of undeclared identifier &apos;getSchedModelForCPU&apos;">getSchedModelForCPU</span>(CPUString);</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <i>// Initialize scheduling itinerary for the specified CPU.</i></td></tr>
<tr><th id="201">201</th><td>  InstrItins = <span class='error' title="use of undeclared identifier &apos;getInstrItineraryForCPU&apos;">getInstrItineraryForCPU</span>(CPUString);</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i>// FIXME: this is invalid for WindowsCE</i></td></tr>
<tr><th id="204">204</th><td>  <b>if</b> (<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</a>())</td></tr>
<tr><th id="205">205</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::NoARM" title='llvm::ARMSubtarget::NoARM' data-ref="llvm::ARMSubtarget::NoARM">NoARM</a> = <b>true</b>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm12ARMSubtarget11isAAPCS_ABIEv" title='llvm::ARMSubtarget::isAAPCS_ABI' data-ref="_ZNK4llvm12ARMSubtarget11isAAPCS_ABIEv">isAAPCS_ABI</a>())</td></tr>
<tr><th id="208">208</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::stackAlignment" title='llvm::ARMSubtarget::stackAlignment' data-ref="llvm::ARMSubtarget::stackAlignment">stackAlignment</a> = <var>8</var>;</td></tr>
<tr><th id="209">209</th><td>  <b>if</b> (<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isTargetNaClEv" title='llvm::ARMSubtarget::isTargetNaCl' data-ref="_ZNK4llvm12ARMSubtarget12isTargetNaClEv">isTargetNaCl</a>() || <a class="member" href="#_ZNK4llvm12ARMSubtarget13isAAPCS16_ABIEv" title='llvm::ARMSubtarget::isAAPCS16_ABI' data-ref="_ZNK4llvm12ARMSubtarget13isAAPCS16_ABIEv">isAAPCS16_ABI</a>())</td></tr>
<tr><th id="210">210</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::stackAlignment" title='llvm::ARMSubtarget::stackAlignment' data-ref="llvm::ARMSubtarget::stackAlignment">stackAlignment</a> = <var>16</var>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <i>// FIXME: Completely disable sibcall for Thumb1 since ThumbRegisterInfo::</i></td></tr>
<tr><th id="213">213</th><td><i>  // emitEpilogue is not ready for them. Thumb tail calls also use t2B, as</i></td></tr>
<tr><th id="214">214</th><td><i>  // the Thumb1 16-bit unconditional branch doesn't have sufficient relocation</i></td></tr>
<tr><th id="215">215</th><td><i>  // support in the assembler and linker to be used. This would need to be</i></td></tr>
<tr><th id="216">216</th><td><i>  // fixed to fully support tail calls in Thumb1.</i></td></tr>
<tr><th id="217">217</th><td><i>  //</i></td></tr>
<tr><th id="218">218</th><td><i>  // For ARMv8-M, we /do/ implement tail calls.  Doing this is tricky for v8-M</i></td></tr>
<tr><th id="219">219</th><td><i>  // baseline, since the LDM/POP instruction on Thumb doesn't take LR.  This</i></td></tr>
<tr><th id="220">220</th><td><i>  // means if we need to reload LR, it takes extra instructions, which outweighs</i></td></tr>
<tr><th id="221">221</th><td><i>  // the value of the tail call; but here we don't know yet whether LR is going</i></td></tr>
<tr><th id="222">222</th><td><i>  // to be used. We take the optimistic approach of generating the tail call and</i></td></tr>
<tr><th id="223">223</th><td><i>  // perhaps taking a hit if we need to restore the LR.</i></td></tr>
<tr><th id="224">224</th><td><i></i></td></tr>
<tr><th id="225">225</th><td><i>  // Thumb1 PIC calls to external symbols use BX, so they can be tail calls,</i></td></tr>
<tr><th id="226">226</th><td><i>  // but we need to make sure there are enough registers; the only valid</i></td></tr>
<tr><th id="227">227</th><td><i>  // registers are the 4 used for parameters.  We don't currently do this</i></td></tr>
<tr><th id="228">228</th><td><i>  // case.</i></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::SupportsTailCall" title='llvm::ARMSubtarget::SupportsTailCall' data-ref="llvm::ARMSubtarget::SupportsTailCall">SupportsTailCall</a> = !<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() || <a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17hasV8MBaselineOpsEv" title='llvm::ARMSubtarget::hasV8MBaselineOps' data-ref="_ZNK4llvm12ARMSubtarget17hasV8MBaselineOpsEv">hasV8MBaselineOps</a>();</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <b>if</b> (<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget13isTargetMachOEv" title='llvm::ARMSubtarget::isTargetMachO' data-ref="_ZNK4llvm12ARMSubtarget13isTargetMachOEv">isTargetMachO</a>() &amp;&amp; <a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11isTargetIOSEv" title='llvm::ARMSubtarget::isTargetIOS' data-ref="_ZNK4llvm12ARMSubtarget11isTargetIOSEv">isTargetIOS</a>() &amp;&amp; <a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getTargetTripleEv" title='llvm::ARMSubtarget::getTargetTriple' data-ref="_ZNK4llvm12ARMSubtarget15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple13isOSVersionLTEjjj" title='llvm::Triple::isOSVersionLT' data-ref="_ZNK4llvm6Triple13isOSVersionLTEjjj">isOSVersionLT</a>(<var>5</var>, <var>0</var>))</td></tr>
<tr><th id="233">233</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::SupportsTailCall" title='llvm::ARMSubtarget::SupportsTailCall' data-ref="llvm::ARMSubtarget::SupportsTailCall">SupportsTailCall</a> = <b>false</b>;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <b>switch</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#IT" title='IT' data-use='m' data-ref="IT">IT</a>) {</td></tr>
<tr><th id="236">236</th><td>  <b>case</b> <a class="enum" href="#ITMode::DefaultIT" title='ITMode::DefaultIT' data-ref="ITMode::DefaultIT">DefaultIT</a>:</td></tr>
<tr><th id="237">237</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::RestrictIT" title='llvm::ARMSubtarget::RestrictIT' data-ref="llvm::ARMSubtarget::RestrictIT">RestrictIT</a> = <a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8hasV8OpsEv" title='llvm::ARMSubtarget::hasV8Ops' data-ref="_ZNK4llvm12ARMSubtarget8hasV8OpsEv">hasV8Ops</a>();</td></tr>
<tr><th id="238">238</th><td>    <b>break</b>;</td></tr>
<tr><th id="239">239</th><td>  <b>case</b> <a class="enum" href="#ITMode::RestrictedIT" title='ITMode::RestrictedIT' data-ref="ITMode::RestrictedIT">RestrictedIT</a>:</td></tr>
<tr><th id="240">240</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::RestrictIT" title='llvm::ARMSubtarget::RestrictIT' data-ref="llvm::ARMSubtarget::RestrictIT">RestrictIT</a> = <b>true</b>;</td></tr>
<tr><th id="241">241</th><td>    <b>break</b>;</td></tr>
<tr><th id="242">242</th><td>  <b>case</b> <a class="enum" href="#ITMode::NoRestrictedIT" title='ITMode::NoRestrictedIT' data-ref="ITMode::NoRestrictedIT">NoRestrictedIT</a>:</td></tr>
<tr><th id="243">243</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::RestrictIT" title='llvm::ARMSubtarget::RestrictIT' data-ref="llvm::ARMSubtarget::RestrictIT">RestrictIT</a> = <b>false</b>;</td></tr>
<tr><th id="244">244</th><td>    <b>break</b>;</td></tr>
<tr><th id="245">245</th><td>  }</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <i>// NEON f32 ops are non-IEEE 754 compliant. Darwin is ok with it by default.</i></td></tr>
<tr><th id="248">248</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col4 decl" id="64Bits" title='Bits' data-type='const llvm::FeatureBitset &amp;' data-ref="64Bits">Bits</dfn> = <span class='error' title="use of undeclared identifier &apos;getFeatureBits&apos;">getFeatureBits</span>();</td></tr>
<tr><th id="249">249</th><td>  <b>if</b> ((Bits[ARM::<span class='error' title="no member named &apos;ProcA5&apos; in namespace &apos;llvm::ARM&apos;">ProcA5</span>] || Bits[ARM::<span class='error' title="no member named &apos;ProcA8&apos; in namespace &apos;llvm::ARM&apos;">ProcA8</span>]) &amp;&amp; <i>// Where this matters</i></td></tr>
<tr><th id="250">250</th><td>      (Options.UnsafeFPMath || isTargetDarwin()))</td></tr>
<tr><th id="251">251</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::UseNEONForSinglePrecisionFP" title='llvm::ARMSubtarget::UseNEONForSinglePrecisionFP' data-ref="llvm::ARMSubtarget::UseNEONForSinglePrecisionFP">UseNEONForSinglePrecisionFP</a> = <b>true</b>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm12ARMSubtarget6isRWPIEv" title='llvm::ARMSubtarget::isRWPI' data-ref="_ZNK4llvm12ARMSubtarget6isRWPIEv">isRWPI</a>())</td></tr>
<tr><th id="254">254</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ReserveR9" title='llvm::ARMSubtarget::ReserveR9' data-ref="llvm::ARMSubtarget::ReserveR9">ReserveR9</a> = <b>true</b>;</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <i>// FIXME: Teach TableGen to deal with these instead of doing it manually here.</i></td></tr>
<tr><th id="257">257</th><td>  <b>switch</b> (<a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamily" title='llvm::ARMSubtarget::ARMProcFamily' data-ref="llvm::ARMSubtarget::ARMProcFamily">ARMProcFamily</a>) {</td></tr>
<tr><th id="258">258</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::Others" title='llvm::ARMSubtarget::ARMProcFamilyEnum::Others' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::Others">Others</a>:</td></tr>
<tr><th id="259">259</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA5" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA5' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA5">CortexA5</a>:</td></tr>
<tr><th id="260">260</th><td>    <b>break</b>;</td></tr>
<tr><th id="261">261</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA7" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA7' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA7">CortexA7</a>:</td></tr>
<tr><th id="262">262</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::LdStMultipleTiming" title='llvm::ARMSubtarget::LdStMultipleTiming' data-ref="llvm::ARMSubtarget::LdStMultipleTiming">LdStMultipleTiming</a> = <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssue" title='llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssue' data-ref="llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssue">DoubleIssue</a>;</td></tr>
<tr><th id="263">263</th><td>    <b>break</b>;</td></tr>
<tr><th id="264">264</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA8" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA8' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA8">CortexA8</a>:</td></tr>
<tr><th id="265">265</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::LdStMultipleTiming" title='llvm::ARMSubtarget::LdStMultipleTiming' data-ref="llvm::ARMSubtarget::LdStMultipleTiming">LdStMultipleTiming</a> = <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssue" title='llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssue' data-ref="llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssue">DoubleIssue</a>;</td></tr>
<tr><th id="266">266</th><td>    <b>break</b>;</td></tr>
<tr><th id="267">267</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA9" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA9' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA9">CortexA9</a>:</td></tr>
<tr><th id="268">268</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::LdStMultipleTiming" title='llvm::ARMSubtarget::LdStMultipleTiming' data-ref="llvm::ARMSubtarget::LdStMultipleTiming">LdStMultipleTiming</a> = <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssueCheckUnalignedAccess" title='llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssueCheckUnalignedAccess' data-ref="llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssueCheckUnalignedAccess">DoubleIssueCheckUnalignedAccess</a>;</td></tr>
<tr><th id="269">269</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::PreISelOperandLatencyAdjustment" title='llvm::ARMSubtarget::PreISelOperandLatencyAdjustment' data-ref="llvm::ARMSubtarget::PreISelOperandLatencyAdjustment">PreISelOperandLatencyAdjustment</a> = <var>1</var>;</td></tr>
<tr><th id="270">270</th><td>    <b>break</b>;</td></tr>
<tr><th id="271">271</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA12" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA12' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA12">CortexA12</a>:</td></tr>
<tr><th id="272">272</th><td>    <b>break</b>;</td></tr>
<tr><th id="273">273</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA15" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA15' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA15">CortexA15</a>:</td></tr>
<tr><th id="274">274</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::MaxInterleaveFactor" title='llvm::ARMSubtarget::MaxInterleaveFactor' data-ref="llvm::ARMSubtarget::MaxInterleaveFactor">MaxInterleaveFactor</a> = <var>2</var>;</td></tr>
<tr><th id="275">275</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::PreISelOperandLatencyAdjustment" title='llvm::ARMSubtarget::PreISelOperandLatencyAdjustment' data-ref="llvm::ARMSubtarget::PreISelOperandLatencyAdjustment">PreISelOperandLatencyAdjustment</a> = <var>1</var>;</td></tr>
<tr><th id="276">276</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::PartialUpdateClearance" title='llvm::ARMSubtarget::PartialUpdateClearance' data-ref="llvm::ARMSubtarget::PartialUpdateClearance">PartialUpdateClearance</a> = <var>12</var>;</td></tr>
<tr><th id="277">277</th><td>    <b>break</b>;</td></tr>
<tr><th id="278">278</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA17" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA17' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA17">CortexA17</a>:</td></tr>
<tr><th id="279">279</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA32" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA32' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA32">CortexA32</a>:</td></tr>
<tr><th id="280">280</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA35" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA35' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA35">CortexA35</a>:</td></tr>
<tr><th id="281">281</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA53" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA53' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA53">CortexA53</a>:</td></tr>
<tr><th id="282">282</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA55" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA55' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA55">CortexA55</a>:</td></tr>
<tr><th id="283">283</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA57" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA57' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA57">CortexA57</a>:</td></tr>
<tr><th id="284">284</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA72" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA72' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA72">CortexA72</a>:</td></tr>
<tr><th id="285">285</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA73" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA73' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA73">CortexA73</a>:</td></tr>
<tr><th id="286">286</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA75" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA75' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA75">CortexA75</a>:</td></tr>
<tr><th id="287">287</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA76" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA76' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA76">CortexA76</a>:</td></tr>
<tr><th id="288">288</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR4" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR4' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR4">CortexR4</a>:</td></tr>
<tr><th id="289">289</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR4F" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR4F' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR4F">CortexR4F</a>:</td></tr>
<tr><th id="290">290</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR5" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR5' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR5">CortexR5</a>:</td></tr>
<tr><th id="291">291</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR7" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR7' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR7">CortexR7</a>:</td></tr>
<tr><th id="292">292</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexM3" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexM3' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexM3">CortexM3</a>:</td></tr>
<tr><th id="293">293</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR52" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR52' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR52">CortexR52</a>:</td></tr>
<tr><th id="294">294</th><td>    <b>break</b>;</td></tr>
<tr><th id="295">295</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::Exynos" title='llvm::ARMSubtarget::ARMProcFamilyEnum::Exynos' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::Exynos">Exynos</a>:</td></tr>
<tr><th id="296">296</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::LdStMultipleTiming" title='llvm::ARMSubtarget::LdStMultipleTiming' data-ref="llvm::ARMSubtarget::LdStMultipleTiming">LdStMultipleTiming</a> = <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssuePlusExtras" title='llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssuePlusExtras' data-ref="llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssuePlusExtras">SingleIssuePlusExtras</a>;</td></tr>
<tr><th id="297">297</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::MaxInterleaveFactor" title='llvm::ARMSubtarget::MaxInterleaveFactor' data-ref="llvm::ARMSubtarget::MaxInterleaveFactor">MaxInterleaveFactor</a> = <var>4</var>;</td></tr>
<tr><th id="298">298</th><td>    <b>if</b> (!<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>())</td></tr>
<tr><th id="299">299</th><td>      <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::PrefLoopAlignment" title='llvm::ARMSubtarget::PrefLoopAlignment' data-ref="llvm::ARMSubtarget::PrefLoopAlignment">PrefLoopAlignment</a> = <var>3</var>;</td></tr>
<tr><th id="300">300</th><td>    <b>break</b>;</td></tr>
<tr><th id="301">301</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::Kryo" title='llvm::ARMSubtarget::ARMProcFamilyEnum::Kryo' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::Kryo">Kryo</a>:</td></tr>
<tr><th id="302">302</th><td>    <b>break</b>;</td></tr>
<tr><th id="303">303</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::Krait" title='llvm::ARMSubtarget::ARMProcFamilyEnum::Krait' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::Krait">Krait</a>:</td></tr>
<tr><th id="304">304</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::PreISelOperandLatencyAdjustment" title='llvm::ARMSubtarget::PreISelOperandLatencyAdjustment' data-ref="llvm::ARMSubtarget::PreISelOperandLatencyAdjustment">PreISelOperandLatencyAdjustment</a> = <var>1</var>;</td></tr>
<tr><th id="305">305</th><td>    <b>break</b>;</td></tr>
<tr><th id="306">306</th><td>  <b>case</b> <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMProcFamilyEnum::Swift" title='llvm::ARMSubtarget::ARMProcFamilyEnum::Swift' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::Swift">Swift</a>:</td></tr>
<tr><th id="307">307</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::MaxInterleaveFactor" title='llvm::ARMSubtarget::MaxInterleaveFactor' data-ref="llvm::ARMSubtarget::MaxInterleaveFactor">MaxInterleaveFactor</a> = <var>2</var>;</td></tr>
<tr><th id="308">308</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::LdStMultipleTiming" title='llvm::ARMSubtarget::LdStMultipleTiming' data-ref="llvm::ARMSubtarget::LdStMultipleTiming">LdStMultipleTiming</a> = <a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssuePlusExtras" title='llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssuePlusExtras' data-ref="llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssuePlusExtras">SingleIssuePlusExtras</a>;</td></tr>
<tr><th id="309">309</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::PreISelOperandLatencyAdjustment" title='llvm::ARMSubtarget::PreISelOperandLatencyAdjustment' data-ref="llvm::ARMSubtarget::PreISelOperandLatencyAdjustment">PreISelOperandLatencyAdjustment</a> = <var>1</var>;</td></tr>
<tr><th id="310">310</th><td>    <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::PartialUpdateClearance" title='llvm::ARMSubtarget::PartialUpdateClearance' data-ref="llvm::ARMSubtarget::PartialUpdateClearance">PartialUpdateClearance</a> = <var>12</var>;</td></tr>
<tr><th id="311">311</th><td>    <b>break</b>;</td></tr>
<tr><th id="312">312</th><td>  }</td></tr>
<tr><th id="313">313</th><td>}</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget17isTargetHardFloatEv" title='llvm::ARMSubtarget::isTargetHardFloat' data-ref="_ZNK4llvm12ARMSubtarget17isTargetHardFloatEv">isTargetHardFloat</dfn>() <em>const</em> { <b>return</b> <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="ARMTargetMachine.h.html#_ZNK4llvm20ARMBaseTargetMachine17isTargetHardFloatEv" title='llvm::ARMBaseTargetMachine::isTargetHardFloat' data-ref="_ZNK4llvm20ARMBaseTargetMachine17isTargetHardFloatEv">isTargetHardFloat</a>(); }</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10isAPCS_ABIEv" title='llvm::ARMSubtarget::isAPCS_ABI' data-ref="_ZNK4llvm12ARMSubtarget10isAPCS_ABIEv">isAPCS_ABI</dfn>() <em>const</em> {</td></tr>
<tr><th id="318">318</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TM.TargetABI != ARMBaseTargetMachine::ARM_ABI_UNKNOWN) ? void (0) : __assert_fail (&quot;TM.TargetABI != ARMBaseTargetMachine::ARM_ABI_UNKNOWN&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMSubtarget.cpp&quot;, 318, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::TargetABI" title='llvm::ARMBaseTargetMachine::TargetABI' data-ref="llvm::ARMBaseTargetMachine::TargetABI">TargetABI</a> != <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_UNKNOWN" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_UNKNOWN' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_UNKNOWN">ARM_ABI_UNKNOWN</a>);</td></tr>
<tr><th id="319">319</th><td>  <b>return</b> <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::TargetABI" title='llvm::ARMBaseTargetMachine::TargetABI' data-ref="llvm::ARMBaseTargetMachine::TargetABI">TargetABI</a> == <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS">ARM_ABI_APCS</a>;</td></tr>
<tr><th id="320">320</th><td>}</td></tr>
<tr><th id="321">321</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11isAAPCS_ABIEv" title='llvm::ARMSubtarget::isAAPCS_ABI' data-ref="_ZNK4llvm12ARMSubtarget11isAAPCS_ABIEv">isAAPCS_ABI</dfn>() <em>const</em> {</td></tr>
<tr><th id="322">322</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TM.TargetABI != ARMBaseTargetMachine::ARM_ABI_UNKNOWN) ? void (0) : __assert_fail (&quot;TM.TargetABI != ARMBaseTargetMachine::ARM_ABI_UNKNOWN&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMSubtarget.cpp&quot;, 322, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::TargetABI" title='llvm::ARMBaseTargetMachine::TargetABI' data-ref="llvm::ARMBaseTargetMachine::TargetABI">TargetABI</a> != <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_UNKNOWN" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_UNKNOWN' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_UNKNOWN">ARM_ABI_UNKNOWN</a>);</td></tr>
<tr><th id="323">323</th><td>  <b>return</b> <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::TargetABI" title='llvm::ARMBaseTargetMachine::TargetABI' data-ref="llvm::ARMBaseTargetMachine::TargetABI">TargetABI</a> == <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS">ARM_ABI_AAPCS</a> ||</td></tr>
<tr><th id="324">324</th><td>         <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::TargetABI" title='llvm::ARMBaseTargetMachine::TargetABI' data-ref="llvm::ARMBaseTargetMachine::TargetABI">TargetABI</a> == <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16">ARM_ABI_AAPCS16</a>;</td></tr>
<tr><th id="325">325</th><td>}</td></tr>
<tr><th id="326">326</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget13isAAPCS16_ABIEv" title='llvm::ARMSubtarget::isAAPCS16_ABI' data-ref="_ZNK4llvm12ARMSubtarget13isAAPCS16_ABIEv">isAAPCS16_ABI</dfn>() <em>const</em> {</td></tr>
<tr><th id="327">327</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TM.TargetABI != ARMBaseTargetMachine::ARM_ABI_UNKNOWN) ? void (0) : __assert_fail (&quot;TM.TargetABI != ARMBaseTargetMachine::ARM_ABI_UNKNOWN&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMSubtarget.cpp&quot;, 327, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::TargetABI" title='llvm::ARMBaseTargetMachine::TargetABI' data-ref="llvm::ARMBaseTargetMachine::TargetABI">TargetABI</a> != <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_UNKNOWN" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_UNKNOWN' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_UNKNOWN">ARM_ABI_UNKNOWN</a>);</td></tr>
<tr><th id="328">328</th><td>  <b>return</b> <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::TargetABI" title='llvm::ARMBaseTargetMachine::TargetABI' data-ref="llvm::ARMBaseTargetMachine::TargetABI">TargetABI</a> == <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16">ARM_ABI_AAPCS16</a>;</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget6isROPIEv" title='llvm::ARMSubtarget::isROPI' data-ref="_ZNK4llvm12ARMSubtarget6isROPIEv">isROPI</dfn>() <em>const</em> {</td></tr>
<tr><th id="332">332</th><td>  <b>return</b> <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine18getRelocationModelEv" title='llvm::TargetMachine::getRelocationModel' data-ref="_ZNK4llvm13TargetMachine18getRelocationModelEv">getRelocationModel</a>() == <span class="namespace">Reloc::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model::ROPI" title='llvm::Reloc::Model::ROPI' data-ref="llvm::Reloc::Model::ROPI">ROPI</a> ||</td></tr>
<tr><th id="333">333</th><td>         <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine18getRelocationModelEv" title='llvm::TargetMachine::getRelocationModel' data-ref="_ZNK4llvm13TargetMachine18getRelocationModelEv">getRelocationModel</a>() == <span class="namespace">Reloc::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model::ROPI_RWPI" title='llvm::Reloc::Model::ROPI_RWPI' data-ref="llvm::Reloc::Model::ROPI_RWPI">ROPI_RWPI</a>;</td></tr>
<tr><th id="334">334</th><td>}</td></tr>
<tr><th id="335">335</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget6isRWPIEv" title='llvm::ARMSubtarget::isRWPI' data-ref="_ZNK4llvm12ARMSubtarget6isRWPIEv">isRWPI</dfn>() <em>const</em> {</td></tr>
<tr><th id="336">336</th><td>  <b>return</b> <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine18getRelocationModelEv" title='llvm::TargetMachine::getRelocationModel' data-ref="_ZNK4llvm13TargetMachine18getRelocationModelEv">getRelocationModel</a>() == <span class="namespace">Reloc::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model::RWPI" title='llvm::Reloc::Model::RWPI' data-ref="llvm::Reloc::Model::RWPI">RWPI</a> ||</td></tr>
<tr><th id="337">337</th><td>         <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine18getRelocationModelEv" title='llvm::TargetMachine::getRelocationModel' data-ref="_ZNK4llvm13TargetMachine18getRelocationModelEv">getRelocationModel</a>() == <span class="namespace">Reloc::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model::ROPI_RWPI" title='llvm::Reloc::Model::ROPI_RWPI' data-ref="llvm::Reloc::Model::ROPI_RWPI">ROPI_RWPI</a>;</td></tr>
<tr><th id="338">338</th><td>}</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget18isGVIndirectSymbolEPKNS_11GlobalValueE" title='llvm::ARMSubtarget::isGVIndirectSymbol' data-ref="_ZNK4llvm12ARMSubtarget18isGVIndirectSymbolEPKNS_11GlobalValueE">isGVIndirectSymbol</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col5 decl" id="65GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="65GV">GV</dfn>) <em>const</em> {</td></tr>
<tr><th id="341">341</th><td>  <b>if</b> (!<a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE" title='llvm::TargetMachine::shouldAssumeDSOLocal' data-ref="_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE">shouldAssumeDSOLocal</a>(*<a class="local col5 ref" href="#65GV" title='GV' data-ref="65GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>(), <a class="local col5 ref" href="#65GV" title='GV' data-ref="65GV">GV</a>))</td></tr>
<tr><th id="342">342</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <i>// 32 bit macho has no relocation for a-b if a is undefined, even if b is in</i></td></tr>
<tr><th id="345">345</th><td><i>  // the section that is being relocated. This means we have to use o load even</i></td></tr>
<tr><th id="346">346</th><td><i>  // for GVs that are known to be local to the dso.</i></td></tr>
<tr><th id="347">347</th><td>  <b>if</b> (<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget13isTargetMachOEv" title='llvm::ARMSubtarget::isTargetMachO' data-ref="_ZNK4llvm12ARMSubtarget13isTargetMachOEv">isTargetMachO</a>() &amp;&amp; <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>() &amp;&amp;</td></tr>
<tr><th id="348">348</th><td>      (<a class="local col5 ref" href="#65GV" title='GV' data-ref="65GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue22isDeclarationForLinkerEv" title='llvm::GlobalValue::isDeclarationForLinker' data-ref="_ZNK4llvm11GlobalValue22isDeclarationForLinkerEv">isDeclarationForLinker</a>() || <a class="local col5 ref" href="#65GV" title='GV' data-ref="65GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue16hasCommonLinkageEv" title='llvm::GlobalValue::hasCommonLinkage' data-ref="_ZNK4llvm11GlobalValue16hasCommonLinkageEv">hasCommonLinkage</a>()))</td></tr>
<tr><th id="349">349</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="352">352</th><td>}</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget9isGVInGOTEPKNS_11GlobalValueE" title='llvm::ARMSubtarget::isGVInGOT' data-ref="_ZNK4llvm12ARMSubtarget9isGVInGOTEPKNS_11GlobalValueE">isGVInGOT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col6 decl" id="66GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="66GV">GV</dfn>) <em>const</em> {</td></tr>
<tr><th id="355">355</th><td>  <b>return</b> <a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11isTargetELFEv" title='llvm::ARMSubtarget::isTargetELF' data-ref="_ZNK4llvm12ARMSubtarget11isTargetELFEv">isTargetELF</a>() &amp;&amp; <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>() &amp;&amp;</td></tr>
<tr><th id="356">356</th><td>         !<a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE" title='llvm::TargetMachine::shouldAssumeDSOLocal' data-ref="_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE">shouldAssumeDSOLocal</a>(*<a class="local col6 ref" href="#66GV" title='GV' data-ref="66GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>(), <a class="local col6 ref" href="#66GV" title='GV' data-ref="66GV">GV</a>);</td></tr>
<tr><th id="357">357</th><td>}</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><em>unsigned</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget23getMispredictionPenaltyEv" title='llvm::ARMSubtarget::getMispredictionPenalty' data-ref="_ZNK4llvm12ARMSubtarget23getMispredictionPenaltyEv">getMispredictionPenalty</dfn>() <em>const</em> {</td></tr>
<tr><th id="360">360</th><td>  <b>return</b> <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::SchedModel" title='llvm::ARMSubtarget::SchedModel' data-ref="llvm::ARMSubtarget::SchedModel">SchedModel</a>.<a class="ref" href="../../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel::MispredictPenalty" title='llvm::MCSchedModel::MispredictPenalty' data-ref="llvm::MCSchedModel::MispredictPenalty">MispredictPenalty</a>;</td></tr>
<tr><th id="361">361</th><td>}</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget22enableMachineSchedulerEv" title='llvm::ARMSubtarget::enableMachineScheduler' data-ref="_ZNK4llvm12ARMSubtarget22enableMachineSchedulerEv">enableMachineScheduler</dfn>() <em>const</em> {</td></tr>
<tr><th id="364">364</th><td>  <i>// The MachineScheduler can increase register usage, so we use more high</i></td></tr>
<tr><th id="365">365</th><td><i>  // registers and end up with more T2 instructions that cannot be converted to</i></td></tr>
<tr><th id="366">366</th><td><i>  // T1 instructions. At least until we do better at converting to thumb1</i></td></tr>
<tr><th id="367">367</th><td><i>  // instructions, on cortex-m at Oz where we are size-paranoid, don't use the</i></td></tr>
<tr><th id="368">368</th><td><i>  // Machine scheduler, relying on the DAG register pressure scheduler instead.</i></td></tr>
<tr><th id="369">369</th><td>  <b>if</b> (<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isMClassEv" title='llvm::ARMSubtarget::isMClass' data-ref="_ZNK4llvm12ARMSubtarget8isMClassEv">isMClass</a>() &amp;&amp; <a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasMinSizeEv" title='llvm::ARMSubtarget::hasMinSize' data-ref="_ZNK4llvm12ARMSubtarget10hasMinSizeEv">hasMinSize</a>())</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="371">371</th><td>  <i>// Enable the MachineScheduler before register allocation for subtargets</i></td></tr>
<tr><th id="372">372</th><td><i>  // with the use-misched feature.</i></td></tr>
<tr><th id="373">373</th><td>  <b>return</b> <a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget19useMachineSchedulerEv" title='llvm::ARMSubtarget::useMachineScheduler' data-ref="_ZNK4llvm12ARMSubtarget19useMachineSchedulerEv">useMachineScheduler</a>();</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><i>// This overrides the PostRAScheduler bit in the SchedModel for any CPU.</i></td></tr>
<tr><th id="377">377</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget21enablePostRASchedulerEv" title='llvm::ARMSubtarget::enablePostRAScheduler' data-ref="_ZNK4llvm12ARMSubtarget21enablePostRASchedulerEv">enablePostRAScheduler</dfn>() <em>const</em> {</td></tr>
<tr><th id="378">378</th><td>  <b>if</b> (<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget22disablePostRASchedulerEv" title='llvm::ARMSubtarget::disablePostRAScheduler' data-ref="_ZNK4llvm12ARMSubtarget22disablePostRASchedulerEv">disablePostRAScheduler</a>())</td></tr>
<tr><th id="379">379</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="380">380</th><td>  <i>// Don't reschedule potential IT blocks.</i></td></tr>
<tr><th id="381">381</th><td>  <b>return</b> !<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>();</td></tr>
<tr><th id="382">382</th><td>}</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget18enableAtomicExpandEv" title='llvm::ARMSubtarget::enableAtomicExpand' data-ref="_ZNK4llvm12ARMSubtarget18enableAtomicExpandEv">enableAtomicExpand</dfn>() <em>const</em> { <b>return</b> <a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17hasAnyDataBarrierEv" title='llvm::ARMSubtarget::hasAnyDataBarrier' data-ref="_ZNK4llvm12ARMSubtarget17hasAnyDataBarrierEv">hasAnyDataBarrier</a>(); }</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget14useStride4VFPsEv" title='llvm::ARMSubtarget::useStride4VFPs' data-ref="_ZNK4llvm12ARMSubtarget14useStride4VFPsEv">useStride4VFPs</dfn>() <em>const</em> {</td></tr>
<tr><th id="387">387</th><td>  <i>// For general targets, the prologue can grow when VFPs are allocated with</i></td></tr>
<tr><th id="388">388</th><td><i>  // stride 4 (more vpush instructions). But WatchOS uses a compact unwind</i></td></tr>
<tr><th id="389">389</th><td><i>  // format which it's more important to get right.</i></td></tr>
<tr><th id="390">390</th><td>  <b>return</b> <a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget16isTargetWatchABIEv" title='llvm::ARMSubtarget::isTargetWatchABI' data-ref="_ZNK4llvm12ARMSubtarget16isTargetWatchABIEv">isTargetWatchABI</a>() ||</td></tr>
<tr><th id="391">391</th><td>         (<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget16useWideStrideVFPEv" title='llvm::ARMSubtarget::useWideStrideVFP' data-ref="_ZNK4llvm12ARMSubtarget16useWideStrideVFPEv">useWideStrideVFP</a>() &amp;&amp; !<a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::OptMinSize" title='llvm::ARMSubtarget::OptMinSize' data-ref="llvm::ARMSubtarget::OptMinSize">OptMinSize</a>);</td></tr>
<tr><th id="392">392</th><td>}</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget7useMovtEv" title='llvm::ARMSubtarget::useMovt' data-ref="_ZNK4llvm12ARMSubtarget7useMovtEv">useMovt</dfn>() <em>const</em> {</td></tr>
<tr><th id="395">395</th><td>  <i>// NOTE Windows on ARM needs to use mov.w/mov.t pairs to materialise 32-bit</i></td></tr>
<tr><th id="396">396</th><td><i>  // immediates as it is inherently position independent, and may be out of</i></td></tr>
<tr><th id="397">397</th><td><i>  // range otherwise.</i></td></tr>
<tr><th id="398">398</th><td>  <b>return</b> !<a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::NoMovt" title='llvm::ARMSubtarget::NoMovt' data-ref="llvm::ARMSubtarget::NoMovt">NoMovt</a> &amp;&amp; <a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17hasV8MBaselineOpsEv" title='llvm::ARMSubtarget::hasV8MBaselineOps' data-ref="_ZNK4llvm12ARMSubtarget17hasV8MBaselineOpsEv">hasV8MBaselineOps</a>() &amp;&amp;</td></tr>
<tr><th id="399">399</th><td>         (<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</a>() || !<a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::OptMinSize" title='llvm::ARMSubtarget::OptMinSize' data-ref="llvm::ARMSubtarget::OptMinSize">OptMinSize</a> || <a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget14genExecuteOnlyEv" title='llvm::ARMSubtarget::genExecuteOnly' data-ref="_ZNK4llvm12ARMSubtarget14genExecuteOnlyEv">genExecuteOnly</a>());</td></tr>
<tr><th id="400">400</th><td>}</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><em>bool</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11useFastISelEv" title='llvm::ARMSubtarget::useFastISel' data-ref="_ZNK4llvm12ARMSubtarget11useFastISelEv">useFastISel</dfn>() <em>const</em> {</td></tr>
<tr><th id="403">403</th><td>  <i>// Enable fast-isel for any target, for testing only.</i></td></tr>
<tr><th id="404">404</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ForceFastISel" title='ForceFastISel' data-use='m' data-ref="ForceFastISel">ForceFastISel</a>)</td></tr>
<tr><th id="405">405</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <i>// Limit fast-isel to the targets that are or have been tested.</i></td></tr>
<tr><th id="408">408</th><td>  <b>if</b> (!<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8hasV6OpsEv" title='llvm::ARMSubtarget::hasV6Ops' data-ref="_ZNK4llvm12ARMSubtarget8hasV6OpsEv">hasV6Ops</a>())</td></tr>
<tr><th id="409">409</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <i>// Thumb2 support on iOS; ARM support on iOS, Linux and NaCl.</i></td></tr>
<tr><th id="412">412</th><td>  <b>return</b> <a class="member" href="ARMSubtarget.h.html#llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::EnableFastISel" title='llvm::TargetOptions::EnableFastISel' data-ref="llvm::TargetOptions::EnableFastISel">EnableFastISel</a> &amp;&amp;</td></tr>
<tr><th id="413">413</th><td>         ((<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget13isTargetMachOEv" title='llvm::ARMSubtarget::isTargetMachO' data-ref="_ZNK4llvm12ARMSubtarget13isTargetMachOEv">isTargetMachO</a>() &amp;&amp; !<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>()) ||</td></tr>
<tr><th id="414">414</th><td>          (<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget13isTargetLinuxEv" title='llvm::ARMSubtarget::isTargetLinux' data-ref="_ZNK4llvm12ARMSubtarget13isTargetLinuxEv">isTargetLinux</a>() &amp;&amp; !<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()) || (<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isTargetNaClEv" title='llvm::ARMSubtarget::isTargetNaCl' data-ref="_ZNK4llvm12ARMSubtarget12isTargetNaClEv">isTargetNaCl</a>() &amp;&amp; !<a class="member" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()));</td></tr>
<tr><th id="415">415</th><td>}</td></tr>
<tr><th id="416">416</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
