

================================================================
== Vitis HLS Report for 'pip_crossing2'
================================================================
* Date:           Mon May  2 12:37:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pip_hls_kernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    8|    8|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 8, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%e2_y_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e2_y"   --->   Operation 9 'read' 'e2_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%e1_y_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e1_y"   --->   Operation 10 'read' 'e1_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_y_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_y"   --->   Operation 11 'read' 'p_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.08ns)   --->   "%icmp_ln1698 = icmp_slt  i18 %p_y_read, i18 %e1_y_read"   --->   Operation 12 'icmp' 'icmp_ln1698' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.08ns)   --->   "%icmp_ln1695 = icmp_sgt  i18 %e2_y_read, i18 %p_y_read"   --->   Operation 13 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.08ns)   --->   "%icmp_ln1695_1 = icmp_sgt  i18 %e1_y_read, i18 %p_y_read"   --->   Operation 14 'icmp' 'icmp_ln1695_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.08ns)   --->   "%icmp_ln1698_1 = icmp_slt  i18 %p_y_read, i18 %e2_y_read"   --->   Operation 15 'icmp' 'icmp_ln1698_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i18 %p_y_read"   --->   Operation 16 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1394 = sext i18 %e1_y_read"   --->   Operation 17 'sext' 'sext_ln1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "%ret_V_6 = sub i19 %sext_ln859, i19 %sext_ln1394"   --->   Operation 18 'sub' 'ret_V_6' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_6, i32 18"   --->   Operation 19 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%p_Val2_4 = trunc i19 %ret_V_6"   --->   Operation 20 'trunc' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_6, i32 17"   --->   Operation 21 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%xor_ln941 = xor i1 %p_Result_8, i1 1"   --->   Operation 22 'xor' 'xor_ln941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%overflow = and i1 %p_Result_9, i1 %xor_ln941"   --->   Operation 23 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%xor_ln348 = xor i1 %p_Result_8, i1 %p_Result_9"   --->   Operation 24 'xor' 'xor_ln348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%select_ln392 = select i1 %overflow, i18 131071, i18 131072"   --->   Operation 25 'select' 'select_ln392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.36ns) (out node of the LUT)   --->   "%a_V = select i1 %xor_ln348, i18 %select_ln392, i18 %p_Val2_4"   --->   Operation 26 'select' 'a_V' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1394_1 = sext i18 %e2_y_read"   --->   Operation 27 'sext' 'sext_ln1394_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.87ns)   --->   "%ret_V_7 = sub i19 %sext_ln1394_1, i19 %sext_ln1394"   --->   Operation 28 'sub' 'ret_V_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_7, i32 18"   --->   Operation 29 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%p_Val2_6 = trunc i19 %ret_V_7"   --->   Operation 30 'trunc' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_7, i32 17"   --->   Operation 31 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%xor_ln941_1 = xor i1 %p_Result_10, i1 1"   --->   Operation 32 'xor' 'xor_ln941_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%overflow_2 = and i1 %p_Result_11, i1 %xor_ln941_1"   --->   Operation 33 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%xor_ln348_1 = xor i1 %p_Result_10, i1 %p_Result_11"   --->   Operation 34 'xor' 'xor_ln348_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%select_ln392_2 = select i1 %overflow_2, i18 131071, i18 131072"   --->   Operation 35 'select' 'select_ln392_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.36ns) (out node of the LUT)   --->   "%b_V = select i1 %xor_ln348_1, i18 %select_ln392_2, i18 %p_Val2_6"   --->   Operation 36 'select' 'b_V' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_V = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %b_V, i32 8, i32 17"   --->   Operation 37 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %b_V, i32 17"   --->   Operation 38 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i18 %b_V"   --->   Operation 39 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%icmp_ln1049 = icmp_eq  i8 %trunc_ln1049, i8 0"   --->   Operation 40 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%ret_V_1 = add i10 %ret_V, i10 1"   --->   Operation 41 'add' 'ret_V_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i10 %ret_V, i10 %ret_V_1"   --->   Operation 42 'select' 'select_ln1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_2 = select i1 %p_Result_s, i10 %select_ln1048, i10 %ret_V"   --->   Operation 43 'select' 'ret_V_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i10 %ret_V_2" [pip_kernel.cpp:29]   --->   Operation 44 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%div_table_V_addr = getelementptr i18 %div_table_V, i64 0, i64 %sext_ln29" [pip_kernel.cpp:29]   --->   Operation 45 'getelementptr' 'div_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%one_div_b_V = load i10 %div_table_V_addr" [pip_kernel.cpp:29]   --->   Operation 46 'load' 'one_div_b_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%one_div_b_V = load i10 %div_table_V_addr" [pip_kernel.cpp:29]   --->   Operation 47 'load' 'one_div_b_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i18 %a_V"   --->   Operation 48 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i18 %one_div_b_V"   --->   Operation 49 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1319, i36 %sext_ln1317"   --->   Operation 50 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 51 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1319, i36 %sext_ln1317"   --->   Operation 51 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 52 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1319, i36 %sext_ln1317"   --->   Operation 52 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%e2_x_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e2_x"   --->   Operation 53 'read' 'e2_x_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%e1_x_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e1_x"   --->   Operation 54 'read' 'e1_x_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1319, i36 %sext_ln1317"   --->   Operation 55 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32 35"   --->   Operation 56 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_Val2_8 = partselect i18 @_ssdm_op_PartSelect.i18.i36.i32.i32, i36 %r_V, i32 8, i32 25"   --->   Operation 57 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32 25"   --->   Operation 58 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32 7"   --->   Operation 59 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln423 = zext i1 %tmp"   --->   Operation 60 'zext' 'zext_ln423' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.87ns)   --->   "%vt_V = add i18 %zext_ln423, i18 %p_Val2_8"   --->   Operation 61 'add' 'vt_V' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %vt_V, i32 17"   --->   Operation 62 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.28ns)   --->   "%xor_ln942 = xor i1 %p_Result_14, i1 1"   --->   Operation 63 'xor' 'xor_ln942' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.28ns)   --->   "%carry_1 = and i1 %p_Result_13, i1 %xor_ln942"   --->   Operation 64 'and' 'carry_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = partselect i9 @_ssdm_op_PartSelect.i9.i36.i32.i32, i36 %r_V, i32 27, i32 35"   --->   Operation 65 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.88ns)   --->   "%Range2_all_ones = icmp_eq  i9 %tmp_s, i9 511"   --->   Operation 66 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i36.i32.i32, i36 %r_V, i32 26, i32 35"   --->   Operation 67 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.91ns)   --->   "%Range1_all_ones = icmp_eq  i10 %tmp_1, i10 1023"   --->   Operation 68 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.91ns)   --->   "%Range1_all_zeros = icmp_eq  i10 %tmp_1, i10 0"   --->   Operation 69 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros"   --->   Operation 70 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32 26"   --->   Operation 71 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%xor_ln936 = xor i1 %tmp_5, i1 1"   --->   Operation 72 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%and_ln936 = and i1 %Range2_all_ones, i1 %xor_ln936"   --->   Operation 73 'and' 'and_ln936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln936, i1 %Range1_all_ones"   --->   Operation 74 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%and_ln937 = and i1 %carry_1, i1 %Range1_all_ones"   --->   Operation 75 'and' 'and_ln937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%xor_ln941_2 = xor i1 %deleted_zeros, i1 1"   --->   Operation 76 'xor' 'xor_ln941_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%or_ln941 = or i1 %p_Result_14, i1 %xor_ln941_2"   --->   Operation 77 'or' 'or_ln941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%xor_ln941_3 = xor i1 %p_Result_12, i1 1"   --->   Operation 78 'xor' 'xor_ln941_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_3 = and i1 %or_ln941, i1 %xor_ln941_3"   --->   Operation 79 'and' 'overflow_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%xor_ln942_1 = xor i1 %deleted_ones, i1 1"   --->   Operation 80 'xor' 'xor_ln942_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942 = or i1 %xor_ln942, i1 %xor_ln942_1"   --->   Operation 81 'or' 'or_ln942' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%xor_ln942_4 = xor i1 %and_ln937, i1 %or_ln942"   --->   Operation 82 'xor' 'xor_ln942_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%underflow = and i1 %xor_ln942_4, i1 %p_Result_12"   --->   Operation 83 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node vt_V_1)   --->   "%select_ln392_3 = select i1 %overflow_3, i18 131071, i18 131072"   --->   Operation 84 'select' 'select_ln392_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392 = or i1 %overflow_3, i1 %underflow"   --->   Operation 85 'or' 'or_ln392' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.36ns) (out node of the LUT)   --->   "%vt_V_1 = select i1 %or_ln392, i18 %select_ln392_3, i18 %vt_V"   --->   Operation 86 'select' 'vt_V_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i18 %e2_x_read"   --->   Operation 87 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i18 %e1_x_read"   --->   Operation 88 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (2.39ns) (grouped into DSP with root node r_V_4)   --->   "%ret_V_3 = sub i19 %sext_ln859_1, i19 %sext_ln859_2"   --->   Operation 89 'sub' 'ret_V_3' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i18 %vt_V_1"   --->   Operation 90 'sext' 'sext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into DSP with root node r_V_4)   --->   "%sext_ln1319_1 = sext i19 %ret_V_3"   --->   Operation 91 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [4/4] (0.99ns) (root node of the DSP)   --->   "%r_V_4 = mul i37 %sext_ln1319_1, i37 %sext_ln1317_1"   --->   Operation 92 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 93 [3/4] (0.99ns) (root node of the DSP)   --->   "%r_V_4 = mul i37 %sext_ln1319_1, i37 %sext_ln1317_1"   --->   Operation 93 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 94 [2/4] (0.99ns) (root node of the DSP)   --->   "%r_V_4 = mul i37 %sext_ln1319_1, i37 %sext_ln1317_1"   --->   Operation 94 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.42>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%p_x_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_x"   --->   Operation 95 'read' 'p_x_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%xor_ln1698 = xor i1 %icmp_ln1698, i1 1"   --->   Operation 96 'xor' 'xor_ln1698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%and_ln39 = and i1 %xor_ln1698, i1 %icmp_ln1695" [pip_kernel.cpp:39]   --->   Operation 97 'and' 'and_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%xor_ln1698_1 = xor i1 %icmp_ln1698_1, i1 1"   --->   Operation 98 'xor' 'xor_ln1698_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%and_ln39_1 = and i1 %icmp_ln1695_1, i1 %xor_ln1698_1" [pip_kernel.cpp:39]   --->   Operation 99 'and' 'and_ln39_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%or_ln39 = or i1 %and_ln39, i1 %and_ln39_1" [pip_kernel.cpp:39]   --->   Operation 100 'or' 'or_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_4 = mul i37 %sext_ln1319_1, i37 %sext_ln1317_1"   --->   Operation 101 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i18.i8, i18 %e1_x_read, i8 0"   --->   Operation 102 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i26 %lhs_V"   --->   Operation 103 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.02ns)   --->   "%ret_V_8 = add i37 %sext_ln1393, i37 %r_V_4"   --->   Operation 104 'add' 'ret_V_8' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %ret_V_8, i32 36"   --->   Operation 105 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%ix_V_3 = partselect i18 @_ssdm_op_PartSelect.i18.i37.i32.i32, i37 %ret_V_8, i32 8, i32 25"   --->   Operation 106 'partselect' 'ix_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %ret_V_8, i32 25"   --->   Operation 107 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %r_V_4, i32 7"   --->   Operation 108 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln423_1 = zext i1 %tmp_10"   --->   Operation 109 'zext' 'zext_ln423_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.87ns)   --->   "%ix_V_4 = add i18 %zext_ln423_1, i18 %ix_V_3"   --->   Operation 110 'add' 'ix_V_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %ix_V_4, i32 17"   --->   Operation 111 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.28ns)   --->   "%xor_ln942_2 = xor i1 %p_Result_17, i1 1"   --->   Operation 112 'xor' 'xor_ln942_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.28ns)   --->   "%carry_3 = and i1 %p_Result_16, i1 %xor_ln942_2"   --->   Operation 113 'and' 'carry_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i37.i32.i32, i37 %ret_V_8, i32 27, i32 36"   --->   Operation 114 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.91ns)   --->   "%Range2_all_ones_1 = icmp_eq  i10 %tmp_8, i10 1023"   --->   Operation 115 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i37.i32.i32, i37 %ret_V_8, i32 26, i32 36"   --->   Operation 116 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.94ns)   --->   "%Range1_all_ones_3 = icmp_eq  i11 %tmp_9, i11 2047"   --->   Operation 117 'icmp' 'Range1_all_ones_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.94ns)   --->   "%Range1_all_zeros_1 = icmp_eq  i11 %tmp_9, i11 0"   --->   Operation 118 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_1"   --->   Operation 119 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %ret_V_8, i32 26"   --->   Operation 120 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%xor_ln936_1 = xor i1 %tmp_12, i1 1"   --->   Operation 121 'xor' 'xor_ln936_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%and_ln936_1 = and i1 %Range2_all_ones_1, i1 %xor_ln936_1"   --->   Operation 122 'and' 'and_ln936_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%deleted_ones_3 = select i1 %carry_3, i1 %and_ln936_1, i1 %Range1_all_ones_3"   --->   Operation 123 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%and_ln937_1 = and i1 %carry_3, i1 %Range1_all_ones_3"   --->   Operation 124 'and' 'and_ln937_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%xor_ln941_4 = xor i1 %deleted_zeros_1, i1 1"   --->   Operation 125 'xor' 'xor_ln941_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%or_ln941_1 = or i1 %p_Result_17, i1 %xor_ln941_4"   --->   Operation 126 'or' 'or_ln941_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%xor_ln941_5 = xor i1 %p_Result_15, i1 1"   --->   Operation 127 'xor' 'xor_ln941_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_4 = and i1 %or_ln941_1, i1 %xor_ln941_5"   --->   Operation 128 'and' 'overflow_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%xor_ln942_3 = xor i1 %deleted_ones_3, i1 1"   --->   Operation 129 'xor' 'xor_ln942_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_1 = or i1 %xor_ln942_2, i1 %xor_ln942_3"   --->   Operation 130 'or' 'or_ln942_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%xor_ln942_5 = xor i1 %and_ln937_1, i1 %or_ln942_1"   --->   Operation 131 'xor' 'xor_ln942_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%underflow_1 = and i1 %xor_ln942_5, i1 %p_Result_15"   --->   Operation 132 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1696)   --->   "%select_ln392_5 = select i1 %overflow_4, i18 131071, i18 131072"   --->   Operation 133 'select' 'select_ln392_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_1 = or i1 %overflow_4, i1 %underflow_1"   --->   Operation 134 'or' 'or_ln392_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1696)   --->   "%ix_V = select i1 %or_ln392_1, i18 %select_ln392_5, i18 %ix_V_4"   --->   Operation 135 'select' 'ix_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (1.08ns) (out node of the LUT)   --->   "%icmp_ln1696 = icmp_sgt  i18 %ix_V, i18 %p_x_read"   --->   Operation 136 'icmp' 'icmp_ln1696' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.28ns) (out node of the LUT)   --->   "%ret_V_5 = and i1 %icmp_ln1696, i1 %or_ln39"   --->   Operation 137 'and' 'ret_V_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln46 = ret i1 %ret_V_5" [pip_kernel.cpp:46]   --->   Operation 138 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e1_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e1_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e2_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e2_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ div_table_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
e2_y_read          (read          ) [ 000000000]
e1_y_read          (read          ) [ 000000000]
p_y_read           (read          ) [ 000000000]
icmp_ln1698        (icmp          ) [ 001111111]
icmp_ln1695        (icmp          ) [ 001111111]
icmp_ln1695_1      (icmp          ) [ 001111111]
icmp_ln1698_1      (icmp          ) [ 001111111]
sext_ln859         (sext          ) [ 000000000]
sext_ln1394        (sext          ) [ 000000000]
ret_V_6            (sub           ) [ 000000000]
p_Result_8         (bitselect     ) [ 000000000]
p_Val2_4           (trunc         ) [ 000000000]
p_Result_9         (bitselect     ) [ 000000000]
xor_ln941          (xor           ) [ 000000000]
overflow           (and           ) [ 000000000]
xor_ln348          (xor           ) [ 000000000]
select_ln392       (select        ) [ 000000000]
a_V                (select        ) [ 001000000]
sext_ln1394_1      (sext          ) [ 000000000]
ret_V_7            (sub           ) [ 000000000]
p_Result_10        (bitselect     ) [ 000000000]
p_Val2_6           (trunc         ) [ 000000000]
p_Result_11        (bitselect     ) [ 000000000]
xor_ln941_1        (xor           ) [ 000000000]
overflow_2         (and           ) [ 000000000]
xor_ln348_1        (xor           ) [ 000000000]
select_ln392_2     (select        ) [ 000000000]
b_V                (select        ) [ 000000000]
ret_V              (partselect    ) [ 000000000]
p_Result_s         (bitselect     ) [ 000000000]
trunc_ln1049       (trunc         ) [ 000000000]
icmp_ln1049        (icmp          ) [ 000000000]
ret_V_1            (add           ) [ 000000000]
select_ln1048      (select        ) [ 000000000]
ret_V_2            (select        ) [ 000000000]
sext_ln29          (sext          ) [ 000000000]
div_table_V_addr   (getelementptr ) [ 001000000]
one_div_b_V        (load          ) [ 000000000]
sext_ln1317        (sext          ) [ 000111000]
sext_ln1319        (sext          ) [ 000111000]
e2_x_read          (read          ) [ 000000000]
e1_x_read          (read          ) [ 000000111]
r_V                (mul           ) [ 000000000]
p_Result_12        (bitselect     ) [ 000000000]
p_Val2_8           (partselect    ) [ 000000000]
p_Result_13        (bitselect     ) [ 000000000]
tmp                (bitselect     ) [ 000000000]
zext_ln423         (zext          ) [ 000000000]
vt_V               (add           ) [ 000000000]
p_Result_14        (bitselect     ) [ 000000000]
xor_ln942          (xor           ) [ 000000000]
carry_1            (and           ) [ 000000000]
tmp_s              (partselect    ) [ 000000000]
Range2_all_ones    (icmp          ) [ 000000000]
tmp_1              (partselect    ) [ 000000000]
Range1_all_ones    (icmp          ) [ 000000000]
Range1_all_zeros   (icmp          ) [ 000000000]
deleted_zeros      (select        ) [ 000000000]
tmp_5              (bitselect     ) [ 000000000]
xor_ln936          (xor           ) [ 000000000]
and_ln936          (and           ) [ 000000000]
deleted_ones       (select        ) [ 000000000]
and_ln937          (and           ) [ 000000000]
xor_ln941_2        (xor           ) [ 000000000]
or_ln941           (or            ) [ 000000000]
xor_ln941_3        (xor           ) [ 000000000]
overflow_3         (and           ) [ 000000000]
xor_ln942_1        (xor           ) [ 000000000]
or_ln942           (or            ) [ 000000000]
xor_ln942_4        (xor           ) [ 000000000]
underflow          (and           ) [ 000000000]
select_ln392_3     (select        ) [ 000000000]
or_ln392           (or            ) [ 000000000]
vt_V_1             (select        ) [ 000000000]
sext_ln859_1       (sext          ) [ 000000000]
sext_ln859_2       (sext          ) [ 000000000]
ret_V_3            (sub           ) [ 000000000]
sext_ln1317_1      (sext          ) [ 000000111]
sext_ln1319_1      (sext          ) [ 000000111]
p_x_read           (read          ) [ 000000000]
xor_ln1698         (xor           ) [ 000000000]
and_ln39           (and           ) [ 000000000]
xor_ln1698_1       (xor           ) [ 000000000]
and_ln39_1         (and           ) [ 000000000]
or_ln39            (or            ) [ 000000000]
r_V_4              (mul           ) [ 000000000]
lhs_V              (bitconcatenate) [ 000000000]
sext_ln1393        (sext          ) [ 000000000]
ret_V_8            (add           ) [ 000000000]
p_Result_15        (bitselect     ) [ 000000000]
ix_V_3             (partselect    ) [ 000000000]
p_Result_16        (bitselect     ) [ 000000000]
tmp_10             (bitselect     ) [ 000000000]
zext_ln423_1       (zext          ) [ 000000000]
ix_V_4             (add           ) [ 000000000]
p_Result_17        (bitselect     ) [ 000000000]
xor_ln942_2        (xor           ) [ 000000000]
carry_3            (and           ) [ 000000000]
tmp_8              (partselect    ) [ 000000000]
Range2_all_ones_1  (icmp          ) [ 000000000]
tmp_9              (partselect    ) [ 000000000]
Range1_all_ones_3  (icmp          ) [ 000000000]
Range1_all_zeros_1 (icmp          ) [ 000000000]
deleted_zeros_1    (select        ) [ 000000000]
tmp_12             (bitselect     ) [ 000000000]
xor_ln936_1        (xor           ) [ 000000000]
and_ln936_1        (and           ) [ 000000000]
deleted_ones_3     (select        ) [ 000000000]
and_ln937_1        (and           ) [ 000000000]
xor_ln941_4        (xor           ) [ 000000000]
or_ln941_1         (or            ) [ 000000000]
xor_ln941_5        (xor           ) [ 000000000]
overflow_4         (and           ) [ 000000000]
xor_ln942_3        (xor           ) [ 000000000]
or_ln942_1         (or            ) [ 000000000]
xor_ln942_5        (xor           ) [ 000000000]
underflow_1        (and           ) [ 000000000]
select_ln392_5     (select        ) [ 000000000]
or_ln392_1         (or            ) [ 000000000]
ix_V               (select        ) [ 000000000]
icmp_ln1696        (icmp          ) [ 000000000]
ret_V_5            (and           ) [ 000000000]
ret_ln46           (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e1_x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e1_x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="e1_y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e1_y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="e2_x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e2_x"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="e2_y">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e2_y"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="div_table_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div_table_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i18.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i37.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="e2_y_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="18" slack="0"/>
<pin id="82" dir="0" index="1" bw="18" slack="0"/>
<pin id="83" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e2_y_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="e1_y_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="18" slack="0"/>
<pin id="88" dir="0" index="1" bw="18" slack="0"/>
<pin id="89" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e1_y_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_y_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="18" slack="0"/>
<pin id="94" dir="0" index="1" bw="18" slack="0"/>
<pin id="95" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_y_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="e2_x_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="18" slack="0"/>
<pin id="100" dir="0" index="1" bw="18" slack="0"/>
<pin id="101" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e2_x_read/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="e1_x_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="18" slack="0"/>
<pin id="106" dir="0" index="1" bw="18" slack="0"/>
<pin id="107" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e1_x_read/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_x_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="18" slack="0"/>
<pin id="112" dir="0" index="1" bw="18" slack="0"/>
<pin id="113" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_x_read/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="div_table_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="18" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="10" slack="0"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="div_table_V_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="one_div_b_V/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln1698_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="18" slack="0"/>
<pin id="131" dir="0" index="1" bw="18" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1698/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln1695_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="18" slack="0"/>
<pin id="137" dir="0" index="1" bw="18" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1695/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln1695_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="18" slack="0"/>
<pin id="143" dir="0" index="1" bw="18" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1695_1/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln1698_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="18" slack="0"/>
<pin id="149" dir="0" index="1" bw="18" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1698_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln859_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="18" slack="0"/>
<pin id="155" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln1394_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="18" slack="0"/>
<pin id="159" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1394/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="ret_V_6_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="18" slack="0"/>
<pin id="163" dir="0" index="1" bw="18" slack="0"/>
<pin id="164" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_6/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_Result_8_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="19" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_Val2_4_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="19" slack="0"/>
<pin id="177" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_Result_9_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="19" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="xor_ln941_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln941/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="overflow_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="xor_ln348_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln348/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="select_ln392_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="18" slack="0"/>
<pin id="208" dir="0" index="2" bw="18" slack="0"/>
<pin id="209" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln392/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="a_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="18" slack="0"/>
<pin id="216" dir="0" index="2" bw="18" slack="0"/>
<pin id="217" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_V/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sext_ln1394_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="18" slack="0"/>
<pin id="223" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1394_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="ret_V_7_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="18" slack="0"/>
<pin id="227" dir="0" index="1" bw="18" slack="0"/>
<pin id="228" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_7/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_Result_10_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="19" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_Val2_6_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="19" slack="0"/>
<pin id="241" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_6/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Result_11_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="19" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln941_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln941_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="overflow_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="xor_ln348_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln348_1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln392_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="18" slack="0"/>
<pin id="272" dir="0" index="2" bw="18" slack="0"/>
<pin id="273" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln392_2/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="b_V_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="18" slack="0"/>
<pin id="280" dir="0" index="2" bw="18" slack="0"/>
<pin id="281" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_V/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="ret_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="0" index="1" bw="18" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="0" index="3" bw="6" slack="0"/>
<pin id="290" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Result_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="18" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln1049_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="18" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln1049_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="ret_V_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln1048_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="10" slack="0"/>
<pin id="322" dir="0" index="2" bw="10" slack="0"/>
<pin id="323" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="ret_V_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="10" slack="0"/>
<pin id="330" dir="0" index="2" bw="10" slack="0"/>
<pin id="331" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln29_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln1317_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="18" slack="1"/>
<pin id="342" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln1319_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="18" slack="0"/>
<pin id="345" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_Result_12_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="36" slack="0"/>
<pin id="350" dir="0" index="2" bw="7" slack="0"/>
<pin id="351" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Val2_8_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="18" slack="0"/>
<pin id="356" dir="0" index="1" bw="36" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Result_13_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="36" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="0"/>
<pin id="367" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="36" slack="0"/>
<pin id="373" dir="0" index="2" bw="4" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln423_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln423/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="vt_V_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="18" slack="0"/>
<pin id="384" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vt_V/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_Result_14_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="18" slack="0"/>
<pin id="390" dir="0" index="2" bw="6" slack="0"/>
<pin id="391" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="xor_ln942_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln942/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="carry_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_s_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="36" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="0" index="3" bw="7" slack="0"/>
<pin id="412" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="Range2_all_ones_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="9" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="0"/>
<pin id="424" dir="0" index="1" bw="36" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="0" index="3" bw="7" slack="0"/>
<pin id="427" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="Range1_all_ones_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="Range1_all_zeros_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="deleted_zeros_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_5_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="36" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="xor_ln936_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln936/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="and_ln936_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln936/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="deleted_ones_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="and_ln937_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln937/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xor_ln941_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln941_2/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln941_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln941/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln941_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln941_3/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="overflow_3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="xor_ln942_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln942_1/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_ln942_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln942/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="xor_ln942_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln942_4/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="underflow_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="select_ln392_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="18" slack="0"/>
<pin id="535" dir="0" index="2" bw="18" slack="0"/>
<pin id="536" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln392_3/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="or_ln392_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln392/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="vt_V_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="18" slack="0"/>
<pin id="549" dir="0" index="2" bw="18" slack="0"/>
<pin id="550" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="vt_V_1/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sext_ln859_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="18" slack="0"/>
<pin id="556" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_1/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln859_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="18" slack="0"/>
<pin id="560" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_2/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sext_ln1317_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="18" slack="0"/>
<pin id="564" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317_1/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="xor_ln1698_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="7"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1698/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="and_ln39_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="7"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="xor_ln1698_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="7"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1698_1/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="and_ln39_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="7"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_1/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="or_ln39_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="lhs_V_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="26" slack="0"/>
<pin id="594" dir="0" index="1" bw="18" slack="3"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sext_ln1393_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="26" slack="0"/>
<pin id="601" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="ret_V_8_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="26" slack="0"/>
<pin id="605" dir="0" index="1" bw="37" slack="0"/>
<pin id="606" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/8 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_Result_15_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="37" slack="0"/>
<pin id="611" dir="0" index="2" bw="7" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/8 "/>
</bind>
</comp>

<comp id="616" class="1004" name="ix_V_3_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="18" slack="0"/>
<pin id="618" dir="0" index="1" bw="37" slack="0"/>
<pin id="619" dir="0" index="2" bw="5" slack="0"/>
<pin id="620" dir="0" index="3" bw="6" slack="0"/>
<pin id="621" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ix_V_3/8 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_Result_16_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="37" slack="0"/>
<pin id="629" dir="0" index="2" bw="6" slack="0"/>
<pin id="630" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/8 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_10_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="37" slack="0"/>
<pin id="637" dir="0" index="2" bw="4" slack="0"/>
<pin id="638" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln423_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln423_1/8 "/>
</bind>
</comp>

<comp id="645" class="1004" name="ix_V_4_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="18" slack="0"/>
<pin id="648" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_V_4/8 "/>
</bind>
</comp>

<comp id="651" class="1004" name="p_Result_17_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="18" slack="0"/>
<pin id="654" dir="0" index="2" bw="6" slack="0"/>
<pin id="655" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/8 "/>
</bind>
</comp>

<comp id="659" class="1004" name="xor_ln942_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln942_2/8 "/>
</bind>
</comp>

<comp id="665" class="1004" name="carry_3_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_3/8 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_8_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="10" slack="0"/>
<pin id="673" dir="0" index="1" bw="37" slack="0"/>
<pin id="674" dir="0" index="2" bw="6" slack="0"/>
<pin id="675" dir="0" index="3" bw="7" slack="0"/>
<pin id="676" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="Range2_all_ones_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="10" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_1/8 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_9_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="11" slack="0"/>
<pin id="689" dir="0" index="1" bw="37" slack="0"/>
<pin id="690" dir="0" index="2" bw="6" slack="0"/>
<pin id="691" dir="0" index="3" bw="7" slack="0"/>
<pin id="692" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="Range1_all_ones_3_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="11" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_3/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="Range1_all_zeros_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="deleted_zeros_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_12_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="37" slack="0"/>
<pin id="720" dir="0" index="2" bw="6" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="xor_ln936_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln936_1/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="and_ln936_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln936_1/8 "/>
</bind>
</comp>

<comp id="737" class="1004" name="deleted_ones_3_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_3/8 "/>
</bind>
</comp>

<comp id="745" class="1004" name="and_ln937_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln937_1/8 "/>
</bind>
</comp>

<comp id="751" class="1004" name="xor_ln941_4_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln941_4/8 "/>
</bind>
</comp>

<comp id="757" class="1004" name="or_ln941_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln941_1/8 "/>
</bind>
</comp>

<comp id="763" class="1004" name="xor_ln941_5_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln941_5/8 "/>
</bind>
</comp>

<comp id="769" class="1004" name="overflow_4_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/8 "/>
</bind>
</comp>

<comp id="775" class="1004" name="xor_ln942_3_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln942_3/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="or_ln942_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln942_1/8 "/>
</bind>
</comp>

<comp id="787" class="1004" name="xor_ln942_5_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln942_5/8 "/>
</bind>
</comp>

<comp id="793" class="1004" name="underflow_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/8 "/>
</bind>
</comp>

<comp id="799" class="1004" name="select_ln392_5_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="18" slack="0"/>
<pin id="802" dir="0" index="2" bw="18" slack="0"/>
<pin id="803" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln392_5/8 "/>
</bind>
</comp>

<comp id="807" class="1004" name="or_ln392_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln392_1/8 "/>
</bind>
</comp>

<comp id="813" class="1004" name="ix_V_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="18" slack="0"/>
<pin id="816" dir="0" index="2" bw="18" slack="0"/>
<pin id="817" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ix_V/8 "/>
</bind>
</comp>

<comp id="821" class="1004" name="icmp_ln1696_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="18" slack="0"/>
<pin id="823" dir="0" index="1" bw="18" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1696/8 "/>
</bind>
</comp>

<comp id="827" class="1004" name="ret_V_5_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_5/8 "/>
</bind>
</comp>

<comp id="833" class="1007" name="grp_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="18" slack="0"/>
<pin id="835" dir="0" index="1" bw="18" slack="0"/>
<pin id="836" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="846" class="1007" name="grp_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="18" slack="0"/>
<pin id="848" dir="0" index="1" bw="18" slack="0"/>
<pin id="849" dir="0" index="2" bw="18" slack="0"/>
<pin id="850" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="ret_V_3/5 sext_ln1319_1/5 r_V_4/5 "/>
</bind>
</comp>

<comp id="856" class="1005" name="icmp_ln1698_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="7"/>
<pin id="858" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln1698 "/>
</bind>
</comp>

<comp id="861" class="1005" name="icmp_ln1695_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="7"/>
<pin id="863" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln1695 "/>
</bind>
</comp>

<comp id="866" class="1005" name="icmp_ln1695_1_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="7"/>
<pin id="868" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln1695_1 "/>
</bind>
</comp>

<comp id="871" class="1005" name="icmp_ln1698_1_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="7"/>
<pin id="873" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln1698_1 "/>
</bind>
</comp>

<comp id="876" class="1005" name="a_V_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="18" slack="1"/>
<pin id="878" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="881" class="1005" name="div_table_V_addr_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="10" slack="1"/>
<pin id="883" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="div_table_V_addr "/>
</bind>
</comp>

<comp id="886" class="1005" name="sext_ln1317_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="36" slack="1"/>
<pin id="888" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1317 "/>
</bind>
</comp>

<comp id="891" class="1005" name="sext_ln1319_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="36" slack="1"/>
<pin id="893" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319 "/>
</bind>
</comp>

<comp id="896" class="1005" name="e1_x_read_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="18" slack="3"/>
<pin id="898" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="e1_x_read "/>
</bind>
</comp>

<comp id="901" class="1005" name="sext_ln1317_1_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="37" slack="1"/>
<pin id="903" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1317_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="92" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="86" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="80" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="92" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="86" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="92" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="92" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="80" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="92" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="86" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="153" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="161" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="161" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="161" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="167" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="179" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="167" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="179" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="193" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="199" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="205" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="175" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="80" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="157" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="225" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="225" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="225" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="231" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="243" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="251" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="231" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="243" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="257" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="282"><net_src comp="263" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="269" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="239" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="291"><net_src comp="28" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="277" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="30" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="277" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="20" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="277" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="285" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="307" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="285" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="313" pin="2"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="295" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="319" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="285" pin="4"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="346"><net_src comp="123" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="30" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="46" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="40" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="48" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="380"><net_src comp="370" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="354" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="32" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="20" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="22" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="363" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="395" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="50" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="415"><net_src comp="42" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="420"><net_src comp="407" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="54" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="58" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="430"><net_src comp="42" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="422" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="422" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="62" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="401" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="431" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="437" pin="2"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="58" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="22" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="416" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="401" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="431" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="401" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="431" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="443" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="22" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="387" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="347" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="22" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="490" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="470" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="22" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="395" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="478" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="347" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="502" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="24" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="26" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="502" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="526" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="532" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="381" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="98" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="104" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="546" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="22" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="566" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="22" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="571" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="597"><net_src comp="64" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="34" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="602"><net_src comp="592" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="599" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="613"><net_src comp="66" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="603" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="68" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="622"><net_src comp="70" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="603" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="30" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="46" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="631"><net_src comp="66" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="603" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="46" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="639"><net_src comp="66" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="48" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="644"><net_src comp="634" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="616" pin="4"/><net_sink comp="645" pin=1"/></net>

<net id="656"><net_src comp="32" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="20" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="663"><net_src comp="651" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="22" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="626" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="677"><net_src comp="72" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="603" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="52" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="680"><net_src comp="68" pin="0"/><net_sink comp="671" pin=3"/></net>

<net id="685"><net_src comp="671" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="60" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="693"><net_src comp="74" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="603" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="58" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="68" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="701"><net_src comp="687" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="76" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="687" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="78" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="665" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="697" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="703" pin="2"/><net_sink comp="709" pin=2"/></net>

<net id="722"><net_src comp="66" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="603" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="58" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="717" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="22" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="681" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="725" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="665" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="731" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="697" pin="2"/><net_sink comp="737" pin=2"/></net>

<net id="749"><net_src comp="665" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="697" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="709" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="22" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="651" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="608" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="22" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="757" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="763" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="737" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="22" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="659" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="775" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="745" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="781" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="787" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="608" pin="3"/><net_sink comp="793" pin=1"/></net>

<net id="804"><net_src comp="769" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="24" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="26" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="811"><net_src comp="769" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="793" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="807" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="799" pin="3"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="645" pin="2"/><net_sink comp="813" pin=2"/></net>

<net id="825"><net_src comp="813" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="110" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="821" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="586" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="343" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="340" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="839"><net_src comp="833" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="840"><net_src comp="833" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="841"><net_src comp="833" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="842"><net_src comp="833" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="843"><net_src comp="833" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="844"><net_src comp="833" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="845"><net_src comp="833" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="851"><net_src comp="554" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="852"><net_src comp="558" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="853"><net_src comp="562" pin="1"/><net_sink comp="846" pin=2"/></net>

<net id="854"><net_src comp="846" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="855"><net_src comp="846" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="859"><net_src comp="129" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="864"><net_src comp="135" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="869"><net_src comp="141" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="874"><net_src comp="147" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="879"><net_src comp="213" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="884"><net_src comp="116" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="889"><net_src comp="340" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="894"><net_src comp="343" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="899"><net_src comp="104" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="904"><net_src comp="562" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="846" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pip_crossing2 : p_x | {8 }
	Port: pip_crossing2 : p_y | {1 }
	Port: pip_crossing2 : e1_x | {5 }
	Port: pip_crossing2 : e1_y | {1 }
	Port: pip_crossing2 : e2_x | {5 }
	Port: pip_crossing2 : e2_y | {1 }
	Port: pip_crossing2 : div_table_V | {1 2 }
  - Chain level:
	State 1
		ret_V_6 : 1
		p_Result_8 : 2
		p_Val2_4 : 2
		p_Result_9 : 2
		xor_ln941 : 3
		overflow : 3
		xor_ln348 : 3
		select_ln392 : 3
		a_V : 4
		ret_V_7 : 1
		p_Result_10 : 2
		p_Val2_6 : 2
		p_Result_11 : 2
		xor_ln941_1 : 3
		overflow_2 : 3
		xor_ln348_1 : 3
		select_ln392_2 : 3
		b_V : 4
		ret_V : 5
		p_Result_s : 5
		trunc_ln1049 : 5
		icmp_ln1049 : 6
		ret_V_1 : 6
		select_ln1048 : 7
		ret_V_2 : 8
		sext_ln29 : 9
		div_table_V_addr : 10
		one_div_b_V : 11
	State 2
		sext_ln1319 : 1
		r_V : 2
	State 3
	State 4
	State 5
		p_Result_12 : 1
		p_Val2_8 : 1
		p_Result_13 : 1
		tmp : 1
		zext_ln423 : 2
		vt_V : 3
		p_Result_14 : 4
		xor_ln942 : 5
		carry_1 : 5
		tmp_s : 1
		Range2_all_ones : 2
		tmp_1 : 1
		Range1_all_ones : 2
		Range1_all_zeros : 2
		deleted_zeros : 5
		tmp_5 : 1
		xor_ln936 : 2
		and_ln936 : 2
		deleted_ones : 5
		and_ln937 : 5
		xor_ln941_2 : 6
		or_ln941 : 6
		xor_ln941_3 : 2
		overflow_3 : 6
		xor_ln942_1 : 6
		or_ln942 : 6
		xor_ln942_4 : 6
		underflow : 6
		select_ln392_3 : 6
		or_ln392 : 6
		vt_V_1 : 6
		ret_V_3 : 1
		sext_ln1317_1 : 7
		sext_ln1319_1 : 2
		r_V_4 : 8
	State 6
	State 7
	State 8
		sext_ln1393 : 1
		ret_V_8 : 2
		p_Result_15 : 3
		ix_V_3 : 3
		p_Result_16 : 3
		tmp_10 : 1
		zext_ln423_1 : 2
		ix_V_4 : 4
		p_Result_17 : 5
		xor_ln942_2 : 6
		carry_3 : 6
		tmp_8 : 3
		Range2_all_ones_1 : 4
		tmp_9 : 3
		Range1_all_ones_3 : 4
		Range1_all_zeros_1 : 4
		deleted_zeros_1 : 6
		tmp_12 : 3
		xor_ln936_1 : 4
		and_ln936_1 : 4
		deleted_ones_3 : 6
		and_ln937_1 : 6
		xor_ln941_4 : 7
		or_ln941_1 : 7
		xor_ln941_5 : 4
		overflow_4 : 7
		xor_ln942_3 : 7
		or_ln942_1 : 7
		xor_ln942_5 : 7
		underflow_1 : 7
		select_ln392_5 : 7
		or_ln392_1 : 7
		ix_V : 7
		icmp_ln1696 : 8
		ret_V_5 : 9
		ret_ln46 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |    select_ln392_fu_205    |    0    |    0    |    17   |
|          |         a_V_fu_213        |    0    |    0    |    17   |
|          |   select_ln392_2_fu_269   |    0    |    0    |    17   |
|          |         b_V_fu_277        |    0    |    0    |    17   |
|          |    select_ln1048_fu_319   |    0    |    0    |    10   |
|          |       ret_V_2_fu_327      |    0    |    0    |    10   |
|  select  |    deleted_zeros_fu_443   |    0    |    0    |    2    |
|          |    deleted_ones_fu_470    |    0    |    0    |    2    |
|          |   select_ln392_3_fu_532   |    0    |    0    |    17   |
|          |       vt_V_1_fu_546       |    0    |    0    |    17   |
|          |   deleted_zeros_1_fu_709  |    0    |    0    |    2    |
|          |   deleted_ones_3_fu_737   |    0    |    0    |    2    |
|          |   select_ln392_5_fu_799   |    0    |    0    |    17   |
|          |        ix_V_fu_813        |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln1698_fu_129    |    0    |    0    |    13   |
|          |     icmp_ln1695_fu_135    |    0    |    0    |    13   |
|          |    icmp_ln1695_1_fu_141   |    0    |    0    |    13   |
|          |    icmp_ln1698_1_fu_147   |    0    |    0    |    13   |
|          |     icmp_ln1049_fu_307    |    0    |    0    |    11   |
|   icmp   |   Range2_all_ones_fu_416  |    0    |    0    |    11   |
|          |   Range1_all_ones_fu_431  |    0    |    0    |    11   |
|          |  Range1_all_zeros_fu_437  |    0    |    0    |    11   |
|          |  Range2_all_ones_1_fu_681 |    0    |    0    |    11   |
|          |  Range1_all_ones_3_fu_697 |    0    |    0    |    11   |
|          | Range1_all_zeros_1_fu_703 |    0    |    0    |    11   |
|          |     icmp_ln1696_fu_821    |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |       ret_V_1_fu_313      |    0    |    0    |    17   |
|    add   |        vt_V_fu_381        |    0    |    0    |    25   |
|          |       ret_V_8_fu_603      |    0    |    0    |    44   |
|          |       ix_V_4_fu_645       |    0    |    0    |    25   |
|----------|---------------------------|---------|---------|---------|
|    sub   |       ret_V_6_fu_161      |    0    |    0    |    25   |
|          |       ret_V_7_fu_225      |    0    |    0    |    25   |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln941_fu_187     |    0    |    0    |    2    |
|          |      xor_ln348_fu_199     |    0    |    0    |    2    |
|          |     xor_ln941_1_fu_251    |    0    |    0    |    2    |
|          |     xor_ln348_1_fu_263    |    0    |    0    |    2    |
|          |      xor_ln942_fu_395     |    0    |    0    |    2    |
|          |      xor_ln936_fu_458     |    0    |    0    |    2    |
|          |     xor_ln941_2_fu_484    |    0    |    0    |    2    |
|          |     xor_ln941_3_fu_496    |    0    |    0    |    2    |
|    xor   |     xor_ln942_1_fu_508    |    0    |    0    |    2    |
|          |     xor_ln942_4_fu_520    |    0    |    0    |    2    |
|          |     xor_ln1698_fu_566     |    0    |    0    |    2    |
|          |    xor_ln1698_1_fu_576    |    0    |    0    |    2    |
|          |     xor_ln942_2_fu_659    |    0    |    0    |    2    |
|          |     xor_ln936_1_fu_725    |    0    |    0    |    2    |
|          |     xor_ln941_4_fu_751    |    0    |    0    |    2    |
|          |     xor_ln941_5_fu_763    |    0    |    0    |    2    |
|          |     xor_ln942_3_fu_775    |    0    |    0    |    2    |
|          |     xor_ln942_5_fu_787    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      overflow_fu_193      |    0    |    0    |    2    |
|          |     overflow_2_fu_257     |    0    |    0    |    2    |
|          |       carry_1_fu_401      |    0    |    0    |    2    |
|          |      and_ln936_fu_464     |    0    |    0    |    2    |
|          |      and_ln937_fu_478     |    0    |    0    |    2    |
|          |     overflow_3_fu_502     |    0    |    0    |    2    |
|          |      underflow_fu_526     |    0    |    0    |    2    |
|    and   |      and_ln39_fu_571      |    0    |    0    |    2    |
|          |     and_ln39_1_fu_581     |    0    |    0    |    2    |
|          |       carry_3_fu_665      |    0    |    0    |    2    |
|          |     and_ln936_1_fu_731    |    0    |    0    |    2    |
|          |     and_ln937_1_fu_745    |    0    |    0    |    2    |
|          |     overflow_4_fu_769     |    0    |    0    |    2    |
|          |     underflow_1_fu_793    |    0    |    0    |    2    |
|          |       ret_V_5_fu_827      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      or_ln941_fu_490      |    0    |    0    |    2    |
|          |      or_ln942_fu_514      |    0    |    0    |    2    |
|          |      or_ln392_fu_540      |    0    |    0    |    2    |
|    or    |       or_ln39_fu_586      |    0    |    0    |    2    |
|          |     or_ln941_1_fu_757     |    0    |    0    |    2    |
|          |     or_ln942_1_fu_781     |    0    |    0    |    2    |
|          |     or_ln392_1_fu_807     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_833        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  submul  |         grp_fu_846        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    e2_y_read_read_fu_80   |    0    |    0    |    0    |
|          |    e1_y_read_read_fu_86   |    0    |    0    |    0    |
|   read   |    p_y_read_read_fu_92    |    0    |    0    |    0    |
|          |    e2_x_read_read_fu_98   |    0    |    0    |    0    |
|          |   e1_x_read_read_fu_104   |    0    |    0    |    0    |
|          |    p_x_read_read_fu_110   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln859_fu_153     |    0    |    0    |    0    |
|          |     sext_ln1394_fu_157    |    0    |    0    |    0    |
|          |    sext_ln1394_1_fu_221   |    0    |    0    |    0    |
|          |      sext_ln29_fu_335     |    0    |    0    |    0    |
|   sext   |     sext_ln1317_fu_340    |    0    |    0    |    0    |
|          |     sext_ln1319_fu_343    |    0    |    0    |    0    |
|          |    sext_ln859_1_fu_554    |    0    |    0    |    0    |
|          |    sext_ln859_2_fu_558    |    0    |    0    |    0    |
|          |    sext_ln1317_1_fu_562   |    0    |    0    |    0    |
|          |     sext_ln1393_fu_599    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     p_Result_8_fu_167     |    0    |    0    |    0    |
|          |     p_Result_9_fu_179     |    0    |    0    |    0    |
|          |     p_Result_10_fu_231    |    0    |    0    |    0    |
|          |     p_Result_11_fu_243    |    0    |    0    |    0    |
|          |     p_Result_s_fu_295     |    0    |    0    |    0    |
|          |     p_Result_12_fu_347    |    0    |    0    |    0    |
|          |     p_Result_13_fu_363    |    0    |    0    |    0    |
| bitselect|         tmp_fu_370        |    0    |    0    |    0    |
|          |     p_Result_14_fu_387    |    0    |    0    |    0    |
|          |        tmp_5_fu_451       |    0    |    0    |    0    |
|          |     p_Result_15_fu_608    |    0    |    0    |    0    |
|          |     p_Result_16_fu_626    |    0    |    0    |    0    |
|          |       tmp_10_fu_634       |    0    |    0    |    0    |
|          |     p_Result_17_fu_651    |    0    |    0    |    0    |
|          |       tmp_12_fu_717       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      p_Val2_4_fu_175      |    0    |    0    |    0    |
|   trunc  |      p_Val2_6_fu_239      |    0    |    0    |    0    |
|          |    trunc_ln1049_fu_303    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        ret_V_fu_285       |    0    |    0    |    0    |
|          |      p_Val2_8_fu_354      |    0    |    0    |    0    |
|          |        tmp_s_fu_407       |    0    |    0    |    0    |
|partselect|        tmp_1_fu_422       |    0    |    0    |    0    |
|          |       ix_V_3_fu_616       |    0    |    0    |    0    |
|          |        tmp_8_fu_671       |    0    |    0    |    0    |
|          |        tmp_9_fu_687       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |     zext_ln423_fu_377     |    0    |    0    |    0    |
|          |    zext_ln423_1_fu_641    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        lhs_V_fu_592       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   547   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       a_V_reg_876      |   18   |
|div_table_V_addr_reg_881|   10   |
|    e1_x_read_reg_896   |   18   |
|  icmp_ln1695_1_reg_866 |    1   |
|   icmp_ln1695_reg_861  |    1   |
|  icmp_ln1698_1_reg_871 |    1   |
|   icmp_ln1698_reg_856  |    1   |
|  sext_ln1317_1_reg_901 |   37   |
|   sext_ln1317_reg_886  |   36   |
|   sext_ln1319_reg_891  |   36   |
+------------------------+--------+
|          Total         |   159  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_833    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_833    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_846    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   547  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   159  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   159  |   583  |
+-----------+--------+--------+--------+--------+
