// Seed: 4274688666
module module_0 (
    output wire id_0,
    output wor id_1,
    output supply1 id_2,
    output wand id_3,
    output wand id_4,
    input tri id_5,
    input wand id_6,
    input wand id_7,
    input tri0 id_8,
    output tri0 id_9,
    input uwire id_10,
    output wire id_11
);
  always @(posedge 1'h0 or negedge id_5 & id_10) disable id_13;
  wire id_14;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    input  wand id_2,
    input  wor  id_3
);
  tri0 id_5;
  module_0(
      id_0, id_0, id_0, id_0, id_0, id_1, id_2, id_1, id_3, id_0, id_2, id_0
  );
  assign id_5 = 1;
  initial id_5 = 1;
endmodule
