// Seed: 3691337439
module module_0 #(
    parameter id_1 = 32'd61
);
  parameter id_1 = 1;
  integer id_2;
  ;
  assign id_2 = -1;
  wire [1 : {  id_1  -  1  {  -1  }  }  ==  id_1  -  (  -1  )] id_3;
  wire id_4;
  assign id_2 = $unsigned(id_1);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  nor primCall (id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8);
  input wire id_4;
  input wire id_3;
  inout tri0 id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_6;
  ;
  logic id_7;
  ;
  logic [1 : -1] id_8;
  assign id_7 = id_2;
  module_0 modCall_1 ();
endmodule
