# Makefile for 'school' executable

# Define the name of the executable
NAME = school

# Compiler to be used
CC = gcc

# Source files
SRC = main.c file1.c file2.c  # Add all your source files here

# Generate object file names from source files
OBJ = $(SRC:.c=.o)

# Default rule
all: $(NAME)

# Build the executable
$(NAME): $(OBJ)
	$(CC) -o $@ $^

# Compile source files into object files
%.o: %.c
	$(CC) -c $<

# Clean up the generated files
clean:
	rm -f $(NAME) $(OBJ)

# By default, 'make' will execute the 'all' rule
.DEFAULT_GOAL := all

