xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
xpm_fifo.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axi4_switch_buffered_axi4_switch_custom_0_0.v,verilog,xil_defaultlib,../../../bd/axi4_switch_buffered/ip/axi4_switch_buffered_axi4_switch_custom_0_0/sim/axi4_switch_buffered_axi4_switch_custom_0_0.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axis_infrastructure_v1_1_vl_rfs.v,verilog,axis_infrastructure_v1_1_0,../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axis_data_fifo_v2_0_vl_rfs.v,verilog,axis_data_fifo_v2_0_7,../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/4852/hdl/axis_data_fifo_v2_0_vl_rfs.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axi4_switch_buffered_axis_data_fifo_0_1.v,verilog,xil_defaultlib,../../../bd/axi4_switch_buffered/ip/axi4_switch_buffered_axis_data_fifo_0_1/sim/axi4_switch_buffered_axis_data_fifo_0_1.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axi4_switch_buffered_axis_data_fifo_0_2.v,verilog,xil_defaultlib,../../../bd/axi4_switch_buffered/ip/axi4_switch_buffered_axis_data_fifo_0_2/sim/axi4_switch_buffered_axis_data_fifo_0_2.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_7,../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axi4_switch_buffered_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/axi4_switch_buffered/ip/axi4_switch_buffered_xlconstant_0_0/sim/axi4_switch_buffered_xlconstant_0_0.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axi4_switch_buffered.v,verilog,xil_defaultlib,../../../bd/axi4_switch_buffered/sim/axi4_switch_buffered.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axi4_switch_buffered_tkeep_byte_to_dword_0_0.v,verilog,xil_defaultlib,../../../bd/axi4_switch_buffered/ip/axi4_switch_buffered_tkeep_byte_to_dword_0_0/sim/axi4_switch_buffered_tkeep_byte_to_dword_0_0.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axi4_switch_buffered_tkeep_byte_to_dword_1_0.v,verilog,xil_defaultlib,../../../bd/axi4_switch_buffered/ip/axi4_switch_buffered_tkeep_byte_to_dword_1_0/sim/axi4_switch_buffered_tkeep_byte_to_dword_1_0.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
