|top4bt_avi
rst_n => rst_n.IN12
clk => clk.IN14
uart_RXD => uart_RXD.IN1
f_echo => f_echo.IN1
b_echo => b_echo.IN1
l_echo => ~NO_FANOUT~
r_echo => ~NO_FANOUT~
f_trig <= trig_driver:u_trig_driver.trig
b_trig <= trig_driver:u_trig_driver.trig
beep <= btCarTop:inst_btCarTop.beep
hex1[0] <= seg_driver:u_seg_driver.hex1
hex1[1] <= seg_driver:u_seg_driver.hex1
hex1[2] <= seg_driver:u_seg_driver.hex1
hex1[3] <= seg_driver:u_seg_driver.hex1
hex1[4] <= seg_driver:u_seg_driver.hex1
hex1[5] <= seg_driver:u_seg_driver.hex1
hex1[6] <= seg_driver:u_seg_driver.hex1
hex2[0] <= seg_driver:u_seg_driver.hex2
hex2[1] <= seg_driver:u_seg_driver.hex2
hex2[2] <= seg_driver:u_seg_driver.hex2
hex2[3] <= seg_driver:u_seg_driver.hex2
hex2[4] <= seg_driver:u_seg_driver.hex2
hex2[5] <= seg_driver:u_seg_driver.hex2
hex2[6] <= seg_driver:u_seg_driver.hex2
hex3[0] <= seg_driver:u_seg_driver.hex3
hex3[1] <= seg_driver:u_seg_driver.hex3
hex3[2] <= seg_driver:u_seg_driver.hex3
hex3[3] <= seg_driver:u_seg_driver.hex3
hex3[4] <= seg_driver:u_seg_driver.hex3
hex3[5] <= seg_driver:u_seg_driver.hex3
hex3[6] <= seg_driver:u_seg_driver.hex3
hex4[0] <= seg_driver:u_seg_driver.hex4
hex4[1] <= seg_driver:u_seg_driver.hex4
hex4[2] <= seg_driver:u_seg_driver.hex4
hex4[3] <= seg_driver:u_seg_driver.hex4
hex4[4] <= seg_driver:u_seg_driver.hex4
hex4[5] <= seg_driver:u_seg_driver.hex4
hex4[6] <= seg_driver:u_seg_driver.hex4
hex5[0] <= seg_driver:u_seg_driver.hex5
hex5[1] <= seg_driver:u_seg_driver.hex5
hex5[2] <= seg_driver:u_seg_driver.hex5
hex5[3] <= seg_driver:u_seg_driver.hex5
hex5[4] <= seg_driver:u_seg_driver.hex5
hex5[5] <= seg_driver:u_seg_driver.hex5
hex5[6] <= seg_driver:u_seg_driver.hex5
hex6[0] <= seg_driver:u_seg_driver.hex6
hex6[1] <= seg_driver:u_seg_driver.hex6
hex6[2] <= seg_driver:u_seg_driver.hex6
hex6[3] <= seg_driver:u_seg_driver.hex6
hex6[4] <= seg_driver:u_seg_driver.hex6
hex6[5] <= seg_driver:u_seg_driver.hex6
hex6[6] <= seg_driver:u_seg_driver.hex6
hex7[0] <= seg_driver:u_seg_driver.hex7
hex7[1] <= seg_driver:u_seg_driver.hex7
hex7[2] <= seg_driver:u_seg_driver.hex7
hex7[3] <= seg_driver:u_seg_driver.hex7
hex7[4] <= seg_driver:u_seg_driver.hex7
hex7[5] <= seg_driver:u_seg_driver.hex7
hex7[6] <= seg_driver:u_seg_driver.hex7
hex8[0] <= seg_driver:u_seg_driver.hex8
hex8[1] <= seg_driver:u_seg_driver.hex8
hex8[2] <= seg_driver:u_seg_driver.hex8
hex8[3] <= seg_driver:u_seg_driver.hex8
hex8[4] <= seg_driver:u_seg_driver.hex8
hex8[5] <= seg_driver:u_seg_driver.hex8
hex8[6] <= seg_driver:u_seg_driver.hex8
uart_TXD_BT <= btCarTop:inst_btCarTop.uart_TXD
uart_tx <= uart_const_baud_tx:UART_TX0.tx
pwm[0] <= btCarTop:inst_btCarTop.pwm
pwm[1] <= btCarTop:inst_btCarTop.pwm
pwm[2] <= btCarTop:inst_btCarTop.pwm
pwm[3] <= btCarTop:inst_btCarTop.pwm
pwm[4] <= btCarTop:inst_btCarTop.pwm
pwm[5] <= btCarTop:inst_btCarTop.pwm
pwm[6] <= btCarTop:inst_btCarTop.pwm
pwm[7] <= btCarTop:inst_btCarTop.pwm


|top4bt_avi|timer:TIMER0
timeout <= timeout~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => cnt_value[0].CLK
clk => cnt_value[1].CLK
clk => cnt_value[2].CLK
clk => cnt_value[3].CLK
clk => cnt_value[4].CLK
clk => cnt_value[5].CLK
clk => cnt_value[6].CLK
clk => cnt_value[7].CLK
clk => cnt_value[8].CLK
clk => cnt_value[9].CLK
clk => cnt_value[10].CLK
clk => cnt_value[11].CLK
clk => cnt_value[12].CLK
clk => cnt_value[13].CLK
clk => cnt_value[14].CLK
clk => cnt_value[15].CLK
clk => cnt_value[16].CLK
clk => cnt_value[17].CLK
clk => cnt_value[18].CLK
clk => cnt_value[19].CLK
clk => cnt_value[20].CLK
clk => cnt_value[21].CLK
clk => cnt_value[22].CLK
clk => cnt_value[23].CLK
clk => cnt_value[24].CLK
clk => cnt_value[25].CLK
clk => timeout~reg0.CLK
rst => cnt_value[0].ACLR
rst => cnt_value[1].ACLR
rst => cnt_value[2].ACLR
rst => cnt_value[3].ACLR
rst => cnt_value[4].ACLR
rst => cnt_value[5].ACLR
rst => cnt_value[6].ACLR
rst => cnt_value[7].ACLR
rst => cnt_value[8].ACLR
rst => cnt_value[9].ACLR
rst => cnt_value[10].ACLR
rst => cnt_value[11].ACLR
rst => cnt_value[12].ACLR
rst => cnt_value[13].ACLR
rst => cnt_value[14].ACLR
rst => cnt_value[15].ACLR
rst => cnt_value[16].ACLR
rst => cnt_value[17].ACLR
rst => cnt_value[18].ACLR
rst => cnt_value[19].ACLR
rst => cnt_value[20].ACLR
rst => cnt_value[21].ACLR
rst => cnt_value[22].ACLR
rst => cnt_value[23].ACLR
rst => cnt_value[24].ACLR
rst => cnt_value[25].ACLR
rst => timeout~reg0.ACLR


|top4bt_avi|clk_div:u_clk_div
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
rstn => cnt[0].ACLR
rstn => cnt[1].ACLR
rstn => cnt[2].ACLR
rstn => cnt[3].ACLR
rstn => cnt[4].ACLR
rstn => cnt[5].ACLR
clk_us <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|trig_driver:u_trig_driver
clk_us => cnt[0].CLK
clk_us => cnt[1].CLK
clk_us => cnt[2].CLK
clk_us => cnt[3].CLK
clk_us => cnt[4].CLK
clk_us => cnt[5].CLK
clk_us => cnt[6].CLK
clk_us => cnt[7].CLK
clk_us => cnt[8].CLK
clk_us => cnt[9].CLK
clk_us => cnt[10].CLK
clk_us => cnt[11].CLK
clk_us => cnt[12].CLK
clk_us => cnt[13].CLK
clk_us => cnt[14].CLK
clk_us => cnt[15].CLK
clk_us => cnt[16].CLK
clk_us => cnt[17].CLK
clk_us => cnt[18].CLK
rstn => cnt[0].ACLR
rstn => cnt[1].ACLR
rstn => cnt[2].ACLR
rstn => cnt[3].ACLR
rstn => cnt[4].ACLR
rstn => cnt[5].ACLR
rstn => cnt[6].ACLR
rstn => cnt[7].ACLR
rstn => cnt[8].ACLR
rstn => cnt[9].ACLR
rstn => cnt[10].ACLR
rstn => cnt[11].ACLR
rstn => cnt[12].ACLR
rstn => cnt[13].ACLR
rstn => cnt[14].ACLR
rstn => cnt[15].ACLR
rstn => cnt[16].ACLR
rstn => cnt[17].ACLR
rstn => cnt[18].ACLR
trig <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|echo_driver:f_echo_driver
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => data_r[8].CLK
clk => data_r[9].CLK
clk => data_r[10].CLK
clk => data_r[11].CLK
clk => data_r[12].CLK
clk => data_r[13].CLK
clk => data_r[14].CLK
clk => data_r[15].CLK
clk => data_r[16].CLK
clk => data_r[17].CLK
clk => data_r[18].CLK
clk => r2_echo.CLK
clk => r1_echo.CLK
clk_us => cnt[0].CLK
clk_us => cnt[1].CLK
clk_us => cnt[2].CLK
clk_us => cnt[3].CLK
clk_us => cnt[4].CLK
clk_us => cnt[5].CLK
clk_us => cnt[6].CLK
clk_us => cnt[7].CLK
clk_us => cnt[8].CLK
clk_us => cnt[9].CLK
clk_us => cnt[10].CLK
clk_us => cnt[11].CLK
clk_us => cnt[12].CLK
clk_us => cnt[13].CLK
clk_us => cnt[14].CLK
clk_us => cnt[15].CLK
rstn => data_r[1].PRESET
rstn => data_r[2].ACLR
rstn => data_r[3].ACLR
rstn => data_r[4].ACLR
rstn => data_r[5].ACLR
rstn => data_r[6].ACLR
rstn => data_r[7].ACLR
rstn => data_r[8].ACLR
rstn => data_r[9].ACLR
rstn => data_r[10].ACLR
rstn => data_r[11].ACLR
rstn => data_r[12].ACLR
rstn => data_r[13].ACLR
rstn => data_r[14].ACLR
rstn => data_r[15].ACLR
rstn => data_r[16].ACLR
rstn => data_r[17].ACLR
rstn => data_r[18].ACLR
rstn => r2_echo.ACLR
rstn => r1_echo.ACLR
rstn => cnt[0].ACLR
rstn => cnt[1].ACLR
rstn => cnt[2].ACLR
rstn => cnt[3].ACLR
rstn => cnt[4].ACLR
rstn => cnt[5].ACLR
rstn => cnt[6].ACLR
rstn => cnt[7].ACLR
rstn => cnt[8].ACLR
rstn => cnt[9].ACLR
rstn => cnt[10].ACLR
rstn => cnt[11].ACLR
rstn => cnt[12].ACLR
rstn => cnt[13].ACLR
rstn => cnt[14].ACLR
rstn => cnt[15].ACLR
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => r1_echo.DATAIN
data_o[0] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[8].DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_r[9].DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_r[10].DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_r[11].DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_r[12].DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_r[13].DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_r[14].DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_r[15].DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_r[16].DB_MAX_OUTPUT_PORT_TYPE
data_o[16] <= data_r[17].DB_MAX_OUTPUT_PORT_TYPE
data_o[17] <= data_r[18].DB_MAX_OUTPUT_PORT_TYPE
data_o[18] <= <GND>


|top4bt_avi|echo_driver:b_echo_driver
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => data_r[8].CLK
clk => data_r[9].CLK
clk => data_r[10].CLK
clk => data_r[11].CLK
clk => data_r[12].CLK
clk => data_r[13].CLK
clk => data_r[14].CLK
clk => data_r[15].CLK
clk => data_r[16].CLK
clk => data_r[17].CLK
clk => data_r[18].CLK
clk => r2_echo.CLK
clk => r1_echo.CLK
clk_us => cnt[0].CLK
clk_us => cnt[1].CLK
clk_us => cnt[2].CLK
clk_us => cnt[3].CLK
clk_us => cnt[4].CLK
clk_us => cnt[5].CLK
clk_us => cnt[6].CLK
clk_us => cnt[7].CLK
clk_us => cnt[8].CLK
clk_us => cnt[9].CLK
clk_us => cnt[10].CLK
clk_us => cnt[11].CLK
clk_us => cnt[12].CLK
clk_us => cnt[13].CLK
clk_us => cnt[14].CLK
clk_us => cnt[15].CLK
rstn => data_r[1].PRESET
rstn => data_r[2].ACLR
rstn => data_r[3].ACLR
rstn => data_r[4].ACLR
rstn => data_r[5].ACLR
rstn => data_r[6].ACLR
rstn => data_r[7].ACLR
rstn => data_r[8].ACLR
rstn => data_r[9].ACLR
rstn => data_r[10].ACLR
rstn => data_r[11].ACLR
rstn => data_r[12].ACLR
rstn => data_r[13].ACLR
rstn => data_r[14].ACLR
rstn => data_r[15].ACLR
rstn => data_r[16].ACLR
rstn => data_r[17].ACLR
rstn => data_r[18].ACLR
rstn => r2_echo.ACLR
rstn => r1_echo.ACLR
rstn => cnt[0].ACLR
rstn => cnt[1].ACLR
rstn => cnt[2].ACLR
rstn => cnt[3].ACLR
rstn => cnt[4].ACLR
rstn => cnt[5].ACLR
rstn => cnt[6].ACLR
rstn => cnt[7].ACLR
rstn => cnt[8].ACLR
rstn => cnt[9].ACLR
rstn => cnt[10].ACLR
rstn => cnt[11].ACLR
rstn => cnt[12].ACLR
rstn => cnt[13].ACLR
rstn => cnt[14].ACLR
rstn => cnt[15].ACLR
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => cnt.OUTPUTSELECT
echo => r1_echo.DATAIN
data_o[0] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[8].DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_r[9].DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_r[10].DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_r[11].DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_r[12].DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_r[13].DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_r[14].DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_r[15].DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_r[16].DB_MAX_OUTPUT_PORT_TYPE
data_o[16] <= data_r[17].DB_MAX_OUTPUT_PORT_TYPE
data_o[17] <= data_r[18].DB_MAX_OUTPUT_PORT_TYPE
data_o[18] <= <GND>


|top4bt_avi|kalman_filter:f_kalman_filter
rst_n => LastOut[0].ACLR
rst_n => LastOut[1].ACLR
rst_n => LastOut[2].ACLR
rst_n => LastOut[3].ACLR
rst_n => LastOut[4].ACLR
rst_n => LastOut[5].ACLR
rst_n => LastOut[6].ACLR
rst_n => LastOut[7].ACLR
rst_n => LastOut[8].ACLR
rst_n => LastOut[9].ACLR
rst_n => LastOut[10].ACLR
rst_n => LastOut[11].ACLR
rst_n => LastOut[12].ACLR
rst_n => LastOut[13].ACLR
rst_n => LastOut[14].ACLR
rst_n => LastOut[15].ACLR
rst_n => LastOut[16].ACLR
rst_n => LastOut[17].ACLR
rst_n => LastOut[18].ACLR
rst_n => LastP[0].ACLR
rst_n => LastP[1].ACLR
rst_n => LastP[2].ACLR
rst_n => LastP[3].ACLR
rst_n => LastP[4].ACLR
rst_n => LastP[5].ACLR
rst_n => LastP[6].ACLR
rst_n => LastP[7].ACLR
rst_n => LastP[8].ACLR
rst_n => LastP[9].ACLR
rst_n => LastP[10].ACLR
rst_n => LastP[11].ACLR
rst_n => LastP[12].ACLR
rst_n => LastP[13].ACLR
rst_n => LastP[14].ACLR
rst_n => LastP[15].ACLR
rst_n => LastP[16].ACLR
rst_n => LastP[17].ACLR
rst_n => LastP[18].ACLR
rst_n => data_out[0]~reg0.ENA
rst_n => data_out[18]~reg0.ENA
rst_n => data_out[17]~reg0.ENA
rst_n => data_out[16]~reg0.ENA
rst_n => data_out[15]~reg0.ENA
rst_n => data_out[14]~reg0.ENA
rst_n => data_out[13]~reg0.ENA
rst_n => data_out[12]~reg0.ENA
rst_n => data_out[11]~reg0.ENA
rst_n => data_out[10]~reg0.ENA
rst_n => data_out[9]~reg0.ENA
rst_n => data_out[8]~reg0.ENA
rst_n => data_out[7]~reg0.ENA
rst_n => data_out[6]~reg0.ENA
rst_n => data_out[5]~reg0.ENA
rst_n => data_out[4]~reg0.ENA
rst_n => data_out[3]~reg0.ENA
rst_n => data_out[2]~reg0.ENA
rst_n => data_out[1]~reg0.ENA
data_in[0] => LessThan0.IN19
data_in[0] => Add2.IN38
data_in[0] => Add4.IN19
data_in[1] => LessThan0.IN18
data_in[1] => Add2.IN37
data_in[1] => Add4.IN18
data_in[2] => LessThan0.IN17
data_in[2] => Add2.IN36
data_in[2] => Add4.IN17
data_in[3] => LessThan0.IN16
data_in[3] => Add2.IN35
data_in[3] => Add4.IN16
data_in[4] => LessThan0.IN15
data_in[4] => Add2.IN34
data_in[4] => Add4.IN15
data_in[5] => LessThan0.IN14
data_in[5] => Add2.IN33
data_in[5] => Add4.IN14
data_in[6] => LessThan0.IN13
data_in[6] => Add2.IN32
data_in[6] => Add4.IN13
data_in[7] => LessThan0.IN12
data_in[7] => Add2.IN31
data_in[7] => Add4.IN12
data_in[8] => LessThan0.IN11
data_in[8] => Add2.IN30
data_in[8] => Add4.IN11
data_in[9] => LessThan0.IN10
data_in[9] => Add2.IN29
data_in[9] => Add4.IN10
data_in[10] => LessThan0.IN9
data_in[10] => Add2.IN28
data_in[10] => Add4.IN9
data_in[11] => LessThan0.IN8
data_in[11] => Add2.IN27
data_in[11] => Add4.IN8
data_in[12] => LessThan0.IN7
data_in[12] => Add2.IN26
data_in[12] => Add4.IN7
data_in[13] => LessThan0.IN6
data_in[13] => Add2.IN25
data_in[13] => Add4.IN6
data_in[14] => LessThan0.IN5
data_in[14] => Add2.IN24
data_in[14] => Add4.IN5
data_in[15] => LessThan0.IN4
data_in[15] => Add2.IN23
data_in[15] => Add4.IN4
data_in[16] => LessThan0.IN3
data_in[16] => Add2.IN22
data_in[16] => Add4.IN3
data_in[17] => LessThan0.IN2
data_in[17] => Add2.IN21
data_in[17] => Add4.IN2
data_in[18] => LessThan0.IN1
data_in[18] => Add2.IN20
data_in[18] => Add4.IN1
en => data_out[0]~reg0.CLK
en => data_out[1]~reg0.CLK
en => data_out[2]~reg0.CLK
en => data_out[3]~reg0.CLK
en => data_out[4]~reg0.CLK
en => data_out[5]~reg0.CLK
en => data_out[6]~reg0.CLK
en => data_out[7]~reg0.CLK
en => data_out[8]~reg0.CLK
en => data_out[9]~reg0.CLK
en => data_out[10]~reg0.CLK
en => data_out[11]~reg0.CLK
en => data_out[12]~reg0.CLK
en => data_out[13]~reg0.CLK
en => data_out[14]~reg0.CLK
en => data_out[15]~reg0.CLK
en => data_out[16]~reg0.CLK
en => data_out[17]~reg0.CLK
en => data_out[18]~reg0.CLK
en => LastOut[0].CLK
en => LastOut[1].CLK
en => LastOut[2].CLK
en => LastOut[3].CLK
en => LastOut[4].CLK
en => LastOut[5].CLK
en => LastOut[6].CLK
en => LastOut[7].CLK
en => LastOut[8].CLK
en => LastOut[9].CLK
en => LastOut[10].CLK
en => LastOut[11].CLK
en => LastOut[12].CLK
en => LastOut[13].CLK
en => LastOut[14].CLK
en => LastOut[15].CLK
en => LastOut[16].CLK
en => LastOut[17].CLK
en => LastOut[18].CLK
en => LastP[0].CLK
en => LastP[1].CLK
en => LastP[2].CLK
en => LastP[3].CLK
en => LastP[4].CLK
en => LastP[5].CLK
en => LastP[6].CLK
en => LastP[7].CLK
en => LastP[8].CLK
en => LastP[9].CLK
en => LastP[10].CLK
en => LastP[11].CLK
en => LastP[12].CLK
en => LastP[13].CLK
en => LastP[14].CLK
en => LastP[15].CLK
en => LastP[16].CLK
en => LastP[17].CLK
en => LastP[18].CLK
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|kalman_filter:b_kalman_filter
rst_n => LastOut[0].ACLR
rst_n => LastOut[1].ACLR
rst_n => LastOut[2].ACLR
rst_n => LastOut[3].ACLR
rst_n => LastOut[4].ACLR
rst_n => LastOut[5].ACLR
rst_n => LastOut[6].ACLR
rst_n => LastOut[7].ACLR
rst_n => LastOut[8].ACLR
rst_n => LastOut[9].ACLR
rst_n => LastOut[10].ACLR
rst_n => LastOut[11].ACLR
rst_n => LastOut[12].ACLR
rst_n => LastOut[13].ACLR
rst_n => LastOut[14].ACLR
rst_n => LastOut[15].ACLR
rst_n => LastOut[16].ACLR
rst_n => LastOut[17].ACLR
rst_n => LastOut[18].ACLR
rst_n => LastP[0].ACLR
rst_n => LastP[1].ACLR
rst_n => LastP[2].ACLR
rst_n => LastP[3].ACLR
rst_n => LastP[4].ACLR
rst_n => LastP[5].ACLR
rst_n => LastP[6].ACLR
rst_n => LastP[7].ACLR
rst_n => LastP[8].ACLR
rst_n => LastP[9].ACLR
rst_n => LastP[10].ACLR
rst_n => LastP[11].ACLR
rst_n => LastP[12].ACLR
rst_n => LastP[13].ACLR
rst_n => LastP[14].ACLR
rst_n => LastP[15].ACLR
rst_n => LastP[16].ACLR
rst_n => LastP[17].ACLR
rst_n => LastP[18].ACLR
rst_n => data_out[0]~reg0.ENA
rst_n => data_out[18]~reg0.ENA
rst_n => data_out[17]~reg0.ENA
rst_n => data_out[16]~reg0.ENA
rst_n => data_out[15]~reg0.ENA
rst_n => data_out[14]~reg0.ENA
rst_n => data_out[13]~reg0.ENA
rst_n => data_out[12]~reg0.ENA
rst_n => data_out[11]~reg0.ENA
rst_n => data_out[10]~reg0.ENA
rst_n => data_out[9]~reg0.ENA
rst_n => data_out[8]~reg0.ENA
rst_n => data_out[7]~reg0.ENA
rst_n => data_out[6]~reg0.ENA
rst_n => data_out[5]~reg0.ENA
rst_n => data_out[4]~reg0.ENA
rst_n => data_out[3]~reg0.ENA
rst_n => data_out[2]~reg0.ENA
rst_n => data_out[1]~reg0.ENA
data_in[0] => LessThan0.IN19
data_in[0] => Add2.IN38
data_in[0] => Add4.IN19
data_in[1] => LessThan0.IN18
data_in[1] => Add2.IN37
data_in[1] => Add4.IN18
data_in[2] => LessThan0.IN17
data_in[2] => Add2.IN36
data_in[2] => Add4.IN17
data_in[3] => LessThan0.IN16
data_in[3] => Add2.IN35
data_in[3] => Add4.IN16
data_in[4] => LessThan0.IN15
data_in[4] => Add2.IN34
data_in[4] => Add4.IN15
data_in[5] => LessThan0.IN14
data_in[5] => Add2.IN33
data_in[5] => Add4.IN14
data_in[6] => LessThan0.IN13
data_in[6] => Add2.IN32
data_in[6] => Add4.IN13
data_in[7] => LessThan0.IN12
data_in[7] => Add2.IN31
data_in[7] => Add4.IN12
data_in[8] => LessThan0.IN11
data_in[8] => Add2.IN30
data_in[8] => Add4.IN11
data_in[9] => LessThan0.IN10
data_in[9] => Add2.IN29
data_in[9] => Add4.IN10
data_in[10] => LessThan0.IN9
data_in[10] => Add2.IN28
data_in[10] => Add4.IN9
data_in[11] => LessThan0.IN8
data_in[11] => Add2.IN27
data_in[11] => Add4.IN8
data_in[12] => LessThan0.IN7
data_in[12] => Add2.IN26
data_in[12] => Add4.IN7
data_in[13] => LessThan0.IN6
data_in[13] => Add2.IN25
data_in[13] => Add4.IN6
data_in[14] => LessThan0.IN5
data_in[14] => Add2.IN24
data_in[14] => Add4.IN5
data_in[15] => LessThan0.IN4
data_in[15] => Add2.IN23
data_in[15] => Add4.IN4
data_in[16] => LessThan0.IN3
data_in[16] => Add2.IN22
data_in[16] => Add4.IN3
data_in[17] => LessThan0.IN2
data_in[17] => Add2.IN21
data_in[17] => Add4.IN2
data_in[18] => LessThan0.IN1
data_in[18] => Add2.IN20
data_in[18] => Add4.IN1
en => data_out[0]~reg0.CLK
en => data_out[1]~reg0.CLK
en => data_out[2]~reg0.CLK
en => data_out[3]~reg0.CLK
en => data_out[4]~reg0.CLK
en => data_out[5]~reg0.CLK
en => data_out[6]~reg0.CLK
en => data_out[7]~reg0.CLK
en => data_out[8]~reg0.CLK
en => data_out[9]~reg0.CLK
en => data_out[10]~reg0.CLK
en => data_out[11]~reg0.CLK
en => data_out[12]~reg0.CLK
en => data_out[13]~reg0.CLK
en => data_out[14]~reg0.CLK
en => data_out[15]~reg0.CLK
en => data_out[16]~reg0.CLK
en => data_out[17]~reg0.CLK
en => data_out[18]~reg0.CLK
en => LastOut[0].CLK
en => LastOut[1].CLK
en => LastOut[2].CLK
en => LastOut[3].CLK
en => LastOut[4].CLK
en => LastOut[5].CLK
en => LastOut[6].CLK
en => LastOut[7].CLK
en => LastOut[8].CLK
en => LastOut[9].CLK
en => LastOut[10].CLK
en => LastOut[11].CLK
en => LastOut[12].CLK
en => LastOut[13].CLK
en => LastOut[14].CLK
en => LastOut[15].CLK
en => LastOut[16].CLK
en => LastOut[17].CLK
en => LastOut[18].CLK
en => LastP[0].CLK
en => LastP[1].CLK
en => LastP[2].CLK
en => LastP[3].CLK
en => LastP[4].CLK
en => LastP[5].CLK
en => LastP[6].CLK
en => LastP[7].CLK
en => LastP[8].CLK
en => LastP[9].CLK
en => LastP[10].CLK
en => LastP[11].CLK
en => LastP[12].CLK
en => LastP[13].CLK
en => LastP[14].CLK
en => LastP[15].CLK
en => LastP[16].CLK
en => LastP[17].CLK
en => LastP[18].CLK
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop
rst_n => rst_n.IN16
clk => clk.IN9
uart_RXD => uart_RXD.IN1
distance_data_f[0] => distance_data_f[0].IN1
distance_data_f[1] => distance_data_f[1].IN1
distance_data_f[2] => distance_data_f[2].IN1
distance_data_f[3] => distance_data_f[3].IN1
distance_data_f[4] => distance_data_f[4].IN1
distance_data_f[5] => distance_data_f[5].IN1
distance_data_f[6] => distance_data_f[6].IN1
distance_data_f[7] => distance_data_f[7].IN1
distance_data_f[8] => distance_data_f[8].IN1
distance_data_f[9] => distance_data_f[9].IN1
distance_data_f[10] => distance_data_f[10].IN1
distance_data_f[11] => distance_data_f[11].IN1
distance_data_f[12] => distance_data_f[12].IN1
distance_data_b[0] => distance_data_b[0].IN1
distance_data_b[1] => distance_data_b[1].IN1
distance_data_b[2] => distance_data_b[2].IN1
distance_data_b[3] => distance_data_b[3].IN1
distance_data_b[4] => distance_data_b[4].IN1
distance_data_b[5] => distance_data_b[5].IN1
distance_data_b[6] => distance_data_b[6].IN1
distance_data_b[7] => distance_data_b[7].IN1
distance_data_b[8] => distance_data_b[8].IN1
distance_data_b[9] => distance_data_b[9].IN1
distance_data_b[10] => distance_data_b[10].IN1
distance_data_b[11] => distance_data_b[11].IN1
distance_data_b[12] => distance_data_b[12].IN1
distance_data_l[0] => distance_data_l[0].IN1
distance_data_l[1] => distance_data_l[1].IN1
distance_data_l[2] => distance_data_l[2].IN1
distance_data_l[3] => distance_data_l[3].IN1
distance_data_l[4] => distance_data_l[4].IN1
distance_data_l[5] => distance_data_l[5].IN1
distance_data_l[6] => distance_data_l[6].IN1
distance_data_l[7] => distance_data_l[7].IN1
distance_data_l[8] => distance_data_l[8].IN1
distance_data_l[9] => distance_data_l[9].IN1
distance_data_l[10] => distance_data_l[10].IN1
distance_data_l[11] => distance_data_l[11].IN1
distance_data_l[12] => distance_data_l[12].IN1
distance_data_r[0] => distance_data_r[0].IN1
distance_data_r[1] => distance_data_r[1].IN1
distance_data_r[2] => distance_data_r[2].IN1
distance_data_r[3] => distance_data_r[3].IN1
distance_data_r[4] => distance_data_r[4].IN1
distance_data_r[5] => distance_data_r[5].IN1
distance_data_r[6] => distance_data_r[6].IN1
distance_data_r[7] => distance_data_r[7].IN1
distance_data_r[8] => distance_data_r[8].IN1
distance_data_r[9] => distance_data_r[9].IN1
distance_data_r[10] => distance_data_r[10].IN1
distance_data_r[11] => distance_data_r[11].IN1
distance_data_r[12] => distance_data_r[12].IN1
uart_TXD <= uart_tx:inst_uart_tx.dout
beep <= beep.DB_MAX_OUTPUT_PORT_TYPE
pwm[0] <= pwmCtrl:left_front_wheel_1_pwm.pwm_out
pwm[1] <= pwmCtrl:left_front_wheel_2_pwm.pwm_out
pwm[2] <= pwmCtrl:left_behind_wheel_1_pwm.pwm_out
pwm[3] <= pwmCtrl:left_behind_wheel_2_pwm.pwm_out
pwm[4] <= pwmCtrl:right_front_wheel_1_pwm.pwm_out
pwm[5] <= pwmCtrl:right_front_wheel_2_pwm.pwm_out
pwm[6] <= pwmCtrl:right_behind_wheel_1_pwm.pwm_out
pwm[7] <= pwmCtrl:right_behind_wheel_2_pwm.pwm_out


|top4bt_avi|btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt
clk => turning_speed[0].CLK
clk => turning_speed[1].CLK
clk => turning_speed[2].CLK
clk => turning_speed[3].CLK
clk => turning_speed[4].CLK
clk => turning_speed[5].CLK
clk => turning_speed[6].CLK
clk => move[0].CLK
clk => move[1].CLK
clk => move[2].CLK
clk => move[3].CLK
clk => base_speed[0].CLK
clk => base_speed[1].CLK
clk => base_speed[2].CLK
clk => base_speed[3].CLK
clk => base_speed[4].CLK
clk => base_speed[5].CLK
clk => base_speed[6].CLK
clk => car_speed[0].CLK
clk => car_speed[1].CLK
clk => car_speed[2].CLK
clk => car_speed[3].CLK
clk => car_speed[4].CLK
clk => car_speed[5].CLK
clk => car_speed[6].CLK
clk => car_speed[7].CLK
clk => car_speed[8].CLK
clk => car_speed[9].CLK
clk => car_speed[10].CLK
clk => car_speed[11].CLK
clk => car_speed[12].CLK
clk => car_speed[13].CLK
clk => car_speed[14].CLK
clk => car_speed[15].CLK
clk => state_c~1.DATAIN
rst_n => car_speed[0].ACLR
rst_n => car_speed[1].ACLR
rst_n => car_speed[2].ACLR
rst_n => car_speed[3].ACLR
rst_n => car_speed[4].ACLR
rst_n => car_speed[5].ACLR
rst_n => car_speed[6].ACLR
rst_n => car_speed[7].ACLR
rst_n => car_speed[8].ACLR
rst_n => car_speed[9].ACLR
rst_n => car_speed[10].ACLR
rst_n => car_speed[11].ACLR
rst_n => car_speed[12].ACLR
rst_n => car_speed[13].ACLR
rst_n => car_speed[14].ACLR
rst_n => car_speed[15].ACLR
rst_n => turning_speed[0].ACLR
rst_n => turning_speed[1].ACLR
rst_n => turning_speed[2].ACLR
rst_n => turning_speed[3].ACLR
rst_n => turning_speed[4].PRESET
rst_n => turning_speed[5].ACLR
rst_n => turning_speed[6].PRESET
rst_n => move[0].ACLR
rst_n => move[1].ACLR
rst_n => move[2].ACLR
rst_n => move[3].ACLR
rst_n => base_speed[0].ACLR
rst_n => base_speed[1].ACLR
rst_n => base_speed[2].ACLR
rst_n => base_speed[3].PRESET
rst_n => base_speed[4].ACLR
rst_n => base_speed[5].PRESET
rst_n => base_speed[6].ACLR
rst_n => state_c~3.DATAIN
bt_command[0] => base_speed[0].DATAIN
bt_command[0] => move[0].DATAIN
bt_command[0] => turning_speed[1].DATAIN
bt_command[1] => base_speed[1].DATAIN
bt_command[1] => move[1].DATAIN
bt_command[1] => turning_speed[2].DATAIN
bt_command[2] => base_speed[2].DATAIN
bt_command[2] => move[2].DATAIN
bt_command[2] => turning_speed[3].DATAIN
bt_command[3] => base_speed[3].DATAIN
bt_command[3] => move[3].DATAIN
bt_command[3] => turning_speed[4].DATAIN
bt_command[4] => base_speed[4].DATAIN
bt_command[4] => turning_speed[5].DATAIN
bt_command[5] => base_speed[5].DATAIN
bt_command[5] => turning_speed[6].DATAIN
bt_command[6] => turning_speed[0].ENA
bt_command[6] => base_speed[6].ENA
bt_command[6] => base_speed[5].ENA
bt_command[6] => base_speed[4].ENA
bt_command[6] => base_speed[3].ENA
bt_command[6] => base_speed[2].ENA
bt_command[6] => base_speed[1].ENA
bt_command[6] => base_speed[0].ENA
bt_command[6] => move[3].ENA
bt_command[6] => move[2].ENA
bt_command[6] => move[1].ENA
bt_command[6] => move[0].ENA
bt_command[6] => turning_speed[6].ENA
bt_command[6] => turning_speed[5].ENA
bt_command[6] => turning_speed[4].ENA
bt_command[6] => turning_speed[3].ENA
bt_command[6] => turning_speed[2].ENA
bt_command[6] => turning_speed[1].ENA
state_ctrl[0] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
state_ctrl[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
state_ctrl[2] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
state_ctrl[3] <= state_ctrl[3].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[0] <= car_speed[0].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[1] <= car_speed[1].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[2] <= car_speed[2].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[3] <= car_speed[3].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[4] <= car_speed[4].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[5] <= car_speed[5].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[6] <= car_speed[6].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[7] <= car_speed[7].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[8] <= car_speed[8].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[9] <= car_speed[9].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[10] <= car_speed[10].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[11] <= car_speed[11].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[12] <= car_speed[12].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[13] <= car_speed[13].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[14] <= car_speed[14].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[15] <= car_speed[15].DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|ip_h8:inst_ip_h8
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top4bt_avi|btCarTop:inst_btCarTop|ip_h8:inst_ip_h8|altpll:altpll_component
inclk[0] => ip_h8_altpll:auto_generated.inclk[0]
inclk[1] => ip_h8_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= ip_h8_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top4bt_avi|btCarTop:inst_btCarTop|ip_h8:inst_ip_h8|altpll:altpll_component|ip_h8_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|top4bt_avi|btCarTop:inst_btCarTop|sideWheelSpeedCtrl:left_sideWheelSpeedCtrl
clk => ~NO_FANOUT~
rst_n => ~NO_FANOUT~
side_speed[0] => wheel_speed.DATAB
side_speed[0] => wheel_speed.DATAA
side_speed[0] => wheel_speed.DATAB
side_speed[0] => wheel_speed.DATAA
side_speed[1] => wheel_speed.DATAB
side_speed[1] => wheel_speed.DATAA
side_speed[1] => wheel_speed.DATAB
side_speed[1] => wheel_speed.DATAA
side_speed[2] => wheel_speed.DATAB
side_speed[2] => wheel_speed.DATAA
side_speed[2] => wheel_speed.DATAB
side_speed[2] => wheel_speed.DATAA
side_speed[3] => wheel_speed.DATAB
side_speed[3] => wheel_speed.DATAA
side_speed[3] => wheel_speed.DATAB
side_speed[3] => wheel_speed.DATAA
side_speed[4] => wheel_speed.DATAB
side_speed[4] => wheel_speed.DATAA
side_speed[4] => wheel_speed.DATAB
side_speed[4] => wheel_speed.DATAA
side_speed[5] => wheel_speed.DATAB
side_speed[5] => wheel_speed.DATAA
side_speed[5] => wheel_speed.DATAB
side_speed[5] => wheel_speed.DATAA
side_speed[6] => wheel_speed.DATAB
side_speed[6] => wheel_speed.DATAA
side_speed[6] => wheel_speed.DATAB
side_speed[6] => wheel_speed.DATAA
side_speed[7] => dir_out.DATAIN
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
dir_out <= side_speed[7].DB_MAX_OUTPUT_PORT_TYPE
one_one[0] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_one[1] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_one[2] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_one[3] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_one[4] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_one[5] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_one[6] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_two[0] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_two[1] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_two[2] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_two[3] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_two[4] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_two[5] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_two[6] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_one[0] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_one[1] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_one[2] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_one[3] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_one[4] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_one[5] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_one[6] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_two[0] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_two[1] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_two[2] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_two[3] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_two[4] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_two[5] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_two[6] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|sideWheelSpeedCtrl:right_sideWheelSpeedCtrl
clk => ~NO_FANOUT~
rst_n => ~NO_FANOUT~
side_speed[0] => wheel_speed.DATAB
side_speed[0] => wheel_speed.DATAA
side_speed[0] => wheel_speed.DATAB
side_speed[0] => wheel_speed.DATAA
side_speed[1] => wheel_speed.DATAB
side_speed[1] => wheel_speed.DATAA
side_speed[1] => wheel_speed.DATAB
side_speed[1] => wheel_speed.DATAA
side_speed[2] => wheel_speed.DATAB
side_speed[2] => wheel_speed.DATAA
side_speed[2] => wheel_speed.DATAB
side_speed[2] => wheel_speed.DATAA
side_speed[3] => wheel_speed.DATAB
side_speed[3] => wheel_speed.DATAA
side_speed[3] => wheel_speed.DATAB
side_speed[3] => wheel_speed.DATAA
side_speed[4] => wheel_speed.DATAB
side_speed[4] => wheel_speed.DATAA
side_speed[4] => wheel_speed.DATAB
side_speed[4] => wheel_speed.DATAA
side_speed[5] => wheel_speed.DATAB
side_speed[5] => wheel_speed.DATAA
side_speed[5] => wheel_speed.DATAB
side_speed[5] => wheel_speed.DATAA
side_speed[6] => wheel_speed.DATAB
side_speed[6] => wheel_speed.DATAA
side_speed[6] => wheel_speed.DATAB
side_speed[6] => wheel_speed.DATAA
side_speed[7] => dir_out.DATAIN
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
side_speed[7] => wheel_speed.OUTPUTSELECT
dir_out <= side_speed[7].DB_MAX_OUTPUT_PORT_TYPE
one_one[0] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_one[1] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_one[2] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_one[3] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_one[4] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_one[5] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_one[6] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_two[0] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_two[1] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_two[2] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_two[3] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_two[4] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_two[5] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
one_two[6] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_one[0] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_one[1] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_one[2] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_one[3] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_one[4] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_one[5] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_one[6] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_two[0] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_two[1] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_two[2] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_two[3] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_two[4] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_two[5] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE
two_two[6] <= wheel_speed.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|uart_rx:inst_uart_rx
clk => po_flag~reg0.CLK
clk => po_data[0]~reg0.CLK
clk => po_data[1]~reg0.CLK
clk => po_data[2]~reg0.CLK
clk => po_data[3]~reg0.CLK
clk => po_data[4]~reg0.CLK
clk => po_data[5]~reg0.CLK
clk => po_data[6]~reg0.CLK
clk => po_data[7]~reg0.CLK
clk => rx_flag.CLK
clk => rx_data[0].CLK
clk => rx_data[1].CLK
clk => rx_data[2].CLK
clk => rx_data[3].CLK
clk => rx_data[4].CLK
clk => rx_data[5].CLK
clk => rx_data[6].CLK
clk => rx_data[7].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => bit_flag.CLK
clk => baud_cnt[0].CLK
clk => baud_cnt[1].CLK
clk => baud_cnt[2].CLK
clk => baud_cnt[3].CLK
clk => baud_cnt[4].CLK
clk => baud_cnt[5].CLK
clk => baud_cnt[6].CLK
clk => baud_cnt[7].CLK
clk => baud_cnt[8].CLK
clk => baud_cnt[9].CLK
clk => baud_cnt[10].CLK
clk => baud_cnt[11].CLK
clk => baud_cnt[12].CLK
clk => work_en.CLK
clk => start_nedge.CLK
clk => rx_reg3.CLK
clk => rx_reg2.CLK
clk => rx_reg1.CLK
rst_n => po_data[0]~reg0.ACLR
rst_n => po_data[1]~reg0.ACLR
rst_n => po_data[2]~reg0.ACLR
rst_n => po_data[3]~reg0.ACLR
rst_n => po_data[4]~reg0.ACLR
rst_n => po_data[5]~reg0.ACLR
rst_n => po_data[6]~reg0.ACLR
rst_n => po_data[7]~reg0.ACLR
rst_n => po_flag~reg0.ACLR
rst_n => rx_reg1.PRESET
rst_n => rx_reg2.PRESET
rst_n => rx_reg3.PRESET
rst_n => start_nedge.ACLR
rst_n => work_en.ACLR
rst_n => baud_cnt[0].ACLR
rst_n => baud_cnt[1].ACLR
rst_n => baud_cnt[2].ACLR
rst_n => baud_cnt[3].ACLR
rst_n => baud_cnt[4].ACLR
rst_n => baud_cnt[5].ACLR
rst_n => baud_cnt[6].ACLR
rst_n => baud_cnt[7].ACLR
rst_n => baud_cnt[8].ACLR
rst_n => baud_cnt[9].ACLR
rst_n => baud_cnt[10].ACLR
rst_n => baud_cnt[11].ACLR
rst_n => baud_cnt[12].ACLR
rst_n => bit_flag.ACLR
rst_n => bit_cnt[0].ACLR
rst_n => bit_cnt[1].ACLR
rst_n => bit_cnt[2].ACLR
rst_n => bit_cnt[3].ACLR
rst_n => rx_data[0].ACLR
rst_n => rx_data[1].ACLR
rst_n => rx_data[2].ACLR
rst_n => rx_data[3].ACLR
rst_n => rx_data[4].ACLR
rst_n => rx_data[5].ACLR
rst_n => rx_data[6].ACLR
rst_n => rx_data[7].ACLR
rst_n => rx_flag.ACLR
rx => rx_reg1.DATAIN
po_data[0] <= po_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[1] <= po_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[2] <= po_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[3] <= po_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[4] <= po_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[5] <= po_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[6] <= po_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[7] <= po_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_flag <= po_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => pwm_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => pwm_out~reg0.ACLR
duty_percent[0] => LessThan0.IN14
duty_percent[0] => Add1.IN32
duty_percent[0] => Add0.IN33
duty_percent[0] => Equal2.IN6
duty_percent[1] => LessThan0.IN13
duty_percent[1] => Add1.IN31
duty_percent[1] => Add0.IN32
duty_percent[1] => Equal2.IN5
duty_percent[2] => LessThan0.IN12
duty_percent[2] => Add1.IN30
duty_percent[2] => Add0.IN31
duty_percent[2] => Equal2.IN4
duty_percent[3] => LessThan0.IN11
duty_percent[3] => Add1.IN29
duty_percent[3] => Add0.IN30
duty_percent[3] => Equal2.IN3
duty_percent[4] => LessThan0.IN10
duty_percent[4] => Add1.IN28
duty_percent[4] => Add0.IN29
duty_percent[4] => Equal2.IN2
duty_percent[5] => LessThan0.IN9
duty_percent[5] => Add1.IN27
duty_percent[5] => Add0.IN28
duty_percent[5] => Equal2.IN1
duty_percent[6] => LessThan0.IN8
duty_percent[6] => Add1.IN26
duty_percent[6] => Add0.IN27
duty_percent[6] => Equal2.IN0
pwm_out <= pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_en <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => pwm_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => pwm_out~reg0.ACLR
duty_percent[0] => LessThan0.IN14
duty_percent[0] => Add1.IN32
duty_percent[0] => Add0.IN33
duty_percent[0] => Equal2.IN6
duty_percent[1] => LessThan0.IN13
duty_percent[1] => Add1.IN31
duty_percent[1] => Add0.IN32
duty_percent[1] => Equal2.IN5
duty_percent[2] => LessThan0.IN12
duty_percent[2] => Add1.IN30
duty_percent[2] => Add0.IN31
duty_percent[2] => Equal2.IN4
duty_percent[3] => LessThan0.IN11
duty_percent[3] => Add1.IN29
duty_percent[3] => Add0.IN30
duty_percent[3] => Equal2.IN3
duty_percent[4] => LessThan0.IN10
duty_percent[4] => Add1.IN28
duty_percent[4] => Add0.IN29
duty_percent[4] => Equal2.IN2
duty_percent[5] => LessThan0.IN9
duty_percent[5] => Add1.IN27
duty_percent[5] => Add0.IN28
duty_percent[5] => Equal2.IN1
duty_percent[6] => LessThan0.IN8
duty_percent[6] => Add1.IN26
duty_percent[6] => Add0.IN27
duty_percent[6] => Equal2.IN0
pwm_out <= pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_en <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => pwm_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => pwm_out~reg0.ACLR
duty_percent[0] => LessThan0.IN14
duty_percent[0] => Add1.IN32
duty_percent[0] => Add0.IN33
duty_percent[0] => Equal2.IN6
duty_percent[1] => LessThan0.IN13
duty_percent[1] => Add1.IN31
duty_percent[1] => Add0.IN32
duty_percent[1] => Equal2.IN5
duty_percent[2] => LessThan0.IN12
duty_percent[2] => Add1.IN30
duty_percent[2] => Add0.IN31
duty_percent[2] => Equal2.IN4
duty_percent[3] => LessThan0.IN11
duty_percent[3] => Add1.IN29
duty_percent[3] => Add0.IN30
duty_percent[3] => Equal2.IN3
duty_percent[4] => LessThan0.IN10
duty_percent[4] => Add1.IN28
duty_percent[4] => Add0.IN29
duty_percent[4] => Equal2.IN2
duty_percent[5] => LessThan0.IN9
duty_percent[5] => Add1.IN27
duty_percent[5] => Add0.IN28
duty_percent[5] => Equal2.IN1
duty_percent[6] => LessThan0.IN8
duty_percent[6] => Add1.IN26
duty_percent[6] => Add0.IN27
duty_percent[6] => Equal2.IN0
pwm_out <= pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_en <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => pwm_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => pwm_out~reg0.ACLR
duty_percent[0] => LessThan0.IN14
duty_percent[0] => Add1.IN32
duty_percent[0] => Add0.IN33
duty_percent[0] => Equal2.IN6
duty_percent[1] => LessThan0.IN13
duty_percent[1] => Add1.IN31
duty_percent[1] => Add0.IN32
duty_percent[1] => Equal2.IN5
duty_percent[2] => LessThan0.IN12
duty_percent[2] => Add1.IN30
duty_percent[2] => Add0.IN31
duty_percent[2] => Equal2.IN4
duty_percent[3] => LessThan0.IN11
duty_percent[3] => Add1.IN29
duty_percent[3] => Add0.IN30
duty_percent[3] => Equal2.IN3
duty_percent[4] => LessThan0.IN10
duty_percent[4] => Add1.IN28
duty_percent[4] => Add0.IN29
duty_percent[4] => Equal2.IN2
duty_percent[5] => LessThan0.IN9
duty_percent[5] => Add1.IN27
duty_percent[5] => Add0.IN28
duty_percent[5] => Equal2.IN1
duty_percent[6] => LessThan0.IN8
duty_percent[6] => Add1.IN26
duty_percent[6] => Add0.IN27
duty_percent[6] => Equal2.IN0
pwm_out <= pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_en <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => pwm_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => pwm_out~reg0.ACLR
duty_percent[0] => LessThan0.IN14
duty_percent[0] => Add1.IN32
duty_percent[0] => Add0.IN33
duty_percent[0] => Equal2.IN6
duty_percent[1] => LessThan0.IN13
duty_percent[1] => Add1.IN31
duty_percent[1] => Add0.IN32
duty_percent[1] => Equal2.IN5
duty_percent[2] => LessThan0.IN12
duty_percent[2] => Add1.IN30
duty_percent[2] => Add0.IN31
duty_percent[2] => Equal2.IN4
duty_percent[3] => LessThan0.IN11
duty_percent[3] => Add1.IN29
duty_percent[3] => Add0.IN30
duty_percent[3] => Equal2.IN3
duty_percent[4] => LessThan0.IN10
duty_percent[4] => Add1.IN28
duty_percent[4] => Add0.IN29
duty_percent[4] => Equal2.IN2
duty_percent[5] => LessThan0.IN9
duty_percent[5] => Add1.IN27
duty_percent[5] => Add0.IN28
duty_percent[5] => Equal2.IN1
duty_percent[6] => LessThan0.IN8
duty_percent[6] => Add1.IN26
duty_percent[6] => Add0.IN27
duty_percent[6] => Equal2.IN0
pwm_out <= pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_en <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => pwm_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => pwm_out~reg0.ACLR
duty_percent[0] => LessThan0.IN14
duty_percent[0] => Add1.IN32
duty_percent[0] => Add0.IN33
duty_percent[0] => Equal2.IN6
duty_percent[1] => LessThan0.IN13
duty_percent[1] => Add1.IN31
duty_percent[1] => Add0.IN32
duty_percent[1] => Equal2.IN5
duty_percent[2] => LessThan0.IN12
duty_percent[2] => Add1.IN30
duty_percent[2] => Add0.IN31
duty_percent[2] => Equal2.IN4
duty_percent[3] => LessThan0.IN11
duty_percent[3] => Add1.IN29
duty_percent[3] => Add0.IN30
duty_percent[3] => Equal2.IN3
duty_percent[4] => LessThan0.IN10
duty_percent[4] => Add1.IN28
duty_percent[4] => Add0.IN29
duty_percent[4] => Equal2.IN2
duty_percent[5] => LessThan0.IN9
duty_percent[5] => Add1.IN27
duty_percent[5] => Add0.IN28
duty_percent[5] => Equal2.IN1
duty_percent[6] => LessThan0.IN8
duty_percent[6] => Add1.IN26
duty_percent[6] => Add0.IN27
duty_percent[6] => Equal2.IN0
pwm_out <= pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_en <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => pwm_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => pwm_out~reg0.ACLR
duty_percent[0] => LessThan0.IN14
duty_percent[0] => Add1.IN32
duty_percent[0] => Add0.IN33
duty_percent[0] => Equal2.IN6
duty_percent[1] => LessThan0.IN13
duty_percent[1] => Add1.IN31
duty_percent[1] => Add0.IN32
duty_percent[1] => Equal2.IN5
duty_percent[2] => LessThan0.IN12
duty_percent[2] => Add1.IN30
duty_percent[2] => Add0.IN31
duty_percent[2] => Equal2.IN4
duty_percent[3] => LessThan0.IN11
duty_percent[3] => Add1.IN29
duty_percent[3] => Add0.IN30
duty_percent[3] => Equal2.IN3
duty_percent[4] => LessThan0.IN10
duty_percent[4] => Add1.IN28
duty_percent[4] => Add0.IN29
duty_percent[4] => Equal2.IN2
duty_percent[5] => LessThan0.IN9
duty_percent[5] => Add1.IN27
duty_percent[5] => Add0.IN28
duty_percent[5] => Equal2.IN1
duty_percent[6] => LessThan0.IN8
duty_percent[6] => Add1.IN26
duty_percent[6] => Add0.IN27
duty_percent[6] => Equal2.IN0
pwm_out <= pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_en <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => pwm_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => pwm_out~reg0.ACLR
duty_percent[0] => LessThan0.IN14
duty_percent[0] => Add1.IN32
duty_percent[0] => Add0.IN33
duty_percent[0] => Equal2.IN6
duty_percent[1] => LessThan0.IN13
duty_percent[1] => Add1.IN31
duty_percent[1] => Add0.IN32
duty_percent[1] => Equal2.IN5
duty_percent[2] => LessThan0.IN12
duty_percent[2] => Add1.IN30
duty_percent[2] => Add0.IN31
duty_percent[2] => Equal2.IN4
duty_percent[3] => LessThan0.IN11
duty_percent[3] => Add1.IN29
duty_percent[3] => Add0.IN30
duty_percent[3] => Equal2.IN3
duty_percent[4] => LessThan0.IN10
duty_percent[4] => Add1.IN28
duty_percent[4] => Add0.IN29
duty_percent[4] => Equal2.IN2
duty_percent[5] => LessThan0.IN9
duty_percent[5] => Add1.IN27
duty_percent[5] => Add0.IN28
duty_percent[5] => Equal2.IN1
duty_percent[6] => LessThan0.IN8
duty_percent[6] => Add1.IN26
duty_percent[6] => Add0.IN27
duty_percent[6] => Equal2.IN0
pwm_out <= pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_en <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl
clk => right_speed[0].CLK
clk => right_speed[1].CLK
clk => right_speed[2].CLK
clk => right_speed[3].CLK
clk => right_speed[4].CLK
clk => right_speed[5].CLK
clk => right_speed[6].CLK
clk => left_speed[0].CLK
clk => left_speed[1].CLK
clk => left_speed[2].CLK
clk => left_speed[3].CLK
clk => left_speed[4].CLK
clk => left_speed[5].CLK
clk => left_speed[6].CLK
clk => back_triggered[0]~reg0.CLK
clk => back_triggered[1]~reg0.CLK
clk => front_triggered[0]~reg0.CLK
clk => front_triggered[1]~reg0.CLK
rst => right_speed[0].ACLR
rst => right_speed[1].ACLR
rst => right_speed[2].ACLR
rst => right_speed[3].ACLR
rst => right_speed[4].ACLR
rst => right_speed[5].ACLR
rst => right_speed[6].ACLR
rst => left_speed[0].ACLR
rst => left_speed[1].ACLR
rst => left_speed[2].ACLR
rst => left_speed[3].ACLR
rst => left_speed[4].ACLR
rst => left_speed[5].ACLR
rst => left_speed[6].ACLR
rst => front_triggered[0]~reg0.ACLR
rst => front_triggered[1]~reg0.ACLR
rst => back_triggered[0]~reg0.ACLR
rst => back_triggered[1]~reg0.ACLR
head_distance[0] => LessThan0.IN26
head_distance[0] => LessThan1.IN26
head_distance[0] => Mult0.IN31
head_distance[0] => Mult1.IN31
head_distance[0] => Mult2.IN31
head_distance[0] => Mult3.IN31
head_distance[1] => LessThan0.IN25
head_distance[1] => LessThan1.IN25
head_distance[1] => Mult0.IN30
head_distance[1] => Mult1.IN30
head_distance[1] => Mult2.IN30
head_distance[1] => Mult3.IN30
head_distance[2] => LessThan0.IN24
head_distance[2] => LessThan1.IN24
head_distance[2] => Add0.IN22
head_distance[3] => LessThan0.IN23
head_distance[3] => LessThan1.IN23
head_distance[3] => Add0.IN21
head_distance[4] => LessThan0.IN22
head_distance[4] => LessThan1.IN22
head_distance[4] => Add0.IN20
head_distance[5] => LessThan0.IN21
head_distance[5] => LessThan1.IN21
head_distance[5] => Add0.IN19
head_distance[6] => LessThan0.IN20
head_distance[6] => LessThan1.IN20
head_distance[6] => Add0.IN18
head_distance[7] => LessThan0.IN19
head_distance[7] => LessThan1.IN19
head_distance[7] => Add0.IN17
head_distance[8] => LessThan0.IN18
head_distance[8] => LessThan1.IN18
head_distance[8] => Add0.IN16
head_distance[9] => LessThan0.IN17
head_distance[9] => LessThan1.IN17
head_distance[9] => Add0.IN15
head_distance[10] => LessThan0.IN16
head_distance[10] => LessThan1.IN16
head_distance[10] => Add0.IN14
head_distance[11] => LessThan0.IN15
head_distance[11] => LessThan1.IN15
head_distance[11] => Add0.IN13
head_distance[12] => LessThan0.IN14
head_distance[12] => LessThan1.IN14
head_distance[12] => Add0.IN12
right_distance[0] => ~NO_FANOUT~
right_distance[1] => ~NO_FANOUT~
right_distance[2] => ~NO_FANOUT~
right_distance[3] => ~NO_FANOUT~
right_distance[4] => ~NO_FANOUT~
right_distance[5] => ~NO_FANOUT~
right_distance[6] => ~NO_FANOUT~
right_distance[7] => ~NO_FANOUT~
right_distance[8] => ~NO_FANOUT~
right_distance[9] => ~NO_FANOUT~
right_distance[10] => ~NO_FANOUT~
right_distance[11] => ~NO_FANOUT~
right_distance[12] => ~NO_FANOUT~
left_distance[0] => ~NO_FANOUT~
left_distance[1] => ~NO_FANOUT~
left_distance[2] => ~NO_FANOUT~
left_distance[3] => ~NO_FANOUT~
left_distance[4] => ~NO_FANOUT~
left_distance[5] => ~NO_FANOUT~
left_distance[6] => ~NO_FANOUT~
left_distance[7] => ~NO_FANOUT~
left_distance[8] => ~NO_FANOUT~
left_distance[9] => ~NO_FANOUT~
left_distance[10] => ~NO_FANOUT~
left_distance[11] => ~NO_FANOUT~
left_distance[12] => ~NO_FANOUT~
tail_distance[0] => LessThan2.IN26
tail_distance[0] => LessThan3.IN26
tail_distance[0] => Mult4.IN31
tail_distance[0] => Mult5.IN31
tail_distance[0] => Mult6.IN31
tail_distance[0] => Mult7.IN31
tail_distance[1] => LessThan2.IN25
tail_distance[1] => LessThan3.IN25
tail_distance[1] => Mult4.IN30
tail_distance[1] => Mult5.IN30
tail_distance[1] => Mult6.IN30
tail_distance[1] => Mult7.IN30
tail_distance[2] => LessThan2.IN24
tail_distance[2] => LessThan3.IN24
tail_distance[2] => Add1.IN22
tail_distance[3] => LessThan2.IN23
tail_distance[3] => LessThan3.IN23
tail_distance[3] => Add1.IN21
tail_distance[4] => LessThan2.IN22
tail_distance[4] => LessThan3.IN22
tail_distance[4] => Add1.IN20
tail_distance[5] => LessThan2.IN21
tail_distance[5] => LessThan3.IN21
tail_distance[5] => Add1.IN19
tail_distance[6] => LessThan2.IN20
tail_distance[6] => LessThan3.IN20
tail_distance[6] => Add1.IN18
tail_distance[7] => LessThan2.IN19
tail_distance[7] => LessThan3.IN19
tail_distance[7] => Add1.IN17
tail_distance[8] => LessThan2.IN18
tail_distance[8] => LessThan3.IN18
tail_distance[8] => Add1.IN16
tail_distance[9] => LessThan2.IN17
tail_distance[9] => LessThan3.IN17
tail_distance[9] => Add1.IN15
tail_distance[10] => LessThan2.IN16
tail_distance[10] => LessThan3.IN16
tail_distance[10] => Add1.IN14
tail_distance[11] => LessThan2.IN15
tail_distance[11] => LessThan3.IN15
tail_distance[11] => Add1.IN13
tail_distance[12] => LessThan2.IN14
tail_distance[12] => LessThan3.IN14
tail_distance[12] => Add1.IN12
car_speed_input[0] => Mult1.IN38
car_speed_input[0] => right_speed.DATAA
car_speed_input[0] => right_speed.DATAB
car_speed_input[0] => right_speed.DATAA
car_speed_input[0] => Mult5.IN38
car_speed_input[0] => right_speed.DATAA
car_speed_input[0] => right_speed.DATAB
car_speed_input[0] => Selector13.IN7
car_speed_input[1] => Mult1.IN37
car_speed_input[1] => right_speed.DATAA
car_speed_input[1] => right_speed.DATAB
car_speed_input[1] => right_speed.DATAA
car_speed_input[1] => Mult5.IN37
car_speed_input[1] => right_speed.DATAA
car_speed_input[1] => right_speed.DATAB
car_speed_input[1] => Selector12.IN7
car_speed_input[2] => Mult1.IN36
car_speed_input[2] => right_speed.DATAA
car_speed_input[2] => right_speed.DATAB
car_speed_input[2] => right_speed.DATAA
car_speed_input[2] => Mult5.IN36
car_speed_input[2] => right_speed.DATAA
car_speed_input[2] => right_speed.DATAB
car_speed_input[2] => Selector11.IN7
car_speed_input[3] => Mult1.IN35
car_speed_input[3] => right_speed.DATAA
car_speed_input[3] => right_speed.DATAB
car_speed_input[3] => right_speed.DATAA
car_speed_input[3] => Mult5.IN35
car_speed_input[3] => right_speed.DATAA
car_speed_input[3] => right_speed.DATAB
car_speed_input[3] => Selector10.IN7
car_speed_input[4] => Mult1.IN34
car_speed_input[4] => right_speed.DATAA
car_speed_input[4] => right_speed.DATAB
car_speed_input[4] => right_speed.DATAA
car_speed_input[4] => Mult5.IN34
car_speed_input[4] => right_speed.DATAA
car_speed_input[4] => right_speed.DATAB
car_speed_input[4] => Selector9.IN7
car_speed_input[5] => Mult1.IN33
car_speed_input[5] => right_speed.DATAA
car_speed_input[5] => right_speed.DATAB
car_speed_input[5] => right_speed.DATAA
car_speed_input[5] => Mult5.IN33
car_speed_input[5] => right_speed.DATAA
car_speed_input[5] => right_speed.DATAB
car_speed_input[5] => Selector8.IN7
car_speed_input[6] => Mult1.IN32
car_speed_input[6] => right_speed.DATAA
car_speed_input[6] => right_speed.DATAB
car_speed_input[6] => right_speed.DATAA
car_speed_input[6] => Mult5.IN32
car_speed_input[6] => right_speed.DATAA
car_speed_input[6] => right_speed.DATAB
car_speed_input[6] => Selector7.IN7
car_speed_input[7] => car_speed_output[7].DATAIN
car_speed_input[8] => Mult0.IN38
car_speed_input[8] => Mult2.IN38
car_speed_input[8] => Mult3.IN38
car_speed_input[8] => left_speed.DATAA
car_speed_input[8] => left_speed.DATAA
car_speed_input[8] => Mult4.IN38
car_speed_input[8] => Mult6.IN38
car_speed_input[8] => Mult7.IN38
car_speed_input[8] => left_speed.DATAA
car_speed_input[8] => Selector6.IN7
car_speed_input[9] => Mult0.IN37
car_speed_input[9] => Mult2.IN37
car_speed_input[9] => Mult3.IN37
car_speed_input[9] => left_speed.DATAA
car_speed_input[9] => left_speed.DATAA
car_speed_input[9] => Mult4.IN37
car_speed_input[9] => Mult6.IN37
car_speed_input[9] => Mult7.IN37
car_speed_input[9] => left_speed.DATAA
car_speed_input[9] => Selector5.IN7
car_speed_input[10] => Mult0.IN36
car_speed_input[10] => Mult2.IN36
car_speed_input[10] => Mult3.IN36
car_speed_input[10] => left_speed.DATAA
car_speed_input[10] => left_speed.DATAA
car_speed_input[10] => Mult4.IN36
car_speed_input[10] => Mult6.IN36
car_speed_input[10] => Mult7.IN36
car_speed_input[10] => left_speed.DATAA
car_speed_input[10] => Selector4.IN7
car_speed_input[11] => Mult0.IN35
car_speed_input[11] => Mult2.IN35
car_speed_input[11] => Mult3.IN35
car_speed_input[11] => left_speed.DATAA
car_speed_input[11] => left_speed.DATAA
car_speed_input[11] => Mult4.IN35
car_speed_input[11] => Mult6.IN35
car_speed_input[11] => Mult7.IN35
car_speed_input[11] => left_speed.DATAA
car_speed_input[11] => Selector3.IN7
car_speed_input[12] => Mult0.IN34
car_speed_input[12] => Mult2.IN34
car_speed_input[12] => Mult3.IN34
car_speed_input[12] => left_speed.DATAA
car_speed_input[12] => left_speed.DATAA
car_speed_input[12] => Mult4.IN34
car_speed_input[12] => Mult6.IN34
car_speed_input[12] => Mult7.IN34
car_speed_input[12] => left_speed.DATAA
car_speed_input[12] => Selector2.IN7
car_speed_input[13] => Mult0.IN33
car_speed_input[13] => Mult2.IN33
car_speed_input[13] => Mult3.IN33
car_speed_input[13] => left_speed.DATAA
car_speed_input[13] => left_speed.DATAA
car_speed_input[13] => Mult4.IN33
car_speed_input[13] => Mult6.IN33
car_speed_input[13] => Mult7.IN33
car_speed_input[13] => left_speed.DATAA
car_speed_input[13] => Selector1.IN7
car_speed_input[14] => Mult0.IN32
car_speed_input[14] => Mult2.IN32
car_speed_input[14] => Mult3.IN32
car_speed_input[14] => left_speed.DATAA
car_speed_input[14] => left_speed.DATAA
car_speed_input[14] => Mult4.IN32
car_speed_input[14] => Mult6.IN32
car_speed_input[14] => Mult7.IN32
car_speed_input[14] => left_speed.DATAA
car_speed_input[14] => Selector0.IN7
car_speed_input[15] => car_speed_output[15].DATAIN
state_ctrl[0] => Equal0.IN1
state_ctrl[0] => Equal1.IN1
state_ctrl[0] => Equal2.IN2
state_ctrl[0] => Equal3.IN31
state_ctrl[0] => Equal4.IN31
state_ctrl[0] => Equal5.IN31
state_ctrl[1] => Equal0.IN0
state_ctrl[1] => Equal1.IN31
state_ctrl[1] => Equal2.IN1
state_ctrl[1] => Equal3.IN30
state_ctrl[1] => Equal4.IN1
state_ctrl[1] => Equal5.IN30
state_ctrl[2] => Equal0.IN31
state_ctrl[2] => Equal1.IN0
state_ctrl[2] => Equal2.IN0
state_ctrl[2] => Equal3.IN0
state_ctrl[2] => Equal4.IN0
state_ctrl[2] => Equal5.IN29
state_ctrl[3] => Equal0.IN30
state_ctrl[3] => Equal1.IN30
state_ctrl[3] => Equal2.IN31
state_ctrl[3] => Equal3.IN29
state_ctrl[3] => Equal4.IN30
state_ctrl[3] => Equal5.IN0
front_triggered[0] <= front_triggered[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
front_triggered[1] <= front_triggered[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
back_triggered[0] <= back_triggered[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
back_triggered[1] <= back_triggered[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
close_flag[0] <= <GND>
close_flag[1] <= <GND>
close_flag[2] <= <GND>
close_flag[3] <= <GND>
close_flag[4] <= back_triggered[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
close_flag[5] <= back_triggered[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
close_flag[6] <= front_triggered[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
close_flag[7] <= front_triggered[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[0] <= right_speed[0].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[1] <= right_speed[1].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[2] <= right_speed[2].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[3] <= right_speed[3].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[4] <= right_speed[4].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[5] <= right_speed[5].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[6] <= right_speed[6].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[7] <= car_speed_input[7].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[8] <= left_speed[0].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[9] <= left_speed[1].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[10] <= left_speed[2].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[11] <= left_speed[3].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[12] <= left_speed[4].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[13] <= left_speed[5].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[14] <= left_speed[6].DB_MAX_OUTPUT_PORT_TYPE
car_speed_output[15] <= car_speed_input[15].DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|beepled:front_beepled
Clk => beep_r.CLK
Clk => cnt1s[0].CLK
Clk => cnt1s[1].CLK
Clk => cnt1s[2].CLK
Clk => cnt1s[3].CLK
Clk => cnt1s[4].CLK
Clk => cnt1s[5].CLK
Clk => cnt1s[6].CLK
Clk => cnt1s[7].CLK
Clk => cnt1s[8].CLK
Clk => cnt1s[9].CLK
Clk => cnt1s[10].CLK
Clk => cnt1s[11].CLK
Clk => cnt1s[12].CLK
Clk => cnt1s[13].CLK
Clk => cnt1s[14].CLK
Clk => cnt1s[15].CLK
Clk => cnt1s[16].CLK
Clk => cnt1s[17].CLK
Clk => cnt1s[18].CLK
Clk => cnt1s[19].CLK
Clk => cnt1s[20].CLK
Clk => cnt1s[21].CLK
Clk => cnt1s[22].CLK
Clk => cnt1s[23].CLK
Clk => cnt1s[24].CLK
Clk => cnt1s[25].CLK
Rst_n => cnt1s[0].ACLR
Rst_n => cnt1s[1].ACLR
Rst_n => cnt1s[2].ACLR
Rst_n => cnt1s[3].ACLR
Rst_n => cnt1s[4].ACLR
Rst_n => cnt1s[5].ACLR
Rst_n => cnt1s[6].ACLR
Rst_n => cnt1s[7].ACLR
Rst_n => cnt1s[8].ACLR
Rst_n => cnt1s[9].ACLR
Rst_n => cnt1s[10].ACLR
Rst_n => cnt1s[11].ACLR
Rst_n => cnt1s[12].ACLR
Rst_n => cnt1s[13].ACLR
Rst_n => cnt1s[14].ACLR
Rst_n => cnt1s[15].ACLR
Rst_n => cnt1s[16].ACLR
Rst_n => cnt1s[17].ACLR
Rst_n => cnt1s[18].ACLR
Rst_n => cnt1s[19].ACLR
Rst_n => cnt1s[20].ACLR
Rst_n => cnt1s[21].ACLR
Rst_n => cnt1s[22].ACLR
Rst_n => cnt1s[23].ACLR
Rst_n => cnt1s[24].ACLR
Rst_n => cnt1s[25].ACLR
Rst_n => beep_r.ACLR
beep_flag[0] => Equal0.IN1
beep_flag[0] => Equal1.IN0
beep_flag[0] => Equal3.IN1
beep_flag[1] => Equal0.IN0
beep_flag[1] => Equal1.IN1
beep_flag[1] => Equal3.IN0
beep <= beep_r.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|beepled:back_beepled
Clk => beep_r.CLK
Clk => cnt1s[0].CLK
Clk => cnt1s[1].CLK
Clk => cnt1s[2].CLK
Clk => cnt1s[3].CLK
Clk => cnt1s[4].CLK
Clk => cnt1s[5].CLK
Clk => cnt1s[6].CLK
Clk => cnt1s[7].CLK
Clk => cnt1s[8].CLK
Clk => cnt1s[9].CLK
Clk => cnt1s[10].CLK
Clk => cnt1s[11].CLK
Clk => cnt1s[12].CLK
Clk => cnt1s[13].CLK
Clk => cnt1s[14].CLK
Clk => cnt1s[15].CLK
Clk => cnt1s[16].CLK
Clk => cnt1s[17].CLK
Clk => cnt1s[18].CLK
Clk => cnt1s[19].CLK
Clk => cnt1s[20].CLK
Clk => cnt1s[21].CLK
Clk => cnt1s[22].CLK
Clk => cnt1s[23].CLK
Clk => cnt1s[24].CLK
Clk => cnt1s[25].CLK
Rst_n => cnt1s[0].ACLR
Rst_n => cnt1s[1].ACLR
Rst_n => cnt1s[2].ACLR
Rst_n => cnt1s[3].ACLR
Rst_n => cnt1s[4].ACLR
Rst_n => cnt1s[5].ACLR
Rst_n => cnt1s[6].ACLR
Rst_n => cnt1s[7].ACLR
Rst_n => cnt1s[8].ACLR
Rst_n => cnt1s[9].ACLR
Rst_n => cnt1s[10].ACLR
Rst_n => cnt1s[11].ACLR
Rst_n => cnt1s[12].ACLR
Rst_n => cnt1s[13].ACLR
Rst_n => cnt1s[14].ACLR
Rst_n => cnt1s[15].ACLR
Rst_n => cnt1s[16].ACLR
Rst_n => cnt1s[17].ACLR
Rst_n => cnt1s[18].ACLR
Rst_n => cnt1s[19].ACLR
Rst_n => cnt1s[20].ACLR
Rst_n => cnt1s[21].ACLR
Rst_n => cnt1s[22].ACLR
Rst_n => cnt1s[23].ACLR
Rst_n => cnt1s[24].ACLR
Rst_n => cnt1s[25].ACLR
Rst_n => beep_r.ACLR
beep_flag[0] => Equal0.IN1
beep_flag[0] => Equal1.IN0
beep_flag[0] => Equal3.IN1
beep_flag[1] => Equal0.IN0
beep_flag[1] => Equal1.IN1
beep_flag[1] => Equal3.IN0
beep <= beep_r.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|btCarTop:inst_btCarTop|uart_tx:inst_uart_tx
clk => dout~reg0.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => flag.CLK
clk => cnt_bit[0].CLK
clk => cnt_bit[1].CLK
clk => cnt_bit[2].CLK
clk => cnt_bit[3].CLK
clk => cnt_bsp[0].CLK
clk => cnt_bsp[1].CLK
clk => cnt_bsp[2].CLK
clk => cnt_bsp[3].CLK
clk => cnt_bsp[4].CLK
clk => cnt_bsp[5].CLK
clk => cnt_bsp[6].CLK
clk => cnt_bsp[7].CLK
clk => cnt_bsp[8].CLK
rst_n => cnt_bsp[0].ACLR
rst_n => cnt_bsp[1].ACLR
rst_n => cnt_bsp[2].ACLR
rst_n => cnt_bsp[3].ACLR
rst_n => cnt_bsp[4].ACLR
rst_n => cnt_bsp[5].ACLR
rst_n => cnt_bsp[6].ACLR
rst_n => cnt_bsp[7].ACLR
rst_n => cnt_bsp[8].ACLR
rst_n => dout~reg0.PRESET
rst_n => cnt_bit[0].ACLR
rst_n => cnt_bit[1].ACLR
rst_n => cnt_bit[2].ACLR
rst_n => cnt_bit[3].ACLR
rst_n => flag.ACLR
rst_n => data[0].PRESET
rst_n => data[1].PRESET
rst_n => data[2].PRESET
rst_n => data[3].PRESET
rst_n => data[4].PRESET
rst_n => data[5].PRESET
rst_n => data[6].PRESET
rst_n => data[7].PRESET
rst_n => data[8].PRESET
din[0] => data[1].DATAIN
din[1] => data[2].DATAIN
din[2] => data[3].DATAIN
din[3] => data[4].DATAIN
din[4] => data[5].DATAIN
din[5] => data[6].DATAIN
din[6] => data[7].DATAIN
din[7] => data[8].DATAIN
din_vld => flag.OUTPUTSELECT
din_vld => data[8].ENA
din_vld => data[7].ENA
din_vld => data[6].ENA
din_vld => data[5].ENA
din_vld => data[4].ENA
din_vld => data[3].ENA
din_vld => data[2].ENA
din_vld => data[1].ENA
din_vld => data[0].ENA
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|uart_const_baud_tx:UART_TX0
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_idle <= state.DB_MAX_OUTPUT_PORT_TYPE
tx_start => state.OUTPUTSELECT
tx_start => tx_shift.OUTPUTSELECT
tx_start => tx_shift.OUTPUTSELECT
tx_start => tx_shift.OUTPUTSELECT
tx_start => tx_shift.OUTPUTSELECT
tx_start => tx_shift.OUTPUTSELECT
tx_start => tx_shift.OUTPUTSELECT
tx_start => tx_shift.OUTPUTSELECT
tx_start => tx_shift.OUTPUTSELECT
tx_start => tx.DATAA
tx_data[0] => tx_shift.DATAB
tx_data[1] => tx_shift.DATAB
tx_data[2] => tx_shift.DATAB
tx_data[3] => tx_shift.DATAB
tx_data[4] => tx_shift.DATAB
tx_data[5] => tx_shift.DATAB
tx_data[6] => tx_shift.DATAB
tx_data[7] => tx_shift.DATAB
clk => clk.IN2
rst => send_en.OUTPUTSELECT
rst => cnt_rst.OUTPUTSELECT
rst => tx_done~reg0.ACLR
rst => tx~reg0.PRESET
rst => tx_shift[0].PRESET
rst => tx_shift[1].PRESET
rst => tx_shift[2].PRESET
rst => tx_shift[3].PRESET
rst => tx_shift[4].PRESET
rst => tx_shift[5].PRESET
rst => tx_shift[6].PRESET
rst => tx_shift[7].PRESET
rst => tx_shift[8].PRESET
rst => state.ACLR


|top4bt_avi|uart_const_baud_tx:UART_TX0|cnt:CNT0
cnt_value[0] <= cnt_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_value[1] <= cnt_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_value[2] <= cnt_value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_value[3] <= cnt_value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_value[4] <= cnt_value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_value[5] <= cnt_value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_value[6] <= cnt_value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_value[7] <= cnt_value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_value[8] <= cnt_value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
var_value[0] => ~NO_FANOUT~
var_value[1] => ~NO_FANOUT~
var_value[2] => ~NO_FANOUT~
var_value[3] => ~NO_FANOUT~
var_value[4] => ~NO_FANOUT~
var_value[5] => ~NO_FANOUT~
var_value[6] => ~NO_FANOUT~
var_value[7] => ~NO_FANOUT~
var_value[8] => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
inc => ~NO_FANOUT~
dec => ~NO_FANOUT~
clk => cnt_value[0]~reg0.CLK
clk => cnt_value[1]~reg0.CLK
clk => cnt_value[2]~reg0.CLK
clk => cnt_value[3]~reg0.CLK
clk => cnt_value[4]~reg0.CLK
clk => cnt_value[5]~reg0.CLK
clk => cnt_value[6]~reg0.CLK
clk => cnt_value[7]~reg0.CLK
clk => cnt_value[8]~reg0.CLK
rst => cnt_value[0]~reg0.ACLR
rst => cnt_value[1]~reg0.ACLR
rst => cnt_value[2]~reg0.ACLR
rst => cnt_value[3]~reg0.ACLR
rst => cnt_value[4]~reg0.ACLR
rst => cnt_value[5]~reg0.ACLR
rst => cnt_value[6]~reg0.ACLR
rst => cnt_value[7]~reg0.ACLR
rst => cnt_value[8]~reg0.ACLR


|top4bt_avi|uart_const_baud_tx:UART_TX0|cnt:CNT1
cnt_value[0] <= cnt_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_value[1] <= cnt_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_value[2] <= cnt_value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_value[3] <= cnt_value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
var_value[0] => ~NO_FANOUT~
var_value[1] => ~NO_FANOUT~
var_value[2] => ~NO_FANOUT~
var_value[3] => ~NO_FANOUT~
cnt_en => done.OUTPUTSELECT
cnt_en => cnt_value[0]~reg0.ENA
cnt_en => cnt_value[3]~reg0.ENA
cnt_en => cnt_value[2]~reg0.ENA
cnt_en => cnt_value[1]~reg0.ENA
inc => ~NO_FANOUT~
dec => ~NO_FANOUT~
clk => cnt_value[0]~reg0.CLK
clk => cnt_value[1]~reg0.CLK
clk => cnt_value[2]~reg0.CLK
clk => cnt_value[3]~reg0.CLK
rst => cnt_value[0]~reg0.ACLR
rst => cnt_value[1]~reg0.ACLR
rst => cnt_value[2]~reg0.ACLR
rst => cnt_value[3]~reg0.ACLR


|top4bt_avi|uart_string_send:UART_SEND0
uart_data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
uart_data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
uart_data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
uart_data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
uart_data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
uart_data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
uart_data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
uart_data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
uart_start <= uart_start.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
idle <= idle.DB_MAX_OUTPUT_PORT_TYPE
str_in[0] => Mux7.IN134
str_in[1] => Mux6.IN133
str_in[2] => Mux5.IN132
str_in[3] => Mux4.IN131
str_in[4] => Mux3.IN130
str_in[5] => Mux2.IN129
str_in[6] => Mux1.IN128
str_in[7] => Mux0.IN127
str_in[8] => Mux7.IN126
str_in[9] => Mux6.IN125
str_in[10] => Mux5.IN124
str_in[11] => Mux4.IN123
str_in[12] => Mux3.IN122
str_in[13] => Mux2.IN121
str_in[14] => Mux1.IN120
str_in[15] => Mux0.IN119
str_in[16] => Mux7.IN118
str_in[17] => Mux6.IN117
str_in[18] => Mux5.IN116
str_in[19] => Mux4.IN115
str_in[20] => Mux3.IN114
str_in[21] => Mux2.IN113
str_in[22] => Mux1.IN112
str_in[23] => Mux0.IN111
str_in[24] => Mux7.IN110
str_in[25] => Mux6.IN109
str_in[26] => Mux5.IN108
str_in[27] => Mux4.IN107
str_in[28] => Mux3.IN106
str_in[29] => Mux2.IN105
str_in[30] => Mux1.IN104
str_in[31] => Mux0.IN103
str_in[32] => Mux7.IN102
str_in[33] => Mux6.IN101
str_in[34] => Mux5.IN100
str_in[35] => Mux4.IN99
str_in[36] => Mux3.IN98
str_in[37] => Mux2.IN97
str_in[38] => Mux1.IN96
str_in[39] => Mux0.IN95
str_in[40] => Mux7.IN94
str_in[41] => Mux6.IN93
str_in[42] => Mux5.IN92
str_in[43] => Mux4.IN91
str_in[44] => Mux3.IN90
str_in[45] => Mux2.IN89
str_in[46] => Mux1.IN88
str_in[47] => Mux0.IN87
str_in[48] => Mux7.IN86
str_in[49] => Mux6.IN85
str_in[50] => Mux5.IN84
str_in[51] => Mux4.IN83
str_in[52] => Mux3.IN82
str_in[53] => Mux2.IN81
str_in[54] => Mux1.IN80
str_in[55] => Mux0.IN79
str_in[56] => Mux7.IN78
str_in[57] => Mux6.IN77
str_in[58] => Mux5.IN76
str_in[59] => Mux4.IN75
str_in[60] => Mux3.IN74
str_in[61] => Mux2.IN73
str_in[62] => Mux1.IN72
str_in[63] => Mux0.IN71
str_in[64] => Mux7.IN70
str_in[65] => Mux6.IN69
str_in[66] => Mux5.IN68
str_in[67] => Mux4.IN67
str_in[68] => Mux3.IN66
str_in[69] => Mux2.IN65
str_in[70] => Mux1.IN64
str_in[71] => Mux0.IN63
str_in[72] => Mux7.IN62
str_in[73] => Mux6.IN61
str_in[74] => Mux5.IN60
str_in[75] => Mux4.IN59
str_in[76] => Mux3.IN58
str_in[77] => Mux2.IN57
str_in[78] => Mux1.IN56
str_in[79] => Mux0.IN55
str_in[80] => Mux7.IN54
str_in[81] => Mux6.IN53
str_in[82] => Mux5.IN52
str_in[83] => Mux4.IN51
str_in[84] => Mux3.IN50
str_in[85] => Mux2.IN49
str_in[86] => Mux1.IN48
str_in[87] => Mux0.IN47
str_in[88] => Mux7.IN46
str_in[89] => Mux6.IN45
str_in[90] => Mux5.IN44
str_in[91] => Mux4.IN43
str_in[92] => Mux3.IN42
str_in[93] => Mux2.IN41
str_in[94] => Mux1.IN40
str_in[95] => Mux0.IN39
str_in[96] => Mux7.IN38
str_in[97] => Mux6.IN37
str_in[98] => Mux5.IN36
str_in[99] => Mux4.IN35
str_in[100] => Mux3.IN34
str_in[101] => Mux2.IN33
str_in[102] => Mux1.IN32
str_in[103] => Mux0.IN31
str_in[104] => Mux7.IN30
str_in[105] => Mux6.IN29
str_in[106] => Mux5.IN28
str_in[107] => Mux4.IN27
str_in[108] => Mux3.IN26
str_in[109] => Mux2.IN25
str_in[110] => Mux1.IN24
str_in[111] => Mux0.IN23
str_in[112] => Mux7.IN22
str_in[113] => Mux6.IN21
str_in[114] => Mux5.IN20
str_in[115] => Mux4.IN19
str_in[116] => Mux3.IN18
str_in[117] => Mux2.IN17
str_in[118] => Mux1.IN16
str_in[119] => Mux0.IN15
str_in[120] => Mux7.IN14
str_in[121] => Mux6.IN13
str_in[122] => Mux5.IN12
str_in[123] => Mux4.IN11
str_in[124] => Mux3.IN10
str_in[125] => Mux2.IN9
str_in[126] => Mux1.IN8
str_in[127] => Mux0.IN7
uart_tx_done => Selector3.IN3
uart_tx_idle => state.OUTPUTSELECT
uart_tx_idle => state.OUTPUTSELECT
uart_tx_idle => state.OUTPUTSELECT
uart_tx_idle => always1.IN0
uart_tx_idle => always2.IN0
send_start => always1.IN1
clk => clk.IN1
rst => rst.IN1


|top4bt_avi|uart_string_send:UART_SEND0|cnt:CNT0
cnt_value[0] <= cnt_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_value[1] <= cnt_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_value[2] <= cnt_value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_value[3] <= cnt_value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
var_value[0] => ~NO_FANOUT~
var_value[1] => ~NO_FANOUT~
var_value[2] => ~NO_FANOUT~
var_value[3] => ~NO_FANOUT~
cnt_en => done.OUTPUTSELECT
cnt_en => cnt_value[0]~reg0.ENA
cnt_en => cnt_value[3]~reg0.ENA
cnt_en => cnt_value[2]~reg0.ENA
cnt_en => cnt_value[1]~reg0.ENA
inc => ~NO_FANOUT~
dec => ~NO_FANOUT~
clk => cnt_value[0]~reg0.CLK
clk => cnt_value[1]~reg0.CLK
clk => cnt_value[2]~reg0.CLK
clk => cnt_value[3]~reg0.CLK
rst => cnt_value[0]~reg0.PRESET
rst => cnt_value[1]~reg0.PRESET
rst => cnt_value[2]~reg0.PRESET
rst => cnt_value[3]~reg0.PRESET


|top4bt_avi|transe:finst_transe
clk => point_3[0]~reg0.CLK
clk => point_3[1]~reg0.CLK
clk => point_3[2]~reg0.CLK
clk => point_3[3]~reg0.CLK
clk => point_2[0]~reg0.CLK
clk => point_2[1]~reg0.CLK
clk => point_2[2]~reg0.CLK
clk => point_2[3]~reg0.CLK
clk => point_1[0]~reg0.CLK
clk => point_1[1]~reg0.CLK
clk => point_1[2]~reg0.CLK
clk => point_1[3]~reg0.CLK
clk => cm_unit[0]~reg0.CLK
clk => cm_unit[1]~reg0.CLK
clk => cm_unit[2]~reg0.CLK
clk => cm_unit[3]~reg0.CLK
clk => cm_ten[0]~reg0.CLK
clk => cm_ten[1]~reg0.CLK
clk => cm_ten[2]~reg0.CLK
clk => cm_ten[3]~reg0.CLK
clk => cm_hund[0]~reg0.CLK
clk => cm_hund[1]~reg0.CLK
clk => cm_hund[2]~reg0.CLK
clk => cm_hund[3]~reg0.CLK
rst_n => point_3[0]~reg0.ACLR
rst_n => point_3[1]~reg0.ACLR
rst_n => point_3[2]~reg0.ACLR
rst_n => point_3[3]~reg0.ACLR
rst_n => point_2[0]~reg0.ACLR
rst_n => point_2[1]~reg0.ACLR
rst_n => point_2[2]~reg0.ACLR
rst_n => point_2[3]~reg0.ACLR
rst_n => point_1[0]~reg0.ACLR
rst_n => point_1[1]~reg0.ACLR
rst_n => point_1[2]~reg0.ACLR
rst_n => point_1[3]~reg0.ACLR
rst_n => cm_unit[0]~reg0.ACLR
rst_n => cm_unit[1]~reg0.ACLR
rst_n => cm_unit[2]~reg0.ACLR
rst_n => cm_unit[3]~reg0.ACLR
rst_n => cm_ten[0]~reg0.ACLR
rst_n => cm_ten[1]~reg0.ACLR
rst_n => cm_ten[2]~reg0.ACLR
rst_n => cm_ten[3]~reg0.ACLR
rst_n => cm_hund[0]~reg0.ACLR
rst_n => cm_hund[1]~reg0.ACLR
rst_n => cm_hund[2]~reg0.ACLR
rst_n => cm_hund[3]~reg0.ACLR
data_in[0] => Div0.IN35
data_in[0] => Div1.IN32
data_in[0] => Div2.IN28
data_in[0] => Div3.IN25
data_in[0] => Div4.IN22
data_in[0] => Mod4.IN22
data_in[1] => Div0.IN34
data_in[1] => Div1.IN31
data_in[1] => Div2.IN27
data_in[1] => Div3.IN24
data_in[1] => Div4.IN21
data_in[1] => Mod4.IN21
data_in[2] => Div0.IN33
data_in[2] => Div1.IN30
data_in[2] => Div2.IN26
data_in[2] => Div3.IN23
data_in[2] => Div4.IN20
data_in[2] => Mod4.IN20
data_in[3] => Div0.IN32
data_in[3] => Div1.IN29
data_in[3] => Div2.IN25
data_in[3] => Div3.IN22
data_in[3] => Div4.IN19
data_in[3] => Mod4.IN19
data_in[4] => Div0.IN31
data_in[4] => Div1.IN28
data_in[4] => Div2.IN24
data_in[4] => Div3.IN21
data_in[4] => Div4.IN18
data_in[4] => Mod4.IN18
data_in[5] => Div0.IN30
data_in[5] => Div1.IN27
data_in[5] => Div2.IN23
data_in[5] => Div3.IN20
data_in[5] => Div4.IN17
data_in[5] => Mod4.IN17
data_in[6] => Div0.IN29
data_in[6] => Div1.IN26
data_in[6] => Div2.IN22
data_in[6] => Div3.IN19
data_in[6] => Div4.IN16
data_in[6] => Mod4.IN16
data_in[7] => Div0.IN28
data_in[7] => Div1.IN25
data_in[7] => Div2.IN21
data_in[7] => Div3.IN18
data_in[7] => Div4.IN15
data_in[7] => Mod4.IN15
data_in[8] => Div0.IN27
data_in[8] => Div1.IN24
data_in[8] => Div2.IN20
data_in[8] => Div3.IN17
data_in[8] => Div4.IN14
data_in[8] => Mod4.IN14
data_in[9] => Div0.IN26
data_in[9] => Div1.IN23
data_in[9] => Div2.IN19
data_in[9] => Div3.IN16
data_in[9] => Div4.IN13
data_in[9] => Mod4.IN13
data_in[10] => Div0.IN25
data_in[10] => Div1.IN22
data_in[10] => Div2.IN18
data_in[10] => Div3.IN15
data_in[10] => Div4.IN12
data_in[10] => Mod4.IN12
data_in[11] => Div0.IN24
data_in[11] => Div1.IN21
data_in[11] => Div2.IN17
data_in[11] => Div3.IN14
data_in[11] => Div4.IN11
data_in[11] => Mod4.IN11
data_in[12] => Div0.IN23
data_in[12] => Div1.IN20
data_in[12] => Div2.IN16
data_in[12] => Div3.IN13
data_in[12] => Div4.IN10
data_in[12] => Mod4.IN10
data_in[13] => Div0.IN22
data_in[13] => Div1.IN19
data_in[13] => Div2.IN15
data_in[13] => Div3.IN12
data_in[13] => Div4.IN9
data_in[13] => Mod4.IN9
data_in[14] => Div0.IN21
data_in[14] => Div1.IN18
data_in[14] => Div2.IN14
data_in[14] => Div3.IN11
data_in[14] => Div4.IN8
data_in[14] => Mod4.IN8
data_in[15] => Div0.IN20
data_in[15] => Div1.IN17
data_in[15] => Div2.IN13
data_in[15] => Div3.IN10
data_in[15] => Div4.IN7
data_in[15] => Mod4.IN7
data_in[16] => Div0.IN19
data_in[16] => Div1.IN16
data_in[16] => Div2.IN12
data_in[16] => Div3.IN9
data_in[16] => Div4.IN6
data_in[16] => Mod4.IN6
data_in[17] => Div0.IN18
data_in[17] => Div1.IN15
data_in[17] => Div2.IN11
data_in[17] => Div3.IN8
data_in[17] => Div4.IN5
data_in[17] => Mod4.IN5
data_in[18] => Div0.IN17
data_in[18] => Div1.IN14
data_in[18] => Div2.IN10
data_in[18] => Div3.IN7
data_in[18] => Div4.IN4
data_in[18] => Mod4.IN4
cm_hund[0] <= cm_hund[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_hund[1] <= cm_hund[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_hund[2] <= cm_hund[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_hund[3] <= cm_hund[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[0] <= cm_ten[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[1] <= cm_ten[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[2] <= cm_ten[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[3] <= cm_ten[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[0] <= cm_unit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[1] <= cm_unit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[2] <= cm_unit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[3] <= cm_unit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[0] <= point_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[1] <= point_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[2] <= point_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[3] <= point_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[0] <= point_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[1] <= point_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[2] <= point_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[3] <= point_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[0] <= point_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[1] <= point_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[2] <= point_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[3] <= point_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|transe:binst_transe
clk => point_3[0]~reg0.CLK
clk => point_3[1]~reg0.CLK
clk => point_3[2]~reg0.CLK
clk => point_3[3]~reg0.CLK
clk => point_2[0]~reg0.CLK
clk => point_2[1]~reg0.CLK
clk => point_2[2]~reg0.CLK
clk => point_2[3]~reg0.CLK
clk => point_1[0]~reg0.CLK
clk => point_1[1]~reg0.CLK
clk => point_1[2]~reg0.CLK
clk => point_1[3]~reg0.CLK
clk => cm_unit[0]~reg0.CLK
clk => cm_unit[1]~reg0.CLK
clk => cm_unit[2]~reg0.CLK
clk => cm_unit[3]~reg0.CLK
clk => cm_ten[0]~reg0.CLK
clk => cm_ten[1]~reg0.CLK
clk => cm_ten[2]~reg0.CLK
clk => cm_ten[3]~reg0.CLK
clk => cm_hund[0]~reg0.CLK
clk => cm_hund[1]~reg0.CLK
clk => cm_hund[2]~reg0.CLK
clk => cm_hund[3]~reg0.CLK
rst_n => point_3[0]~reg0.ACLR
rst_n => point_3[1]~reg0.ACLR
rst_n => point_3[2]~reg0.ACLR
rst_n => point_3[3]~reg0.ACLR
rst_n => point_2[0]~reg0.ACLR
rst_n => point_2[1]~reg0.ACLR
rst_n => point_2[2]~reg0.ACLR
rst_n => point_2[3]~reg0.ACLR
rst_n => point_1[0]~reg0.ACLR
rst_n => point_1[1]~reg0.ACLR
rst_n => point_1[2]~reg0.ACLR
rst_n => point_1[3]~reg0.ACLR
rst_n => cm_unit[0]~reg0.ACLR
rst_n => cm_unit[1]~reg0.ACLR
rst_n => cm_unit[2]~reg0.ACLR
rst_n => cm_unit[3]~reg0.ACLR
rst_n => cm_ten[0]~reg0.ACLR
rst_n => cm_ten[1]~reg0.ACLR
rst_n => cm_ten[2]~reg0.ACLR
rst_n => cm_ten[3]~reg0.ACLR
rst_n => cm_hund[0]~reg0.ACLR
rst_n => cm_hund[1]~reg0.ACLR
rst_n => cm_hund[2]~reg0.ACLR
rst_n => cm_hund[3]~reg0.ACLR
data_in[0] => Div0.IN35
data_in[0] => Div1.IN32
data_in[0] => Div2.IN28
data_in[0] => Div3.IN25
data_in[0] => Div4.IN22
data_in[0] => Mod4.IN22
data_in[1] => Div0.IN34
data_in[1] => Div1.IN31
data_in[1] => Div2.IN27
data_in[1] => Div3.IN24
data_in[1] => Div4.IN21
data_in[1] => Mod4.IN21
data_in[2] => Div0.IN33
data_in[2] => Div1.IN30
data_in[2] => Div2.IN26
data_in[2] => Div3.IN23
data_in[2] => Div4.IN20
data_in[2] => Mod4.IN20
data_in[3] => Div0.IN32
data_in[3] => Div1.IN29
data_in[3] => Div2.IN25
data_in[3] => Div3.IN22
data_in[3] => Div4.IN19
data_in[3] => Mod4.IN19
data_in[4] => Div0.IN31
data_in[4] => Div1.IN28
data_in[4] => Div2.IN24
data_in[4] => Div3.IN21
data_in[4] => Div4.IN18
data_in[4] => Mod4.IN18
data_in[5] => Div0.IN30
data_in[5] => Div1.IN27
data_in[5] => Div2.IN23
data_in[5] => Div3.IN20
data_in[5] => Div4.IN17
data_in[5] => Mod4.IN17
data_in[6] => Div0.IN29
data_in[6] => Div1.IN26
data_in[6] => Div2.IN22
data_in[6] => Div3.IN19
data_in[6] => Div4.IN16
data_in[6] => Mod4.IN16
data_in[7] => Div0.IN28
data_in[7] => Div1.IN25
data_in[7] => Div2.IN21
data_in[7] => Div3.IN18
data_in[7] => Div4.IN15
data_in[7] => Mod4.IN15
data_in[8] => Div0.IN27
data_in[8] => Div1.IN24
data_in[8] => Div2.IN20
data_in[8] => Div3.IN17
data_in[8] => Div4.IN14
data_in[8] => Mod4.IN14
data_in[9] => Div0.IN26
data_in[9] => Div1.IN23
data_in[9] => Div2.IN19
data_in[9] => Div3.IN16
data_in[9] => Div4.IN13
data_in[9] => Mod4.IN13
data_in[10] => Div0.IN25
data_in[10] => Div1.IN22
data_in[10] => Div2.IN18
data_in[10] => Div3.IN15
data_in[10] => Div4.IN12
data_in[10] => Mod4.IN12
data_in[11] => Div0.IN24
data_in[11] => Div1.IN21
data_in[11] => Div2.IN17
data_in[11] => Div3.IN14
data_in[11] => Div4.IN11
data_in[11] => Mod4.IN11
data_in[12] => Div0.IN23
data_in[12] => Div1.IN20
data_in[12] => Div2.IN16
data_in[12] => Div3.IN13
data_in[12] => Div4.IN10
data_in[12] => Mod4.IN10
data_in[13] => Div0.IN22
data_in[13] => Div1.IN19
data_in[13] => Div2.IN15
data_in[13] => Div3.IN12
data_in[13] => Div4.IN9
data_in[13] => Mod4.IN9
data_in[14] => Div0.IN21
data_in[14] => Div1.IN18
data_in[14] => Div2.IN14
data_in[14] => Div3.IN11
data_in[14] => Div4.IN8
data_in[14] => Mod4.IN8
data_in[15] => Div0.IN20
data_in[15] => Div1.IN17
data_in[15] => Div2.IN13
data_in[15] => Div3.IN10
data_in[15] => Div4.IN7
data_in[15] => Mod4.IN7
data_in[16] => Div0.IN19
data_in[16] => Div1.IN16
data_in[16] => Div2.IN12
data_in[16] => Div3.IN9
data_in[16] => Div4.IN6
data_in[16] => Mod4.IN6
data_in[17] => Div0.IN18
data_in[17] => Div1.IN15
data_in[17] => Div2.IN11
data_in[17] => Div3.IN8
data_in[17] => Div4.IN5
data_in[17] => Mod4.IN5
data_in[18] => Div0.IN17
data_in[18] => Div1.IN14
data_in[18] => Div2.IN10
data_in[18] => Div3.IN7
data_in[18] => Div4.IN4
data_in[18] => Mod4.IN4
cm_hund[0] <= cm_hund[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_hund[1] <= cm_hund[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_hund[2] <= cm_hund[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_hund[3] <= cm_hund[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[0] <= cm_ten[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[1] <= cm_ten[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[2] <= cm_ten[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[3] <= cm_ten[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[0] <= cm_unit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[1] <= cm_unit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[2] <= cm_unit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[3] <= cm_unit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[0] <= point_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[1] <= point_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[2] <= point_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[3] <= point_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[0] <= point_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[1] <= point_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[2] <= point_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[3] <= point_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[0] <= point_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[1] <= point_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[2] <= point_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[3] <= point_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|transe:linst_transe
clk => point_3[0]~reg0.CLK
clk => point_3[1]~reg0.CLK
clk => point_3[2]~reg0.CLK
clk => point_3[3]~reg0.CLK
clk => point_2[0]~reg0.CLK
clk => point_2[1]~reg0.CLK
clk => point_2[2]~reg0.CLK
clk => point_2[3]~reg0.CLK
clk => point_1[0]~reg0.CLK
clk => point_1[1]~reg0.CLK
clk => point_1[2]~reg0.CLK
clk => point_1[3]~reg0.CLK
clk => cm_unit[0]~reg0.CLK
clk => cm_unit[1]~reg0.CLK
clk => cm_unit[2]~reg0.CLK
clk => cm_unit[3]~reg0.CLK
clk => cm_ten[0]~reg0.CLK
clk => cm_ten[1]~reg0.CLK
clk => cm_ten[2]~reg0.CLK
clk => cm_ten[3]~reg0.CLK
clk => cm_hund[0]~reg0.CLK
clk => cm_hund[1]~reg0.CLK
clk => cm_hund[2]~reg0.CLK
clk => cm_hund[3]~reg0.CLK
rst_n => point_3[0]~reg0.ACLR
rst_n => point_3[1]~reg0.ACLR
rst_n => point_3[2]~reg0.ACLR
rst_n => point_3[3]~reg0.ACLR
rst_n => point_2[0]~reg0.ACLR
rst_n => point_2[1]~reg0.ACLR
rst_n => point_2[2]~reg0.ACLR
rst_n => point_2[3]~reg0.ACLR
rst_n => point_1[0]~reg0.ACLR
rst_n => point_1[1]~reg0.ACLR
rst_n => point_1[2]~reg0.ACLR
rst_n => point_1[3]~reg0.ACLR
rst_n => cm_unit[0]~reg0.ACLR
rst_n => cm_unit[1]~reg0.ACLR
rst_n => cm_unit[2]~reg0.ACLR
rst_n => cm_unit[3]~reg0.ACLR
rst_n => cm_ten[0]~reg0.ACLR
rst_n => cm_ten[1]~reg0.ACLR
rst_n => cm_ten[2]~reg0.ACLR
rst_n => cm_ten[3]~reg0.ACLR
rst_n => cm_hund[0]~reg0.ACLR
rst_n => cm_hund[1]~reg0.ACLR
rst_n => cm_hund[2]~reg0.ACLR
rst_n => cm_hund[3]~reg0.ACLR
data_in[0] => Div0.IN35
data_in[0] => Div1.IN32
data_in[0] => Div2.IN28
data_in[0] => Div3.IN25
data_in[0] => Div4.IN22
data_in[0] => Mod4.IN22
data_in[1] => Div0.IN34
data_in[1] => Div1.IN31
data_in[1] => Div2.IN27
data_in[1] => Div3.IN24
data_in[1] => Div4.IN21
data_in[1] => Mod4.IN21
data_in[2] => Div0.IN33
data_in[2] => Div1.IN30
data_in[2] => Div2.IN26
data_in[2] => Div3.IN23
data_in[2] => Div4.IN20
data_in[2] => Mod4.IN20
data_in[3] => Div0.IN32
data_in[3] => Div1.IN29
data_in[3] => Div2.IN25
data_in[3] => Div3.IN22
data_in[3] => Div4.IN19
data_in[3] => Mod4.IN19
data_in[4] => Div0.IN31
data_in[4] => Div1.IN28
data_in[4] => Div2.IN24
data_in[4] => Div3.IN21
data_in[4] => Div4.IN18
data_in[4] => Mod4.IN18
data_in[5] => Div0.IN30
data_in[5] => Div1.IN27
data_in[5] => Div2.IN23
data_in[5] => Div3.IN20
data_in[5] => Div4.IN17
data_in[5] => Mod4.IN17
data_in[6] => Div0.IN29
data_in[6] => Div1.IN26
data_in[6] => Div2.IN22
data_in[6] => Div3.IN19
data_in[6] => Div4.IN16
data_in[6] => Mod4.IN16
data_in[7] => Div0.IN28
data_in[7] => Div1.IN25
data_in[7] => Div2.IN21
data_in[7] => Div3.IN18
data_in[7] => Div4.IN15
data_in[7] => Mod4.IN15
data_in[8] => Div0.IN27
data_in[8] => Div1.IN24
data_in[8] => Div2.IN20
data_in[8] => Div3.IN17
data_in[8] => Div4.IN14
data_in[8] => Mod4.IN14
data_in[9] => Div0.IN26
data_in[9] => Div1.IN23
data_in[9] => Div2.IN19
data_in[9] => Div3.IN16
data_in[9] => Div4.IN13
data_in[9] => Mod4.IN13
data_in[10] => Div0.IN25
data_in[10] => Div1.IN22
data_in[10] => Div2.IN18
data_in[10] => Div3.IN15
data_in[10] => Div4.IN12
data_in[10] => Mod4.IN12
data_in[11] => Div0.IN24
data_in[11] => Div1.IN21
data_in[11] => Div2.IN17
data_in[11] => Div3.IN14
data_in[11] => Div4.IN11
data_in[11] => Mod4.IN11
data_in[12] => Div0.IN23
data_in[12] => Div1.IN20
data_in[12] => Div2.IN16
data_in[12] => Div3.IN13
data_in[12] => Div4.IN10
data_in[12] => Mod4.IN10
data_in[13] => Div0.IN22
data_in[13] => Div1.IN19
data_in[13] => Div2.IN15
data_in[13] => Div3.IN12
data_in[13] => Div4.IN9
data_in[13] => Mod4.IN9
data_in[14] => Div0.IN21
data_in[14] => Div1.IN18
data_in[14] => Div2.IN14
data_in[14] => Div3.IN11
data_in[14] => Div4.IN8
data_in[14] => Mod4.IN8
data_in[15] => Div0.IN20
data_in[15] => Div1.IN17
data_in[15] => Div2.IN13
data_in[15] => Div3.IN10
data_in[15] => Div4.IN7
data_in[15] => Mod4.IN7
data_in[16] => Div0.IN19
data_in[16] => Div1.IN16
data_in[16] => Div2.IN12
data_in[16] => Div3.IN9
data_in[16] => Div4.IN6
data_in[16] => Mod4.IN6
data_in[17] => Div0.IN18
data_in[17] => Div1.IN15
data_in[17] => Div2.IN11
data_in[17] => Div3.IN8
data_in[17] => Div4.IN5
data_in[17] => Mod4.IN5
data_in[18] => Div0.IN17
data_in[18] => Div1.IN14
data_in[18] => Div2.IN10
data_in[18] => Div3.IN7
data_in[18] => Div4.IN4
data_in[18] => Mod4.IN4
cm_hund[0] <= cm_hund[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_hund[1] <= cm_hund[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_hund[2] <= cm_hund[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_hund[3] <= cm_hund[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[0] <= cm_ten[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[1] <= cm_ten[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[2] <= cm_ten[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[3] <= cm_ten[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[0] <= cm_unit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[1] <= cm_unit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[2] <= cm_unit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[3] <= cm_unit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[0] <= point_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[1] <= point_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[2] <= point_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[3] <= point_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[0] <= point_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[1] <= point_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[2] <= point_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[3] <= point_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[0] <= point_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[1] <= point_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[2] <= point_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[3] <= point_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|transe:rinst_transe
clk => point_3[0]~reg0.CLK
clk => point_3[1]~reg0.CLK
clk => point_3[2]~reg0.CLK
clk => point_3[3]~reg0.CLK
clk => point_2[0]~reg0.CLK
clk => point_2[1]~reg0.CLK
clk => point_2[2]~reg0.CLK
clk => point_2[3]~reg0.CLK
clk => point_1[0]~reg0.CLK
clk => point_1[1]~reg0.CLK
clk => point_1[2]~reg0.CLK
clk => point_1[3]~reg0.CLK
clk => cm_unit[0]~reg0.CLK
clk => cm_unit[1]~reg0.CLK
clk => cm_unit[2]~reg0.CLK
clk => cm_unit[3]~reg0.CLK
clk => cm_ten[0]~reg0.CLK
clk => cm_ten[1]~reg0.CLK
clk => cm_ten[2]~reg0.CLK
clk => cm_ten[3]~reg0.CLK
clk => cm_hund[0]~reg0.CLK
clk => cm_hund[1]~reg0.CLK
clk => cm_hund[2]~reg0.CLK
clk => cm_hund[3]~reg0.CLK
rst_n => point_3[0]~reg0.ACLR
rst_n => point_3[1]~reg0.ACLR
rst_n => point_3[2]~reg0.ACLR
rst_n => point_3[3]~reg0.ACLR
rst_n => point_2[0]~reg0.ACLR
rst_n => point_2[1]~reg0.ACLR
rst_n => point_2[2]~reg0.ACLR
rst_n => point_2[3]~reg0.ACLR
rst_n => point_1[0]~reg0.ACLR
rst_n => point_1[1]~reg0.ACLR
rst_n => point_1[2]~reg0.ACLR
rst_n => point_1[3]~reg0.ACLR
rst_n => cm_unit[0]~reg0.ACLR
rst_n => cm_unit[1]~reg0.ACLR
rst_n => cm_unit[2]~reg0.ACLR
rst_n => cm_unit[3]~reg0.ACLR
rst_n => cm_ten[0]~reg0.ACLR
rst_n => cm_ten[1]~reg0.ACLR
rst_n => cm_ten[2]~reg0.ACLR
rst_n => cm_ten[3]~reg0.ACLR
rst_n => cm_hund[0]~reg0.ACLR
rst_n => cm_hund[1]~reg0.ACLR
rst_n => cm_hund[2]~reg0.ACLR
rst_n => cm_hund[3]~reg0.ACLR
data_in[0] => Div0.IN35
data_in[0] => Div1.IN32
data_in[0] => Div2.IN28
data_in[0] => Div3.IN25
data_in[0] => Div4.IN22
data_in[0] => Mod4.IN22
data_in[1] => Div0.IN34
data_in[1] => Div1.IN31
data_in[1] => Div2.IN27
data_in[1] => Div3.IN24
data_in[1] => Div4.IN21
data_in[1] => Mod4.IN21
data_in[2] => Div0.IN33
data_in[2] => Div1.IN30
data_in[2] => Div2.IN26
data_in[2] => Div3.IN23
data_in[2] => Div4.IN20
data_in[2] => Mod4.IN20
data_in[3] => Div0.IN32
data_in[3] => Div1.IN29
data_in[3] => Div2.IN25
data_in[3] => Div3.IN22
data_in[3] => Div4.IN19
data_in[3] => Mod4.IN19
data_in[4] => Div0.IN31
data_in[4] => Div1.IN28
data_in[4] => Div2.IN24
data_in[4] => Div3.IN21
data_in[4] => Div4.IN18
data_in[4] => Mod4.IN18
data_in[5] => Div0.IN30
data_in[5] => Div1.IN27
data_in[5] => Div2.IN23
data_in[5] => Div3.IN20
data_in[5] => Div4.IN17
data_in[5] => Mod4.IN17
data_in[6] => Div0.IN29
data_in[6] => Div1.IN26
data_in[6] => Div2.IN22
data_in[6] => Div3.IN19
data_in[6] => Div4.IN16
data_in[6] => Mod4.IN16
data_in[7] => Div0.IN28
data_in[7] => Div1.IN25
data_in[7] => Div2.IN21
data_in[7] => Div3.IN18
data_in[7] => Div4.IN15
data_in[7] => Mod4.IN15
data_in[8] => Div0.IN27
data_in[8] => Div1.IN24
data_in[8] => Div2.IN20
data_in[8] => Div3.IN17
data_in[8] => Div4.IN14
data_in[8] => Mod4.IN14
data_in[9] => Div0.IN26
data_in[9] => Div1.IN23
data_in[9] => Div2.IN19
data_in[9] => Div3.IN16
data_in[9] => Div4.IN13
data_in[9] => Mod4.IN13
data_in[10] => Div0.IN25
data_in[10] => Div1.IN22
data_in[10] => Div2.IN18
data_in[10] => Div3.IN15
data_in[10] => Div4.IN12
data_in[10] => Mod4.IN12
data_in[11] => Div0.IN24
data_in[11] => Div1.IN21
data_in[11] => Div2.IN17
data_in[11] => Div3.IN14
data_in[11] => Div4.IN11
data_in[11] => Mod4.IN11
data_in[12] => Div0.IN23
data_in[12] => Div1.IN20
data_in[12] => Div2.IN16
data_in[12] => Div3.IN13
data_in[12] => Div4.IN10
data_in[12] => Mod4.IN10
data_in[13] => Div0.IN22
data_in[13] => Div1.IN19
data_in[13] => Div2.IN15
data_in[13] => Div3.IN12
data_in[13] => Div4.IN9
data_in[13] => Mod4.IN9
data_in[14] => Div0.IN21
data_in[14] => Div1.IN18
data_in[14] => Div2.IN14
data_in[14] => Div3.IN11
data_in[14] => Div4.IN8
data_in[14] => Mod4.IN8
data_in[15] => Div0.IN20
data_in[15] => Div1.IN17
data_in[15] => Div2.IN13
data_in[15] => Div3.IN10
data_in[15] => Div4.IN7
data_in[15] => Mod4.IN7
data_in[16] => Div0.IN19
data_in[16] => Div1.IN16
data_in[16] => Div2.IN12
data_in[16] => Div3.IN9
data_in[16] => Div4.IN6
data_in[16] => Mod4.IN6
data_in[17] => Div0.IN18
data_in[17] => Div1.IN15
data_in[17] => Div2.IN11
data_in[17] => Div3.IN8
data_in[17] => Div4.IN5
data_in[17] => Mod4.IN5
data_in[18] => Div0.IN17
data_in[18] => Div1.IN14
data_in[18] => Div2.IN10
data_in[18] => Div3.IN7
data_in[18] => Div4.IN4
data_in[18] => Mod4.IN4
cm_hund[0] <= cm_hund[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_hund[1] <= cm_hund[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_hund[2] <= cm_hund[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_hund[3] <= cm_hund[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[0] <= cm_ten[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[1] <= cm_ten[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[2] <= cm_ten[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_ten[3] <= cm_ten[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[0] <= cm_unit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[1] <= cm_unit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[2] <= cm_unit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm_unit[3] <= cm_unit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[0] <= point_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[1] <= point_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[2] <= point_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_1[3] <= point_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[0] <= point_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[1] <= point_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[2] <= point_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_2[3] <= point_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[0] <= point_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[1] <= point_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[2] <= point_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_3[3] <= point_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top4bt_avi|seg_driver:u_seg_driver
clk => hex8[0]~reg0.CLK
clk => hex8[1]~reg0.CLK
clk => hex8[2]~reg0.CLK
clk => hex8[3]~reg0.CLK
clk => hex8[4]~reg0.CLK
clk => hex8[5]~reg0.CLK
clk => hex8[6]~reg0.CLK
clk => hex7[0]~reg0.CLK
clk => hex7[1]~reg0.CLK
clk => hex7[2]~reg0.CLK
clk => hex7[3]~reg0.CLK
clk => hex7[4]~reg0.CLK
clk => hex7[5]~reg0.CLK
clk => hex7[6]~reg0.CLK
clk => hex6[0]~reg0.CLK
clk => hex6[1]~reg0.CLK
clk => hex6[2]~reg0.CLK
clk => hex6[3]~reg0.CLK
clk => hex6[4]~reg0.CLK
clk => hex6[5]~reg0.CLK
clk => hex6[6]~reg0.CLK
clk => hex5[0]~reg0.CLK
clk => hex5[1]~reg0.CLK
clk => hex5[2]~reg0.CLK
clk => hex5[3]~reg0.CLK
clk => hex5[4]~reg0.CLK
clk => hex5[5]~reg0.CLK
clk => hex5[6]~reg0.CLK
clk => hex4[0]~reg0.CLK
clk => hex4[1]~reg0.CLK
clk => hex4[2]~reg0.CLK
clk => hex4[3]~reg0.CLK
clk => hex4[4]~reg0.CLK
clk => hex4[5]~reg0.CLK
clk => hex4[6]~reg0.CLK
clk => hex3[0]~reg0.CLK
clk => hex3[1]~reg0.CLK
clk => hex3[2]~reg0.CLK
clk => hex3[3]~reg0.CLK
clk => hex3[4]~reg0.CLK
clk => hex3[5]~reg0.CLK
clk => hex3[6]~reg0.CLK
clk => hex2[0]~reg0.CLK
clk => hex2[1]~reg0.CLK
clk => hex2[2]~reg0.CLK
clk => hex2[3]~reg0.CLK
clk => hex2[4]~reg0.CLK
clk => hex2[5]~reg0.CLK
clk => hex2[6]~reg0.CLK
clk => hex1[0]~reg0.CLK
clk => hex1[1]~reg0.CLK
clk => hex1[2]~reg0.CLK
clk => hex1[3]~reg0.CLK
clk => hex1[4]~reg0.CLK
clk => hex1[5]~reg0.CLK
clk => hex1[6]~reg0.CLK
clk => point_3[0].CLK
clk => point_3[1].CLK
clk => point_3[2].CLK
clk => point_3[3].CLK
clk => point_2[0].CLK
clk => point_2[1].CLK
clk => point_2[2].CLK
clk => point_2[3].CLK
clk => point_1[0].CLK
clk => point_1[1].CLK
clk => point_1[2].CLK
clk => point_1[3].CLK
clk => cm_unit[0].CLK
clk => cm_unit[1].CLK
clk => cm_unit[2].CLK
clk => cm_unit[3].CLK
clk => cm_ten[0].CLK
clk => cm_ten[1].CLK
clk => cm_ten[2].CLK
clk => cm_ten[3].CLK
clk => cm_hund[0].CLK
clk => cm_hund[1].CLK
clk => cm_hund[2].CLK
clk => cm_hund[3].CLK
rst_n => hex8[0]~reg0.ACLR
rst_n => hex8[1]~reg0.ACLR
rst_n => hex8[2]~reg0.ACLR
rst_n => hex8[3]~reg0.ACLR
rst_n => hex8[4]~reg0.ACLR
rst_n => hex8[5]~reg0.ACLR
rst_n => hex8[6]~reg0.ACLR
rst_n => hex7[0]~reg0.ACLR
rst_n => hex7[1]~reg0.ACLR
rst_n => hex7[2]~reg0.ACLR
rst_n => hex7[3]~reg0.ACLR
rst_n => hex7[4]~reg0.ACLR
rst_n => hex7[5]~reg0.ACLR
rst_n => hex7[6]~reg0.ACLR
rst_n => hex6[0]~reg0.ACLR
rst_n => hex6[1]~reg0.ACLR
rst_n => hex6[2]~reg0.ACLR
rst_n => hex6[3]~reg0.ACLR
rst_n => hex6[4]~reg0.ACLR
rst_n => hex6[5]~reg0.ACLR
rst_n => hex6[6]~reg0.ACLR
rst_n => hex5[0]~reg0.ACLR
rst_n => hex5[1]~reg0.ACLR
rst_n => hex5[2]~reg0.ACLR
rst_n => hex5[3]~reg0.ACLR
rst_n => hex5[4]~reg0.ACLR
rst_n => hex5[5]~reg0.ACLR
rst_n => hex5[6]~reg0.ACLR
rst_n => hex4[0]~reg0.ACLR
rst_n => hex4[1]~reg0.ACLR
rst_n => hex4[2]~reg0.ACLR
rst_n => hex4[3]~reg0.ACLR
rst_n => hex4[4]~reg0.ACLR
rst_n => hex4[5]~reg0.ACLR
rst_n => hex4[6]~reg0.ACLR
rst_n => hex3[0]~reg0.ACLR
rst_n => hex3[1]~reg0.ACLR
rst_n => hex3[2]~reg0.ACLR
rst_n => hex3[3]~reg0.ACLR
rst_n => hex3[4]~reg0.ACLR
rst_n => hex3[5]~reg0.ACLR
rst_n => hex3[6]~reg0.ACLR
rst_n => hex2[0]~reg0.ACLR
rst_n => hex2[1]~reg0.ACLR
rst_n => hex2[2]~reg0.ACLR
rst_n => hex2[3]~reg0.ACLR
rst_n => hex2[4]~reg0.ACLR
rst_n => hex2[5]~reg0.ACLR
rst_n => hex2[6]~reg0.ACLR
rst_n => hex1[0]~reg0.ACLR
rst_n => hex1[1]~reg0.ACLR
rst_n => hex1[2]~reg0.ACLR
rst_n => hex1[3]~reg0.ACLR
rst_n => hex1[4]~reg0.ACLR
rst_n => hex1[5]~reg0.ACLR
rst_n => hex1[6]~reg0.ACLR
rst_n => point_3[0].ACLR
rst_n => point_3[1].ACLR
rst_n => point_3[2].ACLR
rst_n => point_3[3].ACLR
rst_n => point_2[0].ACLR
rst_n => point_2[1].ACLR
rst_n => point_2[2].ACLR
rst_n => point_2[3].ACLR
rst_n => point_1[0].ACLR
rst_n => point_1[1].ACLR
rst_n => point_1[2].ACLR
rst_n => point_1[3].ACLR
rst_n => cm_unit[0].ACLR
rst_n => cm_unit[1].ACLR
rst_n => cm_unit[2].ACLR
rst_n => cm_unit[3].ACLR
rst_n => cm_ten[0].ACLR
rst_n => cm_ten[1].ACLR
rst_n => cm_ten[2].ACLR
rst_n => cm_ten[3].ACLR
rst_n => cm_hund[0].ACLR
rst_n => cm_hund[1].ACLR
rst_n => cm_hund[2].ACLR
rst_n => cm_hund[3].ACLR
data_in[0] => Div0.IN35
data_in[0] => Div1.IN32
data_in[0] => Div2.IN28
data_in[0] => Div3.IN25
data_in[0] => Div4.IN22
data_in[0] => Mod4.IN22
data_in[1] => Div0.IN34
data_in[1] => Div1.IN31
data_in[1] => Div2.IN27
data_in[1] => Div3.IN24
data_in[1] => Div4.IN21
data_in[1] => Mod4.IN21
data_in[2] => Div0.IN33
data_in[2] => Div1.IN30
data_in[2] => Div2.IN26
data_in[2] => Div3.IN23
data_in[2] => Div4.IN20
data_in[2] => Mod4.IN20
data_in[3] => Div0.IN32
data_in[3] => Div1.IN29
data_in[3] => Div2.IN25
data_in[3] => Div3.IN22
data_in[3] => Div4.IN19
data_in[3] => Mod4.IN19
data_in[4] => Div0.IN31
data_in[4] => Div1.IN28
data_in[4] => Div2.IN24
data_in[4] => Div3.IN21
data_in[4] => Div4.IN18
data_in[4] => Mod4.IN18
data_in[5] => Div0.IN30
data_in[5] => Div1.IN27
data_in[5] => Div2.IN23
data_in[5] => Div3.IN20
data_in[5] => Div4.IN17
data_in[5] => Mod4.IN17
data_in[6] => Div0.IN29
data_in[6] => Div1.IN26
data_in[6] => Div2.IN22
data_in[6] => Div3.IN19
data_in[6] => Div4.IN16
data_in[6] => Mod4.IN16
data_in[7] => Div0.IN28
data_in[7] => Div1.IN25
data_in[7] => Div2.IN21
data_in[7] => Div3.IN18
data_in[7] => Div4.IN15
data_in[7] => Mod4.IN15
data_in[8] => Div0.IN27
data_in[8] => Div1.IN24
data_in[8] => Div2.IN20
data_in[8] => Div3.IN17
data_in[8] => Div4.IN14
data_in[8] => Mod4.IN14
data_in[9] => Div0.IN26
data_in[9] => Div1.IN23
data_in[9] => Div2.IN19
data_in[9] => Div3.IN16
data_in[9] => Div4.IN13
data_in[9] => Mod4.IN13
data_in[10] => Div0.IN25
data_in[10] => Div1.IN22
data_in[10] => Div2.IN18
data_in[10] => Div3.IN15
data_in[10] => Div4.IN12
data_in[10] => Mod4.IN12
data_in[11] => Div0.IN24
data_in[11] => Div1.IN21
data_in[11] => Div2.IN17
data_in[11] => Div3.IN14
data_in[11] => Div4.IN11
data_in[11] => Mod4.IN11
data_in[12] => Div0.IN23
data_in[12] => Div1.IN20
data_in[12] => Div2.IN16
data_in[12] => Div3.IN13
data_in[12] => Div4.IN10
data_in[12] => Mod4.IN10
data_in[13] => Div0.IN22
data_in[13] => Div1.IN19
data_in[13] => Div2.IN15
data_in[13] => Div3.IN12
data_in[13] => Div4.IN9
data_in[13] => Mod4.IN9
data_in[14] => Div0.IN21
data_in[14] => Div1.IN18
data_in[14] => Div2.IN14
data_in[14] => Div3.IN11
data_in[14] => Div4.IN8
data_in[14] => Mod4.IN8
data_in[15] => Div0.IN20
data_in[15] => Div1.IN17
data_in[15] => Div2.IN13
data_in[15] => Div3.IN10
data_in[15] => Div4.IN7
data_in[15] => Mod4.IN7
data_in[16] => Div0.IN19
data_in[16] => Div1.IN16
data_in[16] => Div2.IN12
data_in[16] => Div3.IN9
data_in[16] => Div4.IN6
data_in[16] => Mod4.IN6
data_in[17] => Div0.IN18
data_in[17] => Div1.IN15
data_in[17] => Div2.IN11
data_in[17] => Div3.IN8
data_in[17] => Div4.IN5
data_in[17] => Mod4.IN5
data_in[18] => Div0.IN17
data_in[18] => Div1.IN14
data_in[18] => Div2.IN10
data_in[18] => Div3.IN7
data_in[18] => Div4.IN4
data_in[18] => Mod4.IN4
hex1[0] <= hex1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[1] <= hex1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[2] <= hex1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[3] <= hex1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[4] <= hex1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[5] <= hex1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[6] <= hex1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[0] <= hex2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[1] <= hex2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[2] <= hex2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[3] <= hex2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[4] <= hex2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[5] <= hex2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[6] <= hex2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[0] <= hex3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[1] <= hex3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[2] <= hex3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[3] <= hex3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[4] <= hex3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[5] <= hex3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[6] <= hex3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[0] <= hex4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[1] <= hex4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[2] <= hex4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[3] <= hex4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[4] <= hex4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[5] <= hex4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[6] <= hex4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[0] <= hex5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[1] <= hex5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[2] <= hex5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[3] <= hex5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[4] <= hex5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[5] <= hex5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[6] <= hex5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[0] <= hex6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[1] <= hex6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[2] <= hex6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[3] <= hex6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[4] <= hex6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[5] <= hex6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex6[6] <= hex6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[0] <= hex7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[1] <= hex7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[2] <= hex7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[3] <= hex7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[4] <= hex7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[5] <= hex7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex7[6] <= hex7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex8[0] <= hex8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex8[1] <= hex8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex8[2] <= hex8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex8[3] <= hex8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex8[4] <= hex8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex8[5] <= hex8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex8[6] <= hex8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


