{
    "reg": [
        {
            "bits": 16,
            "name": "modulo value added to <tt>A</tt> address at end of each line (or XOR'd if <tt>A_CONST</tt>)",
            "type": 4
        }
    ],
    "config": {
        "bits": 16
    }
}