// Seed: 352923578
module module_0 (
    input  wor   id_0,
    output wand  id_1,
    input  wire  id_2,
    output wire  id_3,
    output wor   id_4,
    input  tri   id_5,
    input  tri0  id_6,
    output wire  id_7,
    input  wire  id_8,
    input  wand  id_9,
    input  tri0  id_10,
    output uwire id_11
);
  assign id_1 = id_2;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    output wire id_5,
    input supply1 id_6,
    output tri1 id_7,
    output tri0 id_8
);
  assign id_8 = 1 ? 1 : 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_8,
      id_5,
      id_3,
      id_6,
      id_1,
      id_3,
      id_2,
      id_4,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
