\subsection{arch Architecture Reference}
\label{classbit__unpack_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=198pt]{d0/d27/classbit__unpack_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+478}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+479}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+data64\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+data64\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+data64\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+data64} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+data64\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+data64} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+data64\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf unpack\+\_\+32\+\_\+to\+\_\+48\+\_\+inst0}  {\bfseries entity unpack\+\_\+32\+\_\+to\+\_\+48}   
\item 
{\bf unpack\+\_\+32\+\_\+to\+\_\+56\+\_\+inst1}  {\bfseries entity unpack\+\_\+32\+\_\+to\+\_\+56}   
\item 
{\bf unpack\+\_\+32\+\_\+to\+\_\+64\+\_\+inst2}  {\bfseries entity unpack\+\_\+32\+\_\+to\+\_\+64}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 34} of file {\bf bit\+\_\+unpack.\+vhd}.



\subsubsection{Member Function Documentation}
\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+478@{P\+R\+O\+C\+E\+S\+S\+\_\+478}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+478@{P\+R\+O\+C\+E\+S\+S\+\_\+478}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+478clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+478 (
\begin{DoxyParamCaption}
\item[{}]{clk, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classbit__unpack_1_1arch_a1a89b5cd17faa96e263b0adfb3c9b321}


Definition at line {\bf 119} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+479@{P\+R\+O\+C\+E\+S\+S\+\_\+479}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+479@{P\+R\+O\+C\+E\+S\+S\+\_\+479}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+479clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+479(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classbit__unpack_1_1arch_ab08fabfe149d8f669d3ef6abee82906e}


Definition at line {\bf 145} of file {\bf bit\+\_\+unpack.\+vhd}.



\subsubsection{Member Data Documentation}
\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!inst0\+\_\+data64\+\_\+out@{inst0\+\_\+data64\+\_\+out}}
\index{inst0\+\_\+data64\+\_\+out@{inst0\+\_\+data64\+\_\+out}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{inst0\+\_\+data64\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+data64\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_a9264ee80221652f75e348a052bc43c11}


Definition at line {\bf 38} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!inst0\+\_\+data\+\_\+out\+\_\+valid@{inst0\+\_\+data\+\_\+out\+\_\+valid}}
\index{inst0\+\_\+data\+\_\+out\+\_\+valid@{inst0\+\_\+data\+\_\+out\+\_\+valid}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{inst0\+\_\+data\+\_\+out\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_a0ddd3f9740be40a68fb2c54a7cec23b6}


Definition at line {\bf 39} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!inst1\+\_\+data64\+\_\+out@{inst1\+\_\+data64\+\_\+out}}
\index{inst1\+\_\+data64\+\_\+out@{inst1\+\_\+data64\+\_\+out}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{inst1\+\_\+data64\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+data64\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_ad6ff50cb554df876e73e0ff0d3649e1d}


Definition at line {\bf 42} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!inst1\+\_\+data\+\_\+out\+\_\+valid@{inst1\+\_\+data\+\_\+out\+\_\+valid}}
\index{inst1\+\_\+data\+\_\+out\+\_\+valid@{inst1\+\_\+data\+\_\+out\+\_\+valid}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{inst1\+\_\+data\+\_\+out\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_ac0f1f24476ec7bf7524fe55498a730c0}


Definition at line {\bf 43} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!inst2\+\_\+data64\+\_\+out@{inst2\+\_\+data64\+\_\+out}}
\index{inst2\+\_\+data64\+\_\+out@{inst2\+\_\+data64\+\_\+out}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{inst2\+\_\+data64\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+data64\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_ab932b2785270a0cbed2914fec005e38a}


Definition at line {\bf 45} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!inst2\+\_\+data\+\_\+out\+\_\+valid@{inst2\+\_\+data\+\_\+out\+\_\+valid}}
\index{inst2\+\_\+data\+\_\+out\+\_\+valid@{inst2\+\_\+data\+\_\+out\+\_\+valid}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{inst2\+\_\+data\+\_\+out\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_ac33a07bbafd14274ce17c2f3aa788ac3}


Definition at line {\bf 46} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!mux0\+\_\+data64@{mux0\+\_\+data64}}
\index{mux0\+\_\+data64@{mux0\+\_\+data64}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{mux0\+\_\+data64}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+data64} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_a402115012676c8602c57b838653f6c80}


Definition at line {\bf 50} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!mux0\+\_\+data64\+\_\+reg@{mux0\+\_\+data64\+\_\+reg}}
\index{mux0\+\_\+data64\+\_\+reg@{mux0\+\_\+data64\+\_\+reg}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{mux0\+\_\+data64\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+data64\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_afe48a89028696108e14eb4054bb06744}


Definition at line {\bf 54} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!mux0\+\_\+data\+\_\+out\+\_\+valid@{mux0\+\_\+data\+\_\+out\+\_\+valid}}
\index{mux0\+\_\+data\+\_\+out\+\_\+valid@{mux0\+\_\+data\+\_\+out\+\_\+valid}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{mux0\+\_\+data\+\_\+out\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_a7d13ed4c5f4e6febbc0aa587a58a066e}


Definition at line {\bf 51} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!mux0\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg@{mux0\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg}}
\index{mux0\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg@{mux0\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{mux0\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_a2ff613067acbe6173a72f91e0b6dec51}


Definition at line {\bf 55} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!mux0\+\_\+sel@{mux0\+\_\+sel}}
\index{mux0\+\_\+sel@{mux0\+\_\+sel}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{mux0\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_ac9e99bba5612ff95a0f9d69fdae7ecb3}


Definition at line {\bf 52} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!mux1\+\_\+data64@{mux1\+\_\+data64}}
\index{mux1\+\_\+data64@{mux1\+\_\+data64}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{mux1\+\_\+data64}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+data64} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_a9d5e018b40d504aad7ca265f538027ae}


Definition at line {\bf 59} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!mux1\+\_\+data64\+\_\+reg@{mux1\+\_\+data64\+\_\+reg}}
\index{mux1\+\_\+data64\+\_\+reg@{mux1\+\_\+data64\+\_\+reg}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{mux1\+\_\+data64\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+data64\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_ad18f54481c26428cbc0124b1050cd33a}


Definition at line {\bf 63} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!mux1\+\_\+data\+\_\+out\+\_\+valid@{mux1\+\_\+data\+\_\+out\+\_\+valid}}
\index{mux1\+\_\+data\+\_\+out\+\_\+valid@{mux1\+\_\+data\+\_\+out\+\_\+valid}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{mux1\+\_\+data\+\_\+out\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_a6b3cd5402e6ef81236358ea94954d18f}


Definition at line {\bf 60} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!mux1\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg@{mux1\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg}}
\index{mux1\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg@{mux1\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{mux1\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_af48cdfb4065ba50ab7dd093762706eac}


Definition at line {\bf 64} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!mux1\+\_\+sel@{mux1\+\_\+sel}}
\index{mux1\+\_\+sel@{mux1\+\_\+sel}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{mux1\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack_1_1arch_ae2038357816b93311d472be818881c43}


Definition at line {\bf 61} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!unpack\+\_\+32\+\_\+to\+\_\+48\+\_\+inst0@{unpack\+\_\+32\+\_\+to\+\_\+48\+\_\+inst0}}
\index{unpack\+\_\+32\+\_\+to\+\_\+48\+\_\+inst0@{unpack\+\_\+32\+\_\+to\+\_\+48\+\_\+inst0}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{unpack\+\_\+32\+\_\+to\+\_\+48\+\_\+inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf unpack\+\_\+32\+\_\+to\+\_\+48\+\_\+inst0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{unpack\+\_\+32\+\_\+to\+\_\+48}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classbit__unpack_1_1arch_a75bd24a057b6fcfe9ceff41ddf5a5a96}


Definition at line {\bf 82} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!unpack\+\_\+32\+\_\+to\+\_\+56\+\_\+inst1@{unpack\+\_\+32\+\_\+to\+\_\+56\+\_\+inst1}}
\index{unpack\+\_\+32\+\_\+to\+\_\+56\+\_\+inst1@{unpack\+\_\+32\+\_\+to\+\_\+56\+\_\+inst1}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{unpack\+\_\+32\+\_\+to\+\_\+56\+\_\+inst1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf unpack\+\_\+32\+\_\+to\+\_\+56\+\_\+inst1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{unpack\+\_\+32\+\_\+to\+\_\+56}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classbit__unpack_1_1arch_af94b88cfc56125925226323000d210f0}


Definition at line {\bf 92} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}!unpack\+\_\+32\+\_\+to\+\_\+64\+\_\+inst2@{unpack\+\_\+32\+\_\+to\+\_\+64\+\_\+inst2}}
\index{unpack\+\_\+32\+\_\+to\+\_\+64\+\_\+inst2@{unpack\+\_\+32\+\_\+to\+\_\+64\+\_\+inst2}!bit\+\_\+unpack\+::arch@{bit\+\_\+unpack\+::arch}}
\paragraph[{unpack\+\_\+32\+\_\+to\+\_\+64\+\_\+inst2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf unpack\+\_\+32\+\_\+to\+\_\+64\+\_\+inst2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{unpack\+\_\+32\+\_\+to\+\_\+64}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classbit__unpack_1_1arch_ad1e0b268e2622febccc728b66a7f9c6b}


Definition at line {\bf 102} of file {\bf bit\+\_\+unpack.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/bit\+\_\+unpack/synth/{\bf bit\+\_\+unpack.\+vhd}\end{DoxyCompactItemize}
