{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",[
          ["in",["Record",[["arg_1",["Array",1,["Array",1,["Array",16,"BitIn"]]]]]]],
          ["out",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_305_309_310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_311_315_316":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const0__304":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000000000000"]}
          },
          "const5__308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000000000005"]}
          },
          "const5__314":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000000000005"]}
          },
          "lb_p4_clamped_stencil_update_stream$reg_0_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"init":[["BitVector",16],"16'h0078"]}
          },
          "mul_307_308_309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_313_314_315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_305_309_310.in0","const0__304.out"],
          ["add_305_309_310.in1","mul_307_308_309.out"],
          ["add_305_309_310.out","add_311_315_316.in0"],
          ["add_311_315_316.in1","mul_313_314_315.out"],
          ["const5__308.out","mul_307_308_309.in1"],
          ["const5__314.out","mul_313_314_315.in1"],
          ["lb_p4_clamped_stencil_update_stream$reg_0_1.in","self.in.arg_1.0.0"],
          ["mul_307_308_309.in0","lb_p4_clamped_stencil_update_stream$reg_0_1.out"],
          ["mul_313_314_315.in0","lb_p4_clamped_stencil_update_stream$reg_0_1.out"],
          ["add_311_315_316.out","self.out"]
        ]
      }
    }
  }
}
}
