{
    "meta": {
        "version": 2,
        "flow": [
            "Yosys.Synthesis",
            "OpenROAD.Floorplan",
            "OpenROAD.GlobalPlacementSkipIO",
            "OpenROAD.IOPlacement",
            "OpenROAD.GlobalPlacement",
            "OpenROAD.RepairDesignPostGPL",
            "OpenROAD.DetailedPlacement",
            "OpenROAD.CTS",
            "OpenROAD.GlobalRouting",
            "OpenROAD.DetailedRouting"
        ]
    },
    "DESIGN_NAME": "parallel_fp_adder",
    "VERILOG_FILES": "dir::../home/sarah/code/uni/vlsi/VLSI_Project/FPALU/rtl/adder/parallel_fp_adder.v",
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "CLOCK_PERIOD": 20.0,
    "FP_CORE_UTIL": 60,
    "SYNTH_STRATEGY": "AREA 0"
}