

================================================================
== Vitis HLS Report for 'axil_mat_prod1'
================================================================
* Date:           Wed May  7 11:32:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        axil_mat_prod1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min |  max |                      Type                      |
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+
    |        2|     2008|  20.000 ns|  20.080 us|    1|  2002|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_16_1  |        0|     2006|         9|          2|          1|  0 ~ 1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   3|      -|      -|    -|
|Expression       |        -|   -|      0|    410|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        6|   3|    555|    492|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    131|    -|
|Register         |        -|   -|    597|     96|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        6|   6|   1152|   1129|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        5|   7|      3|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |BUS1_s_axi_U           |BUS1_s_axi          |        6|   0|  390|  442|    0|
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        6|   3|  555|  492|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_10s_10s_10ns_10_4_1_U3  |mac_muladd_10s_10s_10ns_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_10s_10s_10ns_10_4_1_U4  |mac_muladd_10s_10s_10ns_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_10s_10s_10s_10_4_1_U2   |mac_muladd_10s_10s_10s_10_4_1   |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_277_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln27_fu_233_p2     |         +|   0|  0|  39|          32|           1|
    |j_1_fu_217_p2          |         +|   0|  0|  39|          32|           1|
    |k_1_fu_205_p2          |         +|   0|  0|  39|          32|           1|
    |icmp_ln16_fu_175_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln20_fu_199_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln23_fu_211_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln27_fu_223_p2    |      icmp|   0|  0|  39|          32|          32|
    |i_3_fu_238_p3          |    select|   0|  0|  32|           1|          32|
    |j_2_fu_244_p3          |    select|   0|  0|  32|           1|           1|
    |select_ln20_fu_282_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 410|         260|         199|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|   32|         64|
    |ap_sig_allocacmp_j_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_k_load           |   9|          2|   32|         64|
    |i_fu_84                           |   9|          2|   32|         64|
    |j_fu_80                           |   9|          2|   32|         64|
    |k_fu_76                           |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 131|         29|  200|        401|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln25_reg_426                  |  10|   0|   10|          0|
    |add_ln25_reg_426_pp0_iter3_reg    |  10|   0|   10|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_2_reg_353                       |  32|   0|   32|          0|
    |i_fu_84                           |  32|   0|   32|          0|
    |icmp_ln16_reg_359                 |   1|   0|    1|          0|
    |icmp_ln20_reg_381                 |   1|   0|    1|          0|
    |icmp_ln23_reg_391                 |   1|   0|    1|          0|
    |icmp_ln27_reg_400                 |   1|   0|    1|          0|
    |j_1_reg_395                       |  32|   0|   32|          0|
    |j_fu_80                           |  32|   0|   32|          0|
    |k_1_reg_386                       |  32|   0|   32|          0|
    |k_fu_76                           |  32|   0|   32|          0|
    |m1_load_reg_416                   |  32|   0|   32|          0|
    |m2_load_reg_421                   |  32|   0|   32|          0|
    |mul_reg_431                       |  32|   0|   32|          0|
    |regc                              |  32|   0|   32|          0|
    |trunc_ln14_1_reg_369              |  10|   0|   10|          0|
    |trunc_ln14_2_reg_375              |  10|   0|   10|          0|
    |trunc_ln14_reg_363                |  10|   0|   10|          0|
    |trunc_ln14_reg_363_pp0_iter1_reg  |  10|   0|   10|          0|
    |trunc_ln3_reg_342                 |  10|   0|   10|          0|
    |icmp_ln16_reg_359                 |  64|  32|    1|          0|
    |icmp_ln20_reg_381                 |  64|  32|    1|          0|
    |icmp_ln23_reg_391                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 597|  96|  408|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------+-----+-----+------------+----------------+--------------+
|s_axi_BUS1_AWVALID  |   in|    1|       s_axi|            BUS1|         array|
|s_axi_BUS1_AWREADY  |  out|    1|       s_axi|            BUS1|         array|
|s_axi_BUS1_AWADDR   |   in|   14|       s_axi|            BUS1|         array|
|s_axi_BUS1_WVALID   |   in|    1|       s_axi|            BUS1|         array|
|s_axi_BUS1_WREADY   |  out|    1|       s_axi|            BUS1|         array|
|s_axi_BUS1_WDATA    |   in|   32|       s_axi|            BUS1|         array|
|s_axi_BUS1_WSTRB    |   in|    4|       s_axi|            BUS1|         array|
|s_axi_BUS1_ARVALID  |   in|    1|       s_axi|            BUS1|         array|
|s_axi_BUS1_ARREADY  |  out|    1|       s_axi|            BUS1|         array|
|s_axi_BUS1_ARADDR   |   in|   14|       s_axi|            BUS1|         array|
|s_axi_BUS1_RVALID   |  out|    1|       s_axi|            BUS1|         array|
|s_axi_BUS1_RREADY   |   in|    1|       s_axi|            BUS1|         array|
|s_axi_BUS1_RDATA    |  out|   32|       s_axi|            BUS1|         array|
|s_axi_BUS1_RRESP    |  out|    2|       s_axi|            BUS1|         array|
|s_axi_BUS1_BVALID   |  out|    1|       s_axi|            BUS1|         array|
|s_axi_BUS1_BREADY   |   in|    1|       s_axi|            BUS1|         array|
|s_axi_BUS1_BRESP    |  out|    2|       s_axi|            BUS1|         array|
|ap_clk              |   in|    1|  ap_ctrl_hs|  axil_mat_prod1|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  axil_mat_prod1|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  axil_mat_prod1|  return value|
+--------------------+-----+-----+------------+----------------+--------------+

