

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_5u_config11_s'
================================================================
* Date:           Sat Mar  2 01:09:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.245 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.999 ns|  9.999 ns|    3|    3|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1450|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       62|    -|
|Register             |        -|     -|      397|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      397|     1512|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln813_440_fu_1432_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln813_441_fu_1442_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln813_442_fu_1452_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln813_443_fu_1462_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln813_444_fu_1808_p2  |         +|   0|  0|  22|          15|          15|
    |add_ln813_445_fu_1468_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln813_446_fu_1817_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln813_447_fu_1474_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln813_448_fu_1484_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln813_449_fu_1494_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln813_450_fu_1826_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln813_451_fu_1836_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln813_453_fu_1852_p2  |         +|   0|  0|  19|          12|          11|
    |add_ln813_455_fu_1500_p2  |         +|   0|  0|  19|          12|           8|
    |add_ln813_456_fu_1510_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln813_457_fu_1520_p2  |         +|   0|  0|  16|          14|          14|
    |add_ln813_458_fu_1526_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln813_459_fu_1536_p2  |         +|   0|  0|  16|          14|          14|
    |add_ln813_461_fu_1542_p2  |         +|   0|  0|  19|          12|           9|
    |add_ln813_462_fu_1552_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln813_463_fu_1562_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln813_464_fu_1568_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln813_465_fu_1883_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln813_466_fu_1574_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln813_468_fu_1580_p2  |         +|   0|  0|  19|          12|           7|
    |add_ln813_469_fu_1590_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln813_470_fu_1600_p2  |         +|   0|  0|  16|          14|          14|
    |add_ln813_471_fu_1606_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln813_472_fu_1616_p2  |         +|   0|  0|  16|          14|          14|
    |add_ln813_473_fu_1622_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln813_474_fu_1908_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln813_475_fu_1628_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln813_476_fu_1638_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln813_477_fu_1648_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln813_fu_1422_p2      |         +|   0|  0|  19|          12|           8|
    |res_V_29_fu_1862_p2       |         +|   0|  0|  20|          13|          13|
    |res_V_30_fu_1896_p2       |         +|   0|  0|  22|          15|          15|
    |res_V_31_fu_1846_p2       |         +|   0|  0|  23|          16|          16|
    |res_V_32_fu_1917_p2       |         +|   0|  0|  16|          15|          15|
    |res_V_fu_1871_p2          |         +|   0|  0|  22|          15|          15|
    |r_V_364_fu_471_p2         |         -|   0|  0|  19|           1|          12|
    |r_V_366_fu_503_p2         |         -|   0|  0|  19|          12|          12|
    |r_V_367_fu_1665_p2        |         -|   0|  0|  19|           1|          12|
    |r_V_368_fu_597_p2         |         -|   0|  0|  19|           1|          12|
    |r_V_369_fu_531_p2         |         -|   0|  0|  19|           1|          12|
    |r_V_370_fu_638_p2         |         -|   0|  0|  19|           1|          12|
    |r_V_371_fu_669_p2         |         -|   0|  0|  19|          12|          12|
    |r_V_372_fu_700_p2         |         -|   0|  0|  19|           1|          12|
    |r_V_374_fu_734_p2         |         -|   0|  0|  19|          12|          12|
    |r_V_375_fu_764_p2         |         -|   0|  0|  19|          12|          12|
    |r_V_377_fu_784_p2         |         -|   0|  0|  19|           1|          12|
    |r_V_378_fu_804_p2         |         -|   0|  0|  19|          12|          12|
    |r_V_379_fu_835_p2         |         -|   0|  0|  19|           1|          12|
    |r_V_380_fu_866_p2         |         -|   0|  0|  19|           1|          12|
    |r_V_381_fu_897_p2         |         -|   0|  0|  19|           1|          12|
    |r_V_382_fu_928_p2         |         -|   0|  0|  19|           1|          12|
    |r_V_383_fu_959_p2         |         -|   0|  0|  19|           1|          12|
    |r_V_385_fu_993_p2         |         -|   0|  0|  19|          12|          12|
    |r_V_386_fu_1038_p2        |         -|   0|  0|  18|          11|          11|
    |r_V_388_fu_1073_p2        |         -|   0|  0|  19|          12|          12|
    |r_V_389_fu_1093_p2        |         -|   0|  0|  19|           1|          12|
    |r_V_390_fu_1710_p2        |         -|   0|  0|  18|          11|          11|
    |r_V_391_fu_1124_p2        |         -|   0|  0|  19|           1|          12|
    |r_V_393_fu_1748_p2        |         -|   0|  0|  19|          12|          12|
    |r_V_394_fu_1158_p2        |         -|   0|  0|  19|           1|          12|
    |r_V_395_fu_1178_p2        |         -|   0|  0|  19|          12|          12|
    |r_V_396_fu_1212_p2        |         -|   0|  0|  19|           1|          12|
    |r_V_397_fu_1232_p2        |         -|   0|  0|  19|          12|          12|
    |r_V_398_fu_1266_p2        |         -|   0|  0|  19|          12|          12|
    |r_V_399_fu_1286_p2        |         -|   0|  0|  19|           1|          12|
    |r_V_401_fu_1782_p2        |         -|   0|  0|  19|          12|          12|
    |r_V_403_fu_1320_p2        |         -|   0|  0|  19|           1|          12|
    |r_V_404_fu_1340_p2        |         -|   0|  0|  19|          12|          12|
    |r_V_405_fu_1371_p2        |         -|   0|  0|  19|           1|          12|
    |r_V_406_fu_1402_p2        |         -|   0|  0|  19|           1|          12|
    |r_V_fu_443_p2             |         -|   0|  0|  19|           1|          12|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1450|         730|         944|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  26|          5|    1|          5|
    |ap_done            |   9|          2|    1|          2|
    |layer10_out_blk_n  |   9|          2|    1|          2|
    |layer11_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  62|         13|    5|         13|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln813_443_reg_2119   |  14|   0|   14|          0|
    |add_ln813_445_reg_2124   |  13|   0|   13|          0|
    |add_ln813_449_reg_2129   |   9|   0|   13|          4|
    |add_ln813_459_reg_2134   |  14|   0|   14|          0|
    |add_ln813_463_reg_2139   |  13|   0|   13|          0|
    |add_ln813_464_reg_2144   |  13|   0|   13|          0|
    |add_ln813_466_reg_2149   |  13|   0|   13|          0|
    |add_ln813_472_reg_2154   |  14|   0|   14|          0|
    |add_ln813_473_reg_2159   |  12|   0|   12|          0|
    |add_ln813_477_reg_2164   |   9|   0|   13|          4|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |data_V_112_reg_1976      |   6|   0|    6|          0|
    |data_V_113_reg_1982      |   6|   0|    6|          0|
    |data_V_114_reg_2013      |   6|   0|    6|          0|
    |data_V_115_reg_2019      |   6|   0|    6|          0|
    |data_V_116_reg_2038      |   6|   0|    6|          0|
    |data_V_117_reg_2044      |   6|   0|    6|          0|
    |data_V_118_reg_2050      |   6|   0|    6|          0|
    |data_V_119_reg_2056      |   6|   0|    6|          0|
    |data_V_120_reg_2062      |   6|   0|    6|          0|
    |data_V_121_reg_2068      |   6|   0|    6|          0|
    |lshr_ln818_1_reg_2094    |   5|   0|    5|          0|
    |lshr_ln818_3_reg_2109    |  11|   0|   11|          0|
    |lshr_ln818_s_reg_2084    |  11|   0|   11|          0|
    |res_V_29_reg_2174        |  13|   0|   13|          0|
    |res_V_30_reg_2184        |  15|   0|   15|          0|
    |res_V_31_reg_2169        |  16|   0|   16|          0|
    |res_V_32_reg_2189        |  15|   0|   15|          0|
    |res_V_reg_2179           |  15|   0|   15|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_34_reg_2099          |   6|   0|    6|          0|
    |tmp_35_reg_2104          |   6|   0|    6|          0|
    |trunc_ln43_10_reg_2003   |   6|   0|    6|          0|
    |trunc_ln43_11_reg_2008   |   6|   0|    6|          0|
    |trunc_ln43_12_reg_2027   |   6|   0|    6|          0|
    |trunc_ln43_13_reg_2033   |   6|   0|    6|          0|
    |trunc_ln43_2_reg_1955    |   6|   0|    6|          0|
    |trunc_ln43_3_reg_1960    |   6|   0|    6|          0|
    |trunc_ln43_5_reg_1965    |   6|   0|    6|          0|
    |trunc_ln43_6_reg_1971    |   6|   0|    6|          0|
    |trunc_ln43_7_reg_1988    |   6|   0|    6|          0|
    |trunc_ln43_8_reg_1993    |   6|   0|    6|          0|
    |trunc_ln43_9_reg_1998    |   6|   0|    6|          0|
    |trunc_ln818_21_reg_2114  |   7|   0|   11|          4|
    |trunc_ln818_3_reg_2074   |   7|   0|   11|          4|
    |trunc_ln818_6_reg_2089   |   7|   0|   11|          4|
    |trunc_ln_reg_2079        |   7|   0|   11|          4|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 397|   0|  421|         24|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,5u>,config11>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,5u>,config11>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,5u>,config11>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,5u>,config11>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,5u>,config11>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,5u>,config11>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,5u>,config11>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,5u>,config11>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,5u>,config11>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,32u>,array<ap_fixed<16,6,5,3,0>,5u>,config11>|  return value|
|layer10_out_dout            |   in|  192|     ap_fifo|                                                          layer10_out|       pointer|
|layer10_out_num_data_valid  |   in|    2|     ap_fifo|                                                          layer10_out|       pointer|
|layer10_out_fifo_cap        |   in|    2|     ap_fifo|                                                          layer10_out|       pointer|
|layer10_out_empty_n         |   in|    1|     ap_fifo|                                                          layer10_out|       pointer|
|layer10_out_read            |  out|    1|     ap_fifo|                                                          layer10_out|       pointer|
|layer11_out_din             |  out|   80|     ap_fifo|                                                          layer11_out|       pointer|
|layer11_out_num_data_valid  |   in|    2|     ap_fifo|                                                          layer11_out|       pointer|
|layer11_out_fifo_cap        |   in|    2|     ap_fifo|                                                          layer11_out|       pointer|
|layer11_out_full_n          |   in|    1|     ap_fifo|                                                          layer11_out|       pointer|
|layer11_out_write           |  out|    1|     ap_fifo|                                                          layer11_out|       pointer|
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

