
module qlal3_left_assp_macro(input  A2F_ACK,
                             output [7:0] A2F_ADDR,
                             output [7:0] A2F_Control,
                             input  [7:0] A2F_GP_IN,
                             output [7:0] A2F_GP_OUT,
                             input  [7:0] A2F_RD_DATA,
                             output A2F_REQ,
                             output A2F_RWn,
                             input  [6:0] A2F_Status,
                             output [7:0] A2F_WR_DATA,
                             input  [31:0] Amult0,
                             input  [31:0] Bmult0,
                             output [63:0] Cmult0,
                             input  [8:0] RAM0_ADDR,
                             input  RAM0_CLK,
                             input  RAM0_CLKS,
                             output [35:0] RAM0_RD_DATA,
                             input  RAM0_RD_EN,
                             input  RAM0_RME_af,
                             input  [3:0] RAM0_RM_af,
                             input  RAM0_TEST1_af,
                             input  [3:0] RAM0_WR_BE,
                             input  [35:0] RAM0_WR_DATA,
                             input  RAM0_WR_EN,
                             input  [11:0] RAM8K_P0_ADDR,
                             input  RAM8K_P0_CLK,
                             input  RAM8K_P0_CLKS,
                             input  [1:0] RAM8K_P0_WR_BE,
                             input  [16:0] RAM8K_P0_WR_DATA,
                             input  RAM8K_P0_WR_EN,
                             input  [11:0] RAM8K_P1_ADDR,
                             input  RAM8K_P1_CLK,
                             input  RAM8K_P1_CLKS,
                             output [16:0] RAM8K_P1_RD_DATA,
                             input  RAM8K_P1_RD_EN,
                             input  RAM8K_P1_mux,
                             input  RAM8K_RME_af,
                             input  [3:0] RAM8K_RM_af,
                             input  RAM8K_TEST1_af,
                             output RAM8K_fifo_almost_empty,
                             output RAM8K_fifo_almost_full,
                             output [3:0] RAM8K_fifo_empty_flag,
                             input  RAM8K_fifo_en,
                             output [3:0] RAM8K_fifo_full_flag,
                             input  RESET_n,
                             input  RESET_nS,
                             input  SEL_18_bottom,
                             input  SEL_18_left,
                             input  SEL_18_right,
                             input  SEL_18_top,
                             input  SPI_CLK,
                             input  SPI_CLKS,
                             output SPI_MISO,
                             output SPI_MISOe,
                             input  SPI_MOSI,
                             input  SPI_SSn,
                             output SYSCLK,
                             output SYSCLK_x2,
                             input  Valid_mult0,
                             input  [3:0] af_burnin_mode,
                             input  [31:0] af_dev_id,
                             input  af_fpga_int_en,
                             input  af_opt_0,
                             input  af_opt_1,
                             input  \af_plat_id[0],
                             input  \af_plat_id[1],
                             input  \af_plat_id[2],
                             input  \af_plat_id[3],
                             input  \af_plat_id[4],
                             input  \af_plat_id[5],
                             input  \af_plat_id[6],
                             input  \af_plat_id[7],
                             input  af_spi_cpha,
                             input  af_spi_cpol,
                             input  af_spi_lsbf,
                             input  default_SPI_IO_mux,
                             input  drive_io_en_0,
                             input  drive_io_en_1,
                             input  drive_io_en_2,
                             input  drive_io_en_3,
                             input  drive_io_en_4,
                             input  drive_io_en_5,
                             output fast_clk_out,
                             input  [7:0] int_i,
                             output int_o,
                             input  osc_en,
                             input  osc_fsel,
                             input  [2:0] osc_sel,
                             input  [1:0] reg_addr_int,
                             input  reg_clk_int,
                             input  reg_clk_intS,
                             output [7:0] reg_rd_data_int,
                             input  reg_rd_en_int,
                             input  [7:0] reg_wr_data_int,
                             input  reg_wr_en_int);


endmodule

