\hypertarget{structTPI__Type}{}\doxysection{TPI\+\_\+\+Type Struct Reference}
\label{structTPI__Type}\index{TPI\_Type@{TPI\_Type}}


Structure type to access the Trace Port Interface Register (TPI).  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga158e9d784f6ee6398f4bdcb2e4ca0912}{SSPSR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa723ef3d38237aa2465779b3cc73a94a}{CSPSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf143c5e8fc9a3b2be2878e9c1f331aa9}{RESERVED0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad75832a669eb121f6fce3c28d36b7fab}{ACPR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac3956fe93987b725d89d3be32738da12}{RESERVED1}} \mbox{[}55\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3eb655f2e45d7af358775025c1a50c8e}{SPPR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac7bbb92e6231b9b38ac483f7d161a096}{RESERVED2}} \mbox{[}131\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae67849b2c1016fe6ef9095827d16cddd}{FFSR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3eb42d69922e340037692424a69da880}{FFCR}}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga377b78fe804f327e6f8b3d0f37e7bfef}{FSCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga31700c8cdd26e4c094db72af33d9f24c}{RESERVED3}} \mbox{[}759\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa4b603c71768dbda553da571eccba1fe}{TRIGGER}}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae91ff529e87d8e234343ed31bcdc4f10}{FIFO0}}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga176d991adb4c022bd5b982a9f8fa6a1d}{ITATBCTR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga684071216fafee4e80be6aaa932cec46}{RESERVED4}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga20ca7fad4d4009c242f20a7b4a44b7d0}{ITATBCTR0}}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaebaa9b8dd27f8017dd4f92ecf32bac8e}{FIFO1}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab49c2cb6b5fe082746a444e07548c198}{ITCTRL}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3f80dd93f6bab6524603a7aa58de9a30}{RESERVED5}} \mbox{[}39\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2e4d5a07fabd771fa942a171230a0a84}{CLAIMSET}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga44efa6045512c8d4da64b0623f7a43ad}{CLAIMCLR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga476ca23fbc9480f1697fbec871130550}{RESERVED7}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4b2e0d680cf7e26728ca8966363a938d}{DEVID}}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga16d12c5b1e12f764fa3ec4a51c5f0f35}{DEVTYPE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Trace Port Interface Register (TPI). 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00871}{871}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
BLUE\+\_\+\+LIB/include/\+CMSIS/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\end{DoxyCompactItemize}
