Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 13 15:32:44 2018
| Host         : LAPTOP-HRAQ4RRP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bouncecube_control_sets_placed.rpt
| Design       : bouncecube
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              69 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+-----------------------+------------------+----------------+
|      Clock Signal     | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------+---------------+-----------------------+------------------+----------------+
|  clkdiv/inst/clk_out1 |               | compvga/ltOp          |                1 |              1 |
|  clkdiv/inst/clk_out1 |               | compvga/vsync_i_1_n_0 |                1 |              1 |
|  clkdiv/inst/clk_out1 |               |                       |                2 |              3 |
|  clkdiv/inst/clk_out1 |               | compvga/sel           |                4 |             10 |
|  clkdiv/inst/clk_out1 | compvga/sel   | compvga/clear         |                4 |             10 |
|  clk__0_BUFG          |               |                       |               18 |             66 |
+-----------------------+---------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     1 |
| 10     |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


