# hdl-utils

A collection of building blocks written in (usually System) Verilog.

Includes:
---------
* Asynchronous RX-only SPI slave (w/ TB) [I]
* VGA timing controller [-]
* Synchronous RX-only UART [-]


(Verification legend: I is Icarus simulation, X is Xilinx hardware, L is Lattice hardware)

