
Vaja 4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001154  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  0800132c  0800132c  0001132c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800133c  0800133c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800133c  0800133c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800133c  0800133c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800133c  0800133c  0001133c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001340  08001340  00011340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001344  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001350  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001350  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004d4d  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000f7d  00000000  00000000  00024d89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000540  00000000  00000000  00025d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000004b8  00000000  00000000  00026248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022f79  00000000  00000000  00026700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004d73  00000000  00000000  00049679  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000deb05  00000000  00000000  0004e3ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012cef1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001334  00000000  00000000  0012cf44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08001314 	.word	0x08001314

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08001314 	.word	0x08001314

08000218 <main>:




int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 f927 	bl	800046e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f856 	bl	80002d0 <SystemClock_Config>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  LED0_GPIO_init();
 8000224:	f000 f808 	bl	8000238 <LED0_GPIO_init>
	  HAL_Delay(200);
	  LED0_off();
	  HAL_Delay(200);
	  */

	  LED0_toggle();
 8000228:	f000 f842 	bl	80002b0 <LED0_toggle>
	  HAL_Delay(2000);
 800022c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000230:	f000 f98e 	bl	8000550 <HAL_Delay>
	  LED0_toggle();
 8000234:	e7f8      	b.n	8000228 <main+0x10>
	...

08000238 <LED0_GPIO_init>:
  /* USER CODE END 3 */
}


void LED0_GPIO_init(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= (1<<5);  //clock
 800023c:	4b1a      	ldr	r3, [pc, #104]	; (80002a8 <LED0_GPIO_init+0x70>)
 800023e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000240:	4a19      	ldr	r2, [pc, #100]	; (80002a8 <LED0_GPIO_init+0x70>)
 8000242:	f043 0320 	orr.w	r3, r3, #32
 8000246:	64d3      	str	r3, [r2, #76]	; 0x4c

	GPIOF->MODER |= (1<<4);	//output
 8000248:	4b18      	ldr	r3, [pc, #96]	; (80002ac <LED0_GPIO_init+0x74>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a17      	ldr	r2, [pc, #92]	; (80002ac <LED0_GPIO_init+0x74>)
 800024e:	f043 0310 	orr.w	r3, r3, #16
 8000252:	6013      	str	r3, [r2, #0]
	GPIOF->MODER &=~(1<<5);
 8000254:	4b15      	ldr	r3, [pc, #84]	; (80002ac <LED0_GPIO_init+0x74>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a14      	ldr	r2, [pc, #80]	; (80002ac <LED0_GPIO_init+0x74>)
 800025a:	f023 0320 	bic.w	r3, r3, #32
 800025e:	6013      	str	r3, [r2, #0]

	GPIOF->OTYPER &=~(1<<2); //push-pull
 8000260:	4b12      	ldr	r3, [pc, #72]	; (80002ac <LED0_GPIO_init+0x74>)
 8000262:	685b      	ldr	r3, [r3, #4]
 8000264:	4a11      	ldr	r2, [pc, #68]	; (80002ac <LED0_GPIO_init+0x74>)
 8000266:	f023 0304 	bic.w	r3, r3, #4
 800026a:	6053      	str	r3, [r2, #4]

	GPIOF->PUPDR  &=~(1<<5); //turn off pull up/down
 800026c:	4b0f      	ldr	r3, [pc, #60]	; (80002ac <LED0_GPIO_init+0x74>)
 800026e:	68db      	ldr	r3, [r3, #12]
 8000270:	4a0e      	ldr	r2, [pc, #56]	; (80002ac <LED0_GPIO_init+0x74>)
 8000272:	f023 0320 	bic.w	r3, r3, #32
 8000276:	60d3      	str	r3, [r2, #12]
	GPIOF->PUPDR  &=~(1<<4);
 8000278:	4b0c      	ldr	r3, [pc, #48]	; (80002ac <LED0_GPIO_init+0x74>)
 800027a:	68db      	ldr	r3, [r3, #12]
 800027c:	4a0b      	ldr	r2, [pc, #44]	; (80002ac <LED0_GPIO_init+0x74>)
 800027e:	f023 0310 	bic.w	r3, r3, #16
 8000282:	60d3      	str	r3, [r2, #12]

	GPIOF->OSPEEDR &=~(1<<5); //Low speed
 8000284:	4b09      	ldr	r3, [pc, #36]	; (80002ac <LED0_GPIO_init+0x74>)
 8000286:	689b      	ldr	r3, [r3, #8]
 8000288:	4a08      	ldr	r2, [pc, #32]	; (80002ac <LED0_GPIO_init+0x74>)
 800028a:	f023 0320 	bic.w	r3, r3, #32
 800028e:	6093      	str	r3, [r2, #8]
	GPIOF->OSPEEDR &=~(1<<4);
 8000290:	4b06      	ldr	r3, [pc, #24]	; (80002ac <LED0_GPIO_init+0x74>)
 8000292:	689b      	ldr	r3, [r3, #8]
 8000294:	4a05      	ldr	r2, [pc, #20]	; (80002ac <LED0_GPIO_init+0x74>)
 8000296:	f023 0310 	bic.w	r3, r3, #16
 800029a:	6093      	str	r3, [r2, #8]


}
 800029c:	bf00      	nop
 800029e:	46bd      	mov	sp, r7
 80002a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a4:	4770      	bx	lr
 80002a6:	bf00      	nop
 80002a8:	40021000 	.word	0x40021000
 80002ac:	48001400 	.word	0x48001400

080002b0 <LED0_toggle>:
void LED0_off(void)
{
	GPIOF->BSRR |= (1<<18); //postavi bit da ugasne pin
}
void LED0_toggle(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
	GPIOF->ODR ^= (1<<2);
 80002b4:	4b05      	ldr	r3, [pc, #20]	; (80002cc <LED0_toggle+0x1c>)
 80002b6:	695b      	ldr	r3, [r3, #20]
 80002b8:	4a04      	ldr	r2, [pc, #16]	; (80002cc <LED0_toggle+0x1c>)
 80002ba:	f083 0304 	eor.w	r3, r3, #4
 80002be:	6153      	str	r3, [r2, #20]
}
 80002c0:	bf00      	nop
 80002c2:	46bd      	mov	sp, r7
 80002c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop
 80002cc:	48001400 	.word	0x48001400

080002d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b094      	sub	sp, #80	; 0x50
 80002d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002d6:	f107 0318 	add.w	r3, r7, #24
 80002da:	2238      	movs	r2, #56	; 0x38
 80002dc:	2100      	movs	r1, #0
 80002de:	4618      	mov	r0, r3
 80002e0:	f001 f810 	bl	8001304 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e4:	1d3b      	adds	r3, r7, #4
 80002e6:	2200      	movs	r2, #0
 80002e8:	601a      	str	r2, [r3, #0]
 80002ea:	605a      	str	r2, [r3, #4]
 80002ec:	609a      	str	r2, [r3, #8]
 80002ee:	60da      	str	r2, [r3, #12]
 80002f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002f2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80002f6:	f000 fa31 	bl	800075c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002fa:	2302      	movs	r3, #2
 80002fc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000302:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000304:	2340      	movs	r3, #64	; 0x40
 8000306:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000308:	2300      	movs	r3, #0
 800030a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800030c:	f107 0318 	add.w	r3, r7, #24
 8000310:	4618      	mov	r0, r3
 8000312:	f000 fad7 	bl	80008c4 <HAL_RCC_OscConfig>
 8000316:	4603      	mov	r3, r0
 8000318:	2b00      	cmp	r3, #0
 800031a:	d001      	beq.n	8000320 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800031c:	f000 f818 	bl	8000350 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000320:	230f      	movs	r3, #15
 8000322:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000324:	2301      	movs	r3, #1
 8000326:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000328:	2300      	movs	r3, #0
 800032a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800032c:	2300      	movs	r3, #0
 800032e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000330:	2300      	movs	r3, #0
 8000332:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000334:	1d3b      	adds	r3, r7, #4
 8000336:	2100      	movs	r1, #0
 8000338:	4618      	mov	r0, r3
 800033a:	f000 fddb 	bl	8000ef4 <HAL_RCC_ClockConfig>
 800033e:	4603      	mov	r3, r0
 8000340:	2b00      	cmp	r3, #0
 8000342:	d001      	beq.n	8000348 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000344:	f000 f804 	bl	8000350 <Error_Handler>
  }
}
 8000348:	bf00      	nop
 800034a:	3750      	adds	r7, #80	; 0x50
 800034c:	46bd      	mov	sp, r7
 800034e:	bd80      	pop	{r7, pc}

08000350 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000354:	b672      	cpsid	i
}
 8000356:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000358:	e7fe      	b.n	8000358 <Error_Handler+0x8>
	...

0800035c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b082      	sub	sp, #8
 8000360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000362:	4b0f      	ldr	r3, [pc, #60]	; (80003a0 <HAL_MspInit+0x44>)
 8000364:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000366:	4a0e      	ldr	r2, [pc, #56]	; (80003a0 <HAL_MspInit+0x44>)
 8000368:	f043 0301 	orr.w	r3, r3, #1
 800036c:	6613      	str	r3, [r2, #96]	; 0x60
 800036e:	4b0c      	ldr	r3, [pc, #48]	; (80003a0 <HAL_MspInit+0x44>)
 8000370:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000372:	f003 0301 	and.w	r3, r3, #1
 8000376:	607b      	str	r3, [r7, #4]
 8000378:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800037a:	4b09      	ldr	r3, [pc, #36]	; (80003a0 <HAL_MspInit+0x44>)
 800037c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800037e:	4a08      	ldr	r2, [pc, #32]	; (80003a0 <HAL_MspInit+0x44>)
 8000380:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000384:	6593      	str	r3, [r2, #88]	; 0x58
 8000386:	4b06      	ldr	r3, [pc, #24]	; (80003a0 <HAL_MspInit+0x44>)
 8000388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800038a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800038e:	603b      	str	r3, [r7, #0]
 8000390:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000392:	f000 fa87 	bl	80008a4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000396:	bf00      	nop
 8000398:	3708      	adds	r7, #8
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	40021000 	.word	0x40021000

080003a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003a8:	e7fe      	b.n	80003a8 <NMI_Handler+0x4>

080003aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003aa:	b480      	push	{r7}
 80003ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ae:	e7fe      	b.n	80003ae <HardFault_Handler+0x4>

080003b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003b4:	e7fe      	b.n	80003b4 <MemManage_Handler+0x4>

080003b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003b6:	b480      	push	{r7}
 80003b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003ba:	e7fe      	b.n	80003ba <BusFault_Handler+0x4>

080003bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003c0:	e7fe      	b.n	80003c0 <UsageFault_Handler+0x4>

080003c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003c2:	b480      	push	{r7}
 80003c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003c6:	bf00      	nop
 80003c8:	46bd      	mov	sp, r7
 80003ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ce:	4770      	bx	lr

080003d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003d4:	bf00      	nop
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr

080003de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003de:	b480      	push	{r7}
 80003e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003e2:	bf00      	nop
 80003e4:	46bd      	mov	sp, r7
 80003e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ea:	4770      	bx	lr

080003ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003f0:	f000 f890 	bl	8000514 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003f4:	bf00      	nop
 80003f6:	bd80      	pop	{r7, pc}

080003f8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80003fc:	4b06      	ldr	r3, [pc, #24]	; (8000418 <SystemInit+0x20>)
 80003fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000402:	4a05      	ldr	r2, [pc, #20]	; (8000418 <SystemInit+0x20>)
 8000404:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000408:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800040c:	bf00      	nop
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	e000ed00 	.word	0xe000ed00

0800041c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800041c:	480d      	ldr	r0, [pc, #52]	; (8000454 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800041e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000420:	480d      	ldr	r0, [pc, #52]	; (8000458 <LoopForever+0x6>)
  ldr r1, =_edata
 8000422:	490e      	ldr	r1, [pc, #56]	; (800045c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000424:	4a0e      	ldr	r2, [pc, #56]	; (8000460 <LoopForever+0xe>)
  movs r3, #0
 8000426:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000428:	e002      	b.n	8000430 <LoopCopyDataInit>

0800042a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800042a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800042c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800042e:	3304      	adds	r3, #4

08000430 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000430:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000432:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000434:	d3f9      	bcc.n	800042a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000436:	4a0b      	ldr	r2, [pc, #44]	; (8000464 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000438:	4c0b      	ldr	r4, [pc, #44]	; (8000468 <LoopForever+0x16>)
  movs r3, #0
 800043a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800043c:	e001      	b.n	8000442 <LoopFillZerobss>

0800043e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800043e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000440:	3204      	adds	r2, #4

08000442 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000442:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000444:	d3fb      	bcc.n	800043e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000446:	f7ff ffd7 	bl	80003f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800044a:	f000 ff37 	bl	80012bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800044e:	f7ff fee3 	bl	8000218 <main>

08000452 <LoopForever>:

LoopForever:
    b LoopForever
 8000452:	e7fe      	b.n	8000452 <LoopForever>
  ldr   r0, =_estack
 8000454:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000458:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800045c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000460:	08001344 	.word	0x08001344
  ldr r2, =_sbss
 8000464:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000468:	2000002c 	.word	0x2000002c

0800046c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800046c:	e7fe      	b.n	800046c <ADC1_2_IRQHandler>

0800046e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800046e:	b580      	push	{r7, lr}
 8000470:	b082      	sub	sp, #8
 8000472:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000474:	2300      	movs	r3, #0
 8000476:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000478:	2003      	movs	r0, #3
 800047a:	f000 f93d 	bl	80006f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800047e:	200f      	movs	r0, #15
 8000480:	f000 f80e 	bl	80004a0 <HAL_InitTick>
 8000484:	4603      	mov	r3, r0
 8000486:	2b00      	cmp	r3, #0
 8000488:	d002      	beq.n	8000490 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800048a:	2301      	movs	r3, #1
 800048c:	71fb      	strb	r3, [r7, #7]
 800048e:	e001      	b.n	8000494 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000490:	f7ff ff64 	bl	800035c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000494:	79fb      	ldrb	r3, [r7, #7]

}
 8000496:	4618      	mov	r0, r3
 8000498:	3708      	adds	r7, #8
 800049a:	46bd      	mov	sp, r7
 800049c:	bd80      	pop	{r7, pc}
	...

080004a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b084      	sub	sp, #16
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80004a8:	2300      	movs	r3, #0
 80004aa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80004ac:	4b16      	ldr	r3, [pc, #88]	; (8000508 <HAL_InitTick+0x68>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d022      	beq.n	80004fa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80004b4:	4b15      	ldr	r3, [pc, #84]	; (800050c <HAL_InitTick+0x6c>)
 80004b6:	681a      	ldr	r2, [r3, #0]
 80004b8:	4b13      	ldr	r3, [pc, #76]	; (8000508 <HAL_InitTick+0x68>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80004c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80004c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80004c8:	4618      	mov	r0, r3
 80004ca:	f000 f93a 	bl	8000742 <HAL_SYSTICK_Config>
 80004ce:	4603      	mov	r3, r0
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d10f      	bne.n	80004f4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	2b0f      	cmp	r3, #15
 80004d8:	d809      	bhi.n	80004ee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004da:	2200      	movs	r2, #0
 80004dc:	6879      	ldr	r1, [r7, #4]
 80004de:	f04f 30ff 	mov.w	r0, #4294967295
 80004e2:	f000 f914 	bl	800070e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80004e6:	4a0a      	ldr	r2, [pc, #40]	; (8000510 <HAL_InitTick+0x70>)
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	6013      	str	r3, [r2, #0]
 80004ec:	e007      	b.n	80004fe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80004ee:	2301      	movs	r3, #1
 80004f0:	73fb      	strb	r3, [r7, #15]
 80004f2:	e004      	b.n	80004fe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80004f4:	2301      	movs	r3, #1
 80004f6:	73fb      	strb	r3, [r7, #15]
 80004f8:	e001      	b.n	80004fe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80004fa:	2301      	movs	r3, #1
 80004fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80004fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000500:	4618      	mov	r0, r3
 8000502:	3710      	adds	r7, #16
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}
 8000508:	20000008 	.word	0x20000008
 800050c:	20000000 	.word	0x20000000
 8000510:	20000004 	.word	0x20000004

08000514 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000518:	4b05      	ldr	r3, [pc, #20]	; (8000530 <HAL_IncTick+0x1c>)
 800051a:	681a      	ldr	r2, [r3, #0]
 800051c:	4b05      	ldr	r3, [pc, #20]	; (8000534 <HAL_IncTick+0x20>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4413      	add	r3, r2
 8000522:	4a03      	ldr	r2, [pc, #12]	; (8000530 <HAL_IncTick+0x1c>)
 8000524:	6013      	str	r3, [r2, #0]
}
 8000526:	bf00      	nop
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr
 8000530:	20000028 	.word	0x20000028
 8000534:	20000008 	.word	0x20000008

08000538 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
  return uwTick;
 800053c:	4b03      	ldr	r3, [pc, #12]	; (800054c <HAL_GetTick+0x14>)
 800053e:	681b      	ldr	r3, [r3, #0]
}
 8000540:	4618      	mov	r0, r3
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	20000028 	.word	0x20000028

08000550 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000558:	f7ff ffee 	bl	8000538 <HAL_GetTick>
 800055c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000568:	d004      	beq.n	8000574 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800056a:	4b09      	ldr	r3, [pc, #36]	; (8000590 <HAL_Delay+0x40>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	68fa      	ldr	r2, [r7, #12]
 8000570:	4413      	add	r3, r2
 8000572:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000574:	bf00      	nop
 8000576:	f7ff ffdf 	bl	8000538 <HAL_GetTick>
 800057a:	4602      	mov	r2, r0
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	1ad3      	subs	r3, r2, r3
 8000580:	68fa      	ldr	r2, [r7, #12]
 8000582:	429a      	cmp	r2, r3
 8000584:	d8f7      	bhi.n	8000576 <HAL_Delay+0x26>
  {
  }
}
 8000586:	bf00      	nop
 8000588:	bf00      	nop
 800058a:	3710      	adds	r7, #16
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	20000008 	.word	0x20000008

08000594 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	f003 0307 	and.w	r3, r3, #7
 80005a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005a4:	4b0c      	ldr	r3, [pc, #48]	; (80005d8 <__NVIC_SetPriorityGrouping+0x44>)
 80005a6:	68db      	ldr	r3, [r3, #12]
 80005a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005aa:	68ba      	ldr	r2, [r7, #8]
 80005ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005b0:	4013      	ands	r3, r2
 80005b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005c6:	4a04      	ldr	r2, [pc, #16]	; (80005d8 <__NVIC_SetPriorityGrouping+0x44>)
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	60d3      	str	r3, [r2, #12]
}
 80005cc:	bf00      	nop
 80005ce:	3714      	adds	r7, #20
 80005d0:	46bd      	mov	sp, r7
 80005d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d6:	4770      	bx	lr
 80005d8:	e000ed00 	.word	0xe000ed00

080005dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005e0:	4b04      	ldr	r3, [pc, #16]	; (80005f4 <__NVIC_GetPriorityGrouping+0x18>)
 80005e2:	68db      	ldr	r3, [r3, #12]
 80005e4:	0a1b      	lsrs	r3, r3, #8
 80005e6:	f003 0307 	and.w	r3, r3, #7
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	46bd      	mov	sp, r7
 80005ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f2:	4770      	bx	lr
 80005f4:	e000ed00 	.word	0xe000ed00

080005f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b083      	sub	sp, #12
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	6039      	str	r1, [r7, #0]
 8000602:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000608:	2b00      	cmp	r3, #0
 800060a:	db0a      	blt.n	8000622 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	b2da      	uxtb	r2, r3
 8000610:	490c      	ldr	r1, [pc, #48]	; (8000644 <__NVIC_SetPriority+0x4c>)
 8000612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000616:	0112      	lsls	r2, r2, #4
 8000618:	b2d2      	uxtb	r2, r2
 800061a:	440b      	add	r3, r1
 800061c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000620:	e00a      	b.n	8000638 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	b2da      	uxtb	r2, r3
 8000626:	4908      	ldr	r1, [pc, #32]	; (8000648 <__NVIC_SetPriority+0x50>)
 8000628:	79fb      	ldrb	r3, [r7, #7]
 800062a:	f003 030f 	and.w	r3, r3, #15
 800062e:	3b04      	subs	r3, #4
 8000630:	0112      	lsls	r2, r2, #4
 8000632:	b2d2      	uxtb	r2, r2
 8000634:	440b      	add	r3, r1
 8000636:	761a      	strb	r2, [r3, #24]
}
 8000638:	bf00      	nop
 800063a:	370c      	adds	r7, #12
 800063c:	46bd      	mov	sp, r7
 800063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000642:	4770      	bx	lr
 8000644:	e000e100 	.word	0xe000e100
 8000648:	e000ed00 	.word	0xe000ed00

0800064c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800064c:	b480      	push	{r7}
 800064e:	b089      	sub	sp, #36	; 0x24
 8000650:	af00      	add	r7, sp, #0
 8000652:	60f8      	str	r0, [r7, #12]
 8000654:	60b9      	str	r1, [r7, #8]
 8000656:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	f003 0307 	and.w	r3, r3, #7
 800065e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000660:	69fb      	ldr	r3, [r7, #28]
 8000662:	f1c3 0307 	rsb	r3, r3, #7
 8000666:	2b04      	cmp	r3, #4
 8000668:	bf28      	it	cs
 800066a:	2304      	movcs	r3, #4
 800066c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800066e:	69fb      	ldr	r3, [r7, #28]
 8000670:	3304      	adds	r3, #4
 8000672:	2b06      	cmp	r3, #6
 8000674:	d902      	bls.n	800067c <NVIC_EncodePriority+0x30>
 8000676:	69fb      	ldr	r3, [r7, #28]
 8000678:	3b03      	subs	r3, #3
 800067a:	e000      	b.n	800067e <NVIC_EncodePriority+0x32>
 800067c:	2300      	movs	r3, #0
 800067e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000680:	f04f 32ff 	mov.w	r2, #4294967295
 8000684:	69bb      	ldr	r3, [r7, #24]
 8000686:	fa02 f303 	lsl.w	r3, r2, r3
 800068a:	43da      	mvns	r2, r3
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	401a      	ands	r2, r3
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000694:	f04f 31ff 	mov.w	r1, #4294967295
 8000698:	697b      	ldr	r3, [r7, #20]
 800069a:	fa01 f303 	lsl.w	r3, r1, r3
 800069e:	43d9      	mvns	r1, r3
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a4:	4313      	orrs	r3, r2
         );
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	3724      	adds	r7, #36	; 0x24
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
	...

080006b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	3b01      	subs	r3, #1
 80006c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006c4:	d301      	bcc.n	80006ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006c6:	2301      	movs	r3, #1
 80006c8:	e00f      	b.n	80006ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ca:	4a0a      	ldr	r2, [pc, #40]	; (80006f4 <SysTick_Config+0x40>)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	3b01      	subs	r3, #1
 80006d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006d2:	210f      	movs	r1, #15
 80006d4:	f04f 30ff 	mov.w	r0, #4294967295
 80006d8:	f7ff ff8e 	bl	80005f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006dc:	4b05      	ldr	r3, [pc, #20]	; (80006f4 <SysTick_Config+0x40>)
 80006de:	2200      	movs	r2, #0
 80006e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006e2:	4b04      	ldr	r3, [pc, #16]	; (80006f4 <SysTick_Config+0x40>)
 80006e4:	2207      	movs	r2, #7
 80006e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006e8:	2300      	movs	r3, #0
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	e000e010 	.word	0xe000e010

080006f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000700:	6878      	ldr	r0, [r7, #4]
 8000702:	f7ff ff47 	bl	8000594 <__NVIC_SetPriorityGrouping>
}
 8000706:	bf00      	nop
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}

0800070e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800070e:	b580      	push	{r7, lr}
 8000710:	b086      	sub	sp, #24
 8000712:	af00      	add	r7, sp, #0
 8000714:	4603      	mov	r3, r0
 8000716:	60b9      	str	r1, [r7, #8]
 8000718:	607a      	str	r2, [r7, #4]
 800071a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800071c:	f7ff ff5e 	bl	80005dc <__NVIC_GetPriorityGrouping>
 8000720:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000722:	687a      	ldr	r2, [r7, #4]
 8000724:	68b9      	ldr	r1, [r7, #8]
 8000726:	6978      	ldr	r0, [r7, #20]
 8000728:	f7ff ff90 	bl	800064c <NVIC_EncodePriority>
 800072c:	4602      	mov	r2, r0
 800072e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000732:	4611      	mov	r1, r2
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff ff5f 	bl	80005f8 <__NVIC_SetPriority>
}
 800073a:	bf00      	nop
 800073c:	3718      	adds	r7, #24
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}

08000742 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000742:	b580      	push	{r7, lr}
 8000744:	b082      	sub	sp, #8
 8000746:	af00      	add	r7, sp, #0
 8000748:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800074a:	6878      	ldr	r0, [r7, #4]
 800074c:	f7ff ffb2 	bl	80006b4 <SysTick_Config>
 8000750:	4603      	mov	r3, r0
}
 8000752:	4618      	mov	r0, r3
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
	...

0800075c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800075c:	b480      	push	{r7}
 800075e:	b085      	sub	sp, #20
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d141      	bne.n	80007ee <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800076a:	4b4b      	ldr	r3, [pc, #300]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000772:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000776:	d131      	bne.n	80007dc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000778:	4b47      	ldr	r3, [pc, #284]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800077a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800077e:	4a46      	ldr	r2, [pc, #280]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000780:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000784:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000788:	4b43      	ldr	r3, [pc, #268]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000790:	4a41      	ldr	r2, [pc, #260]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000792:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000796:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000798:	4b40      	ldr	r3, [pc, #256]	; (800089c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2232      	movs	r2, #50	; 0x32
 800079e:	fb02 f303 	mul.w	r3, r2, r3
 80007a2:	4a3f      	ldr	r2, [pc, #252]	; (80008a0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80007a4:	fba2 2303 	umull	r2, r3, r2, r3
 80007a8:	0c9b      	lsrs	r3, r3, #18
 80007aa:	3301      	adds	r3, #1
 80007ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007ae:	e002      	b.n	80007b6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	3b01      	subs	r3, #1
 80007b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007b6:	4b38      	ldr	r3, [pc, #224]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007b8:	695b      	ldr	r3, [r3, #20]
 80007ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80007c2:	d102      	bne.n	80007ca <HAL_PWREx_ControlVoltageScaling+0x6e>
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d1f2      	bne.n	80007b0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80007ca:	4b33      	ldr	r3, [pc, #204]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007cc:	695b      	ldr	r3, [r3, #20]
 80007ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80007d6:	d158      	bne.n	800088a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80007d8:	2303      	movs	r3, #3
 80007da:	e057      	b.n	800088c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80007dc:	4b2e      	ldr	r3, [pc, #184]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80007e2:	4a2d      	ldr	r2, [pc, #180]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80007e8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80007ec:	e04d      	b.n	800088a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80007f4:	d141      	bne.n	800087a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80007f6:	4b28      	ldr	r3, [pc, #160]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80007fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000802:	d131      	bne.n	8000868 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000804:	4b24      	ldr	r3, [pc, #144]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000806:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800080a:	4a23      	ldr	r2, [pc, #140]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800080c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000810:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000814:	4b20      	ldr	r3, [pc, #128]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800081c:	4a1e      	ldr	r2, [pc, #120]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800081e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000822:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000824:	4b1d      	ldr	r3, [pc, #116]	; (800089c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2232      	movs	r2, #50	; 0x32
 800082a:	fb02 f303 	mul.w	r3, r2, r3
 800082e:	4a1c      	ldr	r2, [pc, #112]	; (80008a0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000830:	fba2 2303 	umull	r2, r3, r2, r3
 8000834:	0c9b      	lsrs	r3, r3, #18
 8000836:	3301      	adds	r3, #1
 8000838:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800083a:	e002      	b.n	8000842 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	3b01      	subs	r3, #1
 8000840:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000842:	4b15      	ldr	r3, [pc, #84]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000844:	695b      	ldr	r3, [r3, #20]
 8000846:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800084a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800084e:	d102      	bne.n	8000856 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d1f2      	bne.n	800083c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000856:	4b10      	ldr	r3, [pc, #64]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000858:	695b      	ldr	r3, [r3, #20]
 800085a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800085e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000862:	d112      	bne.n	800088a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000864:	2303      	movs	r3, #3
 8000866:	e011      	b.n	800088c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000868:	4b0b      	ldr	r3, [pc, #44]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800086a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800086e:	4a0a      	ldr	r2, [pc, #40]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000870:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000874:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000878:	e007      	b.n	800088a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800087a:	4b07      	ldr	r3, [pc, #28]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000882:	4a05      	ldr	r2, [pc, #20]	; (8000898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000884:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000888:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800088a:	2300      	movs	r3, #0
}
 800088c:	4618      	mov	r0, r3
 800088e:	3714      	adds	r7, #20
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr
 8000898:	40007000 	.word	0x40007000
 800089c:	20000000 	.word	0x20000000
 80008a0:	431bde83 	.word	0x431bde83

080008a4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80008a8:	4b05      	ldr	r3, [pc, #20]	; (80008c0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80008aa:	689b      	ldr	r3, [r3, #8]
 80008ac:	4a04      	ldr	r2, [pc, #16]	; (80008c0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80008ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008b2:	6093      	str	r3, [r2, #8]
}
 80008b4:	bf00      	nop
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	40007000 	.word	0x40007000

080008c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b088      	sub	sp, #32
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d101      	bne.n	80008d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80008d2:	2301      	movs	r3, #1
 80008d4:	e308      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	f003 0301 	and.w	r3, r3, #1
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d075      	beq.n	80009ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80008e2:	4ba3      	ldr	r3, [pc, #652]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 80008e4:	689b      	ldr	r3, [r3, #8]
 80008e6:	f003 030c 	and.w	r3, r3, #12
 80008ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80008ec:	4ba0      	ldr	r3, [pc, #640]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 80008ee:	68db      	ldr	r3, [r3, #12]
 80008f0:	f003 0303 	and.w	r3, r3, #3
 80008f4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80008f6:	69bb      	ldr	r3, [r7, #24]
 80008f8:	2b0c      	cmp	r3, #12
 80008fa:	d102      	bne.n	8000902 <HAL_RCC_OscConfig+0x3e>
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	2b03      	cmp	r3, #3
 8000900:	d002      	beq.n	8000908 <HAL_RCC_OscConfig+0x44>
 8000902:	69bb      	ldr	r3, [r7, #24]
 8000904:	2b08      	cmp	r3, #8
 8000906:	d10b      	bne.n	8000920 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000908:	4b99      	ldr	r3, [pc, #612]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000910:	2b00      	cmp	r3, #0
 8000912:	d05b      	beq.n	80009cc <HAL_RCC_OscConfig+0x108>
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d157      	bne.n	80009cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800091c:	2301      	movs	r3, #1
 800091e:	e2e3      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000928:	d106      	bne.n	8000938 <HAL_RCC_OscConfig+0x74>
 800092a:	4b91      	ldr	r3, [pc, #580]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	4a90      	ldr	r2, [pc, #576]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000930:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000934:	6013      	str	r3, [r2, #0]
 8000936:	e01d      	b.n	8000974 <HAL_RCC_OscConfig+0xb0>
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000940:	d10c      	bne.n	800095c <HAL_RCC_OscConfig+0x98>
 8000942:	4b8b      	ldr	r3, [pc, #556]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a8a      	ldr	r2, [pc, #552]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000948:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800094c:	6013      	str	r3, [r2, #0]
 800094e:	4b88      	ldr	r3, [pc, #544]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a87      	ldr	r2, [pc, #540]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000954:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000958:	6013      	str	r3, [r2, #0]
 800095a:	e00b      	b.n	8000974 <HAL_RCC_OscConfig+0xb0>
 800095c:	4b84      	ldr	r3, [pc, #528]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a83      	ldr	r2, [pc, #524]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000962:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000966:	6013      	str	r3, [r2, #0]
 8000968:	4b81      	ldr	r3, [pc, #516]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a80      	ldr	r2, [pc, #512]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 800096e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000972:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d013      	beq.n	80009a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800097c:	f7ff fddc 	bl	8000538 <HAL_GetTick>
 8000980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000982:	e008      	b.n	8000996 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000984:	f7ff fdd8 	bl	8000538 <HAL_GetTick>
 8000988:	4602      	mov	r2, r0
 800098a:	693b      	ldr	r3, [r7, #16]
 800098c:	1ad3      	subs	r3, r2, r3
 800098e:	2b64      	cmp	r3, #100	; 0x64
 8000990:	d901      	bls.n	8000996 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000992:	2303      	movs	r3, #3
 8000994:	e2a8      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000996:	4b76      	ldr	r3, [pc, #472]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d0f0      	beq.n	8000984 <HAL_RCC_OscConfig+0xc0>
 80009a2:	e014      	b.n	80009ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80009a4:	f7ff fdc8 	bl	8000538 <HAL_GetTick>
 80009a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80009aa:	e008      	b.n	80009be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80009ac:	f7ff fdc4 	bl	8000538 <HAL_GetTick>
 80009b0:	4602      	mov	r2, r0
 80009b2:	693b      	ldr	r3, [r7, #16]
 80009b4:	1ad3      	subs	r3, r2, r3
 80009b6:	2b64      	cmp	r3, #100	; 0x64
 80009b8:	d901      	bls.n	80009be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80009ba:	2303      	movs	r3, #3
 80009bc:	e294      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80009be:	4b6c      	ldr	r3, [pc, #432]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d1f0      	bne.n	80009ac <HAL_RCC_OscConfig+0xe8>
 80009ca:	e000      	b.n	80009ce <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80009cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f003 0302 	and.w	r3, r3, #2
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d075      	beq.n	8000ac6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80009da:	4b65      	ldr	r3, [pc, #404]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 80009dc:	689b      	ldr	r3, [r3, #8]
 80009de:	f003 030c 	and.w	r3, r3, #12
 80009e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80009e4:	4b62      	ldr	r3, [pc, #392]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 80009e6:	68db      	ldr	r3, [r3, #12]
 80009e8:	f003 0303 	and.w	r3, r3, #3
 80009ec:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80009ee:	69bb      	ldr	r3, [r7, #24]
 80009f0:	2b0c      	cmp	r3, #12
 80009f2:	d102      	bne.n	80009fa <HAL_RCC_OscConfig+0x136>
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	2b02      	cmp	r3, #2
 80009f8:	d002      	beq.n	8000a00 <HAL_RCC_OscConfig+0x13c>
 80009fa:	69bb      	ldr	r3, [r7, #24]
 80009fc:	2b04      	cmp	r3, #4
 80009fe:	d11f      	bne.n	8000a40 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000a00:	4b5b      	ldr	r3, [pc, #364]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d005      	beq.n	8000a18 <HAL_RCC_OscConfig+0x154>
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	68db      	ldr	r3, [r3, #12]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d101      	bne.n	8000a18 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8000a14:	2301      	movs	r3, #1
 8000a16:	e267      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a18:	4b55      	ldr	r3, [pc, #340]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000a1a:	685b      	ldr	r3, [r3, #4]
 8000a1c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	691b      	ldr	r3, [r3, #16]
 8000a24:	061b      	lsls	r3, r3, #24
 8000a26:	4952      	ldr	r1, [pc, #328]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000a28:	4313      	orrs	r3, r2
 8000a2a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000a2c:	4b51      	ldr	r3, [pc, #324]	; (8000b74 <HAL_RCC_OscConfig+0x2b0>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4618      	mov	r0, r3
 8000a32:	f7ff fd35 	bl	80004a0 <HAL_InitTick>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d043      	beq.n	8000ac4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	e253      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d023      	beq.n	8000a90 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000a48:	4b49      	ldr	r3, [pc, #292]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a48      	ldr	r2, [pc, #288]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000a4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000a54:	f7ff fd70 	bl	8000538 <HAL_GetTick>
 8000a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000a5a:	e008      	b.n	8000a6e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000a5c:	f7ff fd6c 	bl	8000538 <HAL_GetTick>
 8000a60:	4602      	mov	r2, r0
 8000a62:	693b      	ldr	r3, [r7, #16]
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	2b02      	cmp	r3, #2
 8000a68:	d901      	bls.n	8000a6e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	e23c      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000a6e:	4b40      	ldr	r3, [pc, #256]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d0f0      	beq.n	8000a5c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a7a:	4b3d      	ldr	r3, [pc, #244]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	691b      	ldr	r3, [r3, #16]
 8000a86:	061b      	lsls	r3, r3, #24
 8000a88:	4939      	ldr	r1, [pc, #228]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	604b      	str	r3, [r1, #4]
 8000a8e:	e01a      	b.n	8000ac6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000a90:	4b37      	ldr	r3, [pc, #220]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a36      	ldr	r2, [pc, #216]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000a96:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000a9c:	f7ff fd4c 	bl	8000538 <HAL_GetTick>
 8000aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000aa2:	e008      	b.n	8000ab6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000aa4:	f7ff fd48 	bl	8000538 <HAL_GetTick>
 8000aa8:	4602      	mov	r2, r0
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	1ad3      	subs	r3, r2, r3
 8000aae:	2b02      	cmp	r3, #2
 8000ab0:	d901      	bls.n	8000ab6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8000ab2:	2303      	movs	r3, #3
 8000ab4:	e218      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000ab6:	4b2e      	ldr	r3, [pc, #184]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d1f0      	bne.n	8000aa4 <HAL_RCC_OscConfig+0x1e0>
 8000ac2:	e000      	b.n	8000ac6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ac4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	f003 0308 	and.w	r3, r3, #8
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d03c      	beq.n	8000b4c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	695b      	ldr	r3, [r3, #20]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d01c      	beq.n	8000b14 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ada:	4b25      	ldr	r3, [pc, #148]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000adc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000ae0:	4a23      	ldr	r2, [pc, #140]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000aea:	f7ff fd25 	bl	8000538 <HAL_GetTick>
 8000aee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000af0:	e008      	b.n	8000b04 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000af2:	f7ff fd21 	bl	8000538 <HAL_GetTick>
 8000af6:	4602      	mov	r2, r0
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	1ad3      	subs	r3, r2, r3
 8000afc:	2b02      	cmp	r3, #2
 8000afe:	d901      	bls.n	8000b04 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000b00:	2303      	movs	r3, #3
 8000b02:	e1f1      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000b04:	4b1a      	ldr	r3, [pc, #104]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000b06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000b0a:	f003 0302 	and.w	r3, r3, #2
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d0ef      	beq.n	8000af2 <HAL_RCC_OscConfig+0x22e>
 8000b12:	e01b      	b.n	8000b4c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000b14:	4b16      	ldr	r3, [pc, #88]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000b1a:	4a15      	ldr	r2, [pc, #84]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000b1c:	f023 0301 	bic.w	r3, r3, #1
 8000b20:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000b24:	f7ff fd08 	bl	8000538 <HAL_GetTick>
 8000b28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000b2a:	e008      	b.n	8000b3e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000b2c:	f7ff fd04 	bl	8000538 <HAL_GetTick>
 8000b30:	4602      	mov	r2, r0
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	1ad3      	subs	r3, r2, r3
 8000b36:	2b02      	cmp	r3, #2
 8000b38:	d901      	bls.n	8000b3e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	e1d4      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000b3e:	4b0c      	ldr	r3, [pc, #48]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000b40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000b44:	f003 0302 	and.w	r3, r3, #2
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d1ef      	bne.n	8000b2c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	f003 0304 	and.w	r3, r3, #4
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	f000 80ab 	beq.w	8000cb0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000b5e:	4b04      	ldr	r3, [pc, #16]	; (8000b70 <HAL_RCC_OscConfig+0x2ac>)
 8000b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d106      	bne.n	8000b78 <HAL_RCC_OscConfig+0x2b4>
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	e005      	b.n	8000b7a <HAL_RCC_OscConfig+0x2b6>
 8000b6e:	bf00      	nop
 8000b70:	40021000 	.word	0x40021000
 8000b74:	20000004 	.word	0x20000004
 8000b78:	2300      	movs	r3, #0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d00d      	beq.n	8000b9a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b7e:	4baf      	ldr	r3, [pc, #700]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000b80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b82:	4aae      	ldr	r2, [pc, #696]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b88:	6593      	str	r3, [r2, #88]	; 0x58
 8000b8a:	4bac      	ldr	r3, [pc, #688]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b92:	60fb      	str	r3, [r7, #12]
 8000b94:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000b96:	2301      	movs	r3, #1
 8000b98:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000b9a:	4ba9      	ldr	r3, [pc, #676]	; (8000e40 <HAL_RCC_OscConfig+0x57c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d118      	bne.n	8000bd8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000ba6:	4ba6      	ldr	r3, [pc, #664]	; (8000e40 <HAL_RCC_OscConfig+0x57c>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4aa5      	ldr	r2, [pc, #660]	; (8000e40 <HAL_RCC_OscConfig+0x57c>)
 8000bac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000bb2:	f7ff fcc1 	bl	8000538 <HAL_GetTick>
 8000bb6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000bb8:	e008      	b.n	8000bcc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000bba:	f7ff fcbd 	bl	8000538 <HAL_GetTick>
 8000bbe:	4602      	mov	r2, r0
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	1ad3      	subs	r3, r2, r3
 8000bc4:	2b02      	cmp	r3, #2
 8000bc6:	d901      	bls.n	8000bcc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	e18d      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000bcc:	4b9c      	ldr	r3, [pc, #624]	; (8000e40 <HAL_RCC_OscConfig+0x57c>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d0f0      	beq.n	8000bba <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	689b      	ldr	r3, [r3, #8]
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	d108      	bne.n	8000bf2 <HAL_RCC_OscConfig+0x32e>
 8000be0:	4b96      	ldr	r3, [pc, #600]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000be6:	4a95      	ldr	r2, [pc, #596]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000be8:	f043 0301 	orr.w	r3, r3, #1
 8000bec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000bf0:	e024      	b.n	8000c3c <HAL_RCC_OscConfig+0x378>
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	2b05      	cmp	r3, #5
 8000bf8:	d110      	bne.n	8000c1c <HAL_RCC_OscConfig+0x358>
 8000bfa:	4b90      	ldr	r3, [pc, #576]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000c00:	4a8e      	ldr	r2, [pc, #568]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000c02:	f043 0304 	orr.w	r3, r3, #4
 8000c06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000c0a:	4b8c      	ldr	r3, [pc, #560]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000c10:	4a8a      	ldr	r2, [pc, #552]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000c12:	f043 0301 	orr.w	r3, r3, #1
 8000c16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000c1a:	e00f      	b.n	8000c3c <HAL_RCC_OscConfig+0x378>
 8000c1c:	4b87      	ldr	r3, [pc, #540]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000c22:	4a86      	ldr	r2, [pc, #536]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000c24:	f023 0301 	bic.w	r3, r3, #1
 8000c28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000c2c:	4b83      	ldr	r3, [pc, #524]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000c32:	4a82      	ldr	r2, [pc, #520]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000c34:	f023 0304 	bic.w	r3, r3, #4
 8000c38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	689b      	ldr	r3, [r3, #8]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d016      	beq.n	8000c72 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c44:	f7ff fc78 	bl	8000538 <HAL_GetTick>
 8000c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000c4a:	e00a      	b.n	8000c62 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000c4c:	f7ff fc74 	bl	8000538 <HAL_GetTick>
 8000c50:	4602      	mov	r2, r0
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d901      	bls.n	8000c62 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8000c5e:	2303      	movs	r3, #3
 8000c60:	e142      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000c62:	4b76      	ldr	r3, [pc, #472]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000c68:	f003 0302 	and.w	r3, r3, #2
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d0ed      	beq.n	8000c4c <HAL_RCC_OscConfig+0x388>
 8000c70:	e015      	b.n	8000c9e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c72:	f7ff fc61 	bl	8000538 <HAL_GetTick>
 8000c76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000c78:	e00a      	b.n	8000c90 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000c7a:	f7ff fc5d 	bl	8000538 <HAL_GetTick>
 8000c7e:	4602      	mov	r2, r0
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	1ad3      	subs	r3, r2, r3
 8000c84:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c88:	4293      	cmp	r3, r2
 8000c8a:	d901      	bls.n	8000c90 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8000c8c:	2303      	movs	r3, #3
 8000c8e:	e12b      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000c90:	4b6a      	ldr	r3, [pc, #424]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000c96:	f003 0302 	and.w	r3, r3, #2
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d1ed      	bne.n	8000c7a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000c9e:	7ffb      	ldrb	r3, [r7, #31]
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	d105      	bne.n	8000cb0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ca4:	4b65      	ldr	r3, [pc, #404]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000ca6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ca8:	4a64      	ldr	r2, [pc, #400]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000caa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000cae:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f003 0320 	and.w	r3, r3, #32
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d03c      	beq.n	8000d36 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	699b      	ldr	r3, [r3, #24]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d01c      	beq.n	8000cfe <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000cc4:	4b5d      	ldr	r3, [pc, #372]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000cc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000cca:	4a5c      	ldr	r2, [pc, #368]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000ccc:	f043 0301 	orr.w	r3, r3, #1
 8000cd0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000cd4:	f7ff fc30 	bl	8000538 <HAL_GetTick>
 8000cd8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000cda:	e008      	b.n	8000cee <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000cdc:	f7ff fc2c 	bl	8000538 <HAL_GetTick>
 8000ce0:	4602      	mov	r2, r0
 8000ce2:	693b      	ldr	r3, [r7, #16]
 8000ce4:	1ad3      	subs	r3, r2, r3
 8000ce6:	2b02      	cmp	r3, #2
 8000ce8:	d901      	bls.n	8000cee <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8000cea:	2303      	movs	r3, #3
 8000cec:	e0fc      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000cee:	4b53      	ldr	r3, [pc, #332]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000cf0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000cf4:	f003 0302 	and.w	r3, r3, #2
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d0ef      	beq.n	8000cdc <HAL_RCC_OscConfig+0x418>
 8000cfc:	e01b      	b.n	8000d36 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000cfe:	4b4f      	ldr	r3, [pc, #316]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000d00:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000d04:	4a4d      	ldr	r2, [pc, #308]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000d06:	f023 0301 	bic.w	r3, r3, #1
 8000d0a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d0e:	f7ff fc13 	bl	8000538 <HAL_GetTick>
 8000d12:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000d14:	e008      	b.n	8000d28 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000d16:	f7ff fc0f 	bl	8000538 <HAL_GetTick>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	1ad3      	subs	r3, r2, r3
 8000d20:	2b02      	cmp	r3, #2
 8000d22:	d901      	bls.n	8000d28 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8000d24:	2303      	movs	r3, #3
 8000d26:	e0df      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000d28:	4b44      	ldr	r3, [pc, #272]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000d2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000d2e:	f003 0302 	and.w	r3, r3, #2
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d1ef      	bne.n	8000d16 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	69db      	ldr	r3, [r3, #28]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	f000 80d3 	beq.w	8000ee6 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000d40:	4b3e      	ldr	r3, [pc, #248]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	f003 030c 	and.w	r3, r3, #12
 8000d48:	2b0c      	cmp	r3, #12
 8000d4a:	f000 808d 	beq.w	8000e68 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	69db      	ldr	r3, [r3, #28]
 8000d52:	2b02      	cmp	r3, #2
 8000d54:	d15a      	bne.n	8000e0c <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d56:	4b39      	ldr	r3, [pc, #228]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a38      	ldr	r2, [pc, #224]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000d5c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000d60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d62:	f7ff fbe9 	bl	8000538 <HAL_GetTick>
 8000d66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000d68:	e008      	b.n	8000d7c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d6a:	f7ff fbe5 	bl	8000538 <HAL_GetTick>
 8000d6e:	4602      	mov	r2, r0
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	1ad3      	subs	r3, r2, r3
 8000d74:	2b02      	cmp	r3, #2
 8000d76:	d901      	bls.n	8000d7c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	e0b5      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000d7c:	4b2f      	ldr	r3, [pc, #188]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d1f0      	bne.n	8000d6a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d88:	4b2c      	ldr	r3, [pc, #176]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000d8a:	68da      	ldr	r2, [r3, #12]
 8000d8c:	4b2d      	ldr	r3, [pc, #180]	; (8000e44 <HAL_RCC_OscConfig+0x580>)
 8000d8e:	4013      	ands	r3, r2
 8000d90:	687a      	ldr	r2, [r7, #4]
 8000d92:	6a11      	ldr	r1, [r2, #32]
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000d98:	3a01      	subs	r2, #1
 8000d9a:	0112      	lsls	r2, r2, #4
 8000d9c:	4311      	orrs	r1, r2
 8000d9e:	687a      	ldr	r2, [r7, #4]
 8000da0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000da2:	0212      	lsls	r2, r2, #8
 8000da4:	4311      	orrs	r1, r2
 8000da6:	687a      	ldr	r2, [r7, #4]
 8000da8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000daa:	0852      	lsrs	r2, r2, #1
 8000dac:	3a01      	subs	r2, #1
 8000dae:	0552      	lsls	r2, r2, #21
 8000db0:	4311      	orrs	r1, r2
 8000db2:	687a      	ldr	r2, [r7, #4]
 8000db4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000db6:	0852      	lsrs	r2, r2, #1
 8000db8:	3a01      	subs	r2, #1
 8000dba:	0652      	lsls	r2, r2, #25
 8000dbc:	4311      	orrs	r1, r2
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000dc2:	06d2      	lsls	r2, r2, #27
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	491d      	ldr	r1, [pc, #116]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000dcc:	4b1b      	ldr	r3, [pc, #108]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a1a      	ldr	r2, [pc, #104]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000dd2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000dd6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000dd8:	4b18      	ldr	r3, [pc, #96]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000dda:	68db      	ldr	r3, [r3, #12]
 8000ddc:	4a17      	ldr	r2, [pc, #92]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000dde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000de2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000de4:	f7ff fba8 	bl	8000538 <HAL_GetTick>
 8000de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000dea:	e008      	b.n	8000dfe <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000dec:	f7ff fba4 	bl	8000538 <HAL_GetTick>
 8000df0:	4602      	mov	r2, r0
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	1ad3      	subs	r3, r2, r3
 8000df6:	2b02      	cmp	r3, #2
 8000df8:	d901      	bls.n	8000dfe <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	e074      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000dfe:	4b0f      	ldr	r3, [pc, #60]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d0f0      	beq.n	8000dec <HAL_RCC_OscConfig+0x528>
 8000e0a:	e06c      	b.n	8000ee6 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e0c:	4b0b      	ldr	r3, [pc, #44]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a0a      	ldr	r2, [pc, #40]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000e12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000e16:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8000e18:	4b08      	ldr	r3, [pc, #32]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000e1a:	68db      	ldr	r3, [r3, #12]
 8000e1c:	4a07      	ldr	r2, [pc, #28]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000e1e:	f023 0303 	bic.w	r3, r3, #3
 8000e22:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8000e24:	4b05      	ldr	r3, [pc, #20]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	4a04      	ldr	r2, [pc, #16]	; (8000e3c <HAL_RCC_OscConfig+0x578>)
 8000e2a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8000e2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e32:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e34:	f7ff fb80 	bl	8000538 <HAL_GetTick>
 8000e38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000e3a:	e00e      	b.n	8000e5a <HAL_RCC_OscConfig+0x596>
 8000e3c:	40021000 	.word	0x40021000
 8000e40:	40007000 	.word	0x40007000
 8000e44:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e48:	f7ff fb76 	bl	8000538 <HAL_GetTick>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d901      	bls.n	8000e5a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8000e56:	2303      	movs	r3, #3
 8000e58:	e046      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000e5a:	4b25      	ldr	r3, [pc, #148]	; (8000ef0 <HAL_RCC_OscConfig+0x62c>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d1f0      	bne.n	8000e48 <HAL_RCC_OscConfig+0x584>
 8000e66:	e03e      	b.n	8000ee6 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	69db      	ldr	r3, [r3, #28]
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d101      	bne.n	8000e74 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8000e70:	2301      	movs	r3, #1
 8000e72:	e039      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8000e74:	4b1e      	ldr	r3, [pc, #120]	; (8000ef0 <HAL_RCC_OscConfig+0x62c>)
 8000e76:	68db      	ldr	r3, [r3, #12]
 8000e78:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	f003 0203 	and.w	r2, r3, #3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6a1b      	ldr	r3, [r3, #32]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d12c      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e92:	3b01      	subs	r3, #1
 8000e94:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d123      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ea4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000ea6:	429a      	cmp	r2, r3
 8000ea8:	d11b      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eb4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d113      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec4:	085b      	lsrs	r3, r3, #1
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000eca:	429a      	cmp	r2, r3
 8000ecc:	d109      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ed8:	085b      	lsrs	r3, r3, #1
 8000eda:	3b01      	subs	r3, #1
 8000edc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d001      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e000      	b.n	8000ee8 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8000ee6:	2300      	movs	r3, #0
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3720      	adds	r7, #32
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40021000 	.word	0x40021000

08000ef4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8000efe:	2300      	movs	r3, #0
 8000f00:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d101      	bne.n	8000f0c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	e11e      	b.n	800114a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f0c:	4b91      	ldr	r3, [pc, #580]	; (8001154 <HAL_RCC_ClockConfig+0x260>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f003 030f 	and.w	r3, r3, #15
 8000f14:	683a      	ldr	r2, [r7, #0]
 8000f16:	429a      	cmp	r2, r3
 8000f18:	d910      	bls.n	8000f3c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f1a:	4b8e      	ldr	r3, [pc, #568]	; (8001154 <HAL_RCC_ClockConfig+0x260>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f023 020f 	bic.w	r2, r3, #15
 8000f22:	498c      	ldr	r1, [pc, #560]	; (8001154 <HAL_RCC_ClockConfig+0x260>)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	4313      	orrs	r3, r2
 8000f28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f2a:	4b8a      	ldr	r3, [pc, #552]	; (8001154 <HAL_RCC_ClockConfig+0x260>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f003 030f 	and.w	r3, r3, #15
 8000f32:	683a      	ldr	r2, [r7, #0]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d001      	beq.n	8000f3c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e106      	b.n	800114a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 0301 	and.w	r3, r3, #1
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d073      	beq.n	8001030 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	2b03      	cmp	r3, #3
 8000f4e:	d129      	bne.n	8000fa4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f50:	4b81      	ldr	r3, [pc, #516]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d101      	bne.n	8000f60 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	e0f4      	b.n	800114a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8000f60:	f000 f966 	bl	8001230 <RCC_GetSysClockFreqFromPLLSource>
 8000f64:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	4a7c      	ldr	r2, [pc, #496]	; (800115c <HAL_RCC_ClockConfig+0x268>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d93f      	bls.n	8000fee <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8000f6e:	4b7a      	ldr	r3, [pc, #488]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8000f70:	689b      	ldr	r3, [r3, #8]
 8000f72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d009      	beq.n	8000f8e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d033      	beq.n	8000fee <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d12f      	bne.n	8000fee <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8000f8e:	4b72      	ldr	r3, [pc, #456]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000f96:	4a70      	ldr	r2, [pc, #448]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8000f98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f9c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8000f9e:	2380      	movs	r3, #128	; 0x80
 8000fa0:	617b      	str	r3, [r7, #20]
 8000fa2:	e024      	b.n	8000fee <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d107      	bne.n	8000fbc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000fac:	4b6a      	ldr	r3, [pc, #424]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d109      	bne.n	8000fcc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	e0c6      	b.n	800114a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fbc:	4b66      	ldr	r3, [pc, #408]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d101      	bne.n	8000fcc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e0be      	b.n	800114a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8000fcc:	f000 f8ce 	bl	800116c <HAL_RCC_GetSysClockFreq>
 8000fd0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	4a61      	ldr	r2, [pc, #388]	; (800115c <HAL_RCC_ClockConfig+0x268>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d909      	bls.n	8000fee <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8000fda:	4b5f      	ldr	r3, [pc, #380]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000fe2:	4a5d      	ldr	r2, [pc, #372]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8000fe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fe8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8000fea:	2380      	movs	r3, #128	; 0x80
 8000fec:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000fee:	4b5a      	ldr	r3, [pc, #360]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	f023 0203 	bic.w	r2, r3, #3
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	4957      	ldr	r1, [pc, #348]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001000:	f7ff fa9a 	bl	8000538 <HAL_GetTick>
 8001004:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001006:	e00a      	b.n	800101e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001008:	f7ff fa96 	bl	8000538 <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	f241 3288 	movw	r2, #5000	; 0x1388
 8001016:	4293      	cmp	r3, r2
 8001018:	d901      	bls.n	800101e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800101a:	2303      	movs	r3, #3
 800101c:	e095      	b.n	800114a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800101e:	4b4e      	ldr	r3, [pc, #312]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	f003 020c 	and.w	r2, r3, #12
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	429a      	cmp	r2, r3
 800102e:	d1eb      	bne.n	8001008 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f003 0302 	and.w	r3, r3, #2
 8001038:	2b00      	cmp	r3, #0
 800103a:	d023      	beq.n	8001084 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f003 0304 	and.w	r3, r3, #4
 8001044:	2b00      	cmp	r3, #0
 8001046:	d005      	beq.n	8001054 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001048:	4b43      	ldr	r3, [pc, #268]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	4a42      	ldr	r2, [pc, #264]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 800104e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001052:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f003 0308 	and.w	r3, r3, #8
 800105c:	2b00      	cmp	r3, #0
 800105e:	d007      	beq.n	8001070 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001060:	4b3d      	ldr	r3, [pc, #244]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8001062:	689b      	ldr	r3, [r3, #8]
 8001064:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001068:	4a3b      	ldr	r2, [pc, #236]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 800106a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800106e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001070:	4b39      	ldr	r3, [pc, #228]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	4936      	ldr	r1, [pc, #216]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 800107e:	4313      	orrs	r3, r2
 8001080:	608b      	str	r3, [r1, #8]
 8001082:	e008      	b.n	8001096 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	2b80      	cmp	r3, #128	; 0x80
 8001088:	d105      	bne.n	8001096 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800108a:	4b33      	ldr	r3, [pc, #204]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	4a32      	ldr	r2, [pc, #200]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8001090:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001094:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001096:	4b2f      	ldr	r3, [pc, #188]	; (8001154 <HAL_RCC_ClockConfig+0x260>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 030f 	and.w	r3, r3, #15
 800109e:	683a      	ldr	r2, [r7, #0]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d21d      	bcs.n	80010e0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010a4:	4b2b      	ldr	r3, [pc, #172]	; (8001154 <HAL_RCC_ClockConfig+0x260>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f023 020f 	bic.w	r2, r3, #15
 80010ac:	4929      	ldr	r1, [pc, #164]	; (8001154 <HAL_RCC_ClockConfig+0x260>)
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80010b4:	f7ff fa40 	bl	8000538 <HAL_GetTick>
 80010b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ba:	e00a      	b.n	80010d2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010bc:	f7ff fa3c 	bl	8000538 <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d901      	bls.n	80010d2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80010ce:	2303      	movs	r3, #3
 80010d0:	e03b      	b.n	800114a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010d2:	4b20      	ldr	r3, [pc, #128]	; (8001154 <HAL_RCC_ClockConfig+0x260>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 030f 	and.w	r3, r3, #15
 80010da:	683a      	ldr	r2, [r7, #0]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d1ed      	bne.n	80010bc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f003 0304 	and.w	r3, r3, #4
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d008      	beq.n	80010fe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010ec:	4b1a      	ldr	r3, [pc, #104]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	4917      	ldr	r1, [pc, #92]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 80010fa:	4313      	orrs	r3, r2
 80010fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 0308 	and.w	r3, r3, #8
 8001106:	2b00      	cmp	r3, #0
 8001108:	d009      	beq.n	800111e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800110a:	4b13      	ldr	r3, [pc, #76]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	691b      	ldr	r3, [r3, #16]
 8001116:	00db      	lsls	r3, r3, #3
 8001118:	490f      	ldr	r1, [pc, #60]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 800111a:	4313      	orrs	r3, r2
 800111c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800111e:	f000 f825 	bl	800116c <HAL_RCC_GetSysClockFreq>
 8001122:	4602      	mov	r2, r0
 8001124:	4b0c      	ldr	r3, [pc, #48]	; (8001158 <HAL_RCC_ClockConfig+0x264>)
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	091b      	lsrs	r3, r3, #4
 800112a:	f003 030f 	and.w	r3, r3, #15
 800112e:	490c      	ldr	r1, [pc, #48]	; (8001160 <HAL_RCC_ClockConfig+0x26c>)
 8001130:	5ccb      	ldrb	r3, [r1, r3]
 8001132:	f003 031f 	and.w	r3, r3, #31
 8001136:	fa22 f303 	lsr.w	r3, r2, r3
 800113a:	4a0a      	ldr	r2, [pc, #40]	; (8001164 <HAL_RCC_ClockConfig+0x270>)
 800113c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800113e:	4b0a      	ldr	r3, [pc, #40]	; (8001168 <HAL_RCC_ClockConfig+0x274>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff f9ac 	bl	80004a0 <HAL_InitTick>
 8001148:	4603      	mov	r3, r0
}
 800114a:	4618      	mov	r0, r3
 800114c:	3718      	adds	r7, #24
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40022000 	.word	0x40022000
 8001158:	40021000 	.word	0x40021000
 800115c:	04c4b400 	.word	0x04c4b400
 8001160:	0800132c 	.word	0x0800132c
 8001164:	20000000 	.word	0x20000000
 8001168:	20000004 	.word	0x20000004

0800116c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800116c:	b480      	push	{r7}
 800116e:	b087      	sub	sp, #28
 8001170:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001172:	4b2c      	ldr	r3, [pc, #176]	; (8001224 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	f003 030c 	and.w	r3, r3, #12
 800117a:	2b04      	cmp	r3, #4
 800117c:	d102      	bne.n	8001184 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800117e:	4b2a      	ldr	r3, [pc, #168]	; (8001228 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001180:	613b      	str	r3, [r7, #16]
 8001182:	e047      	b.n	8001214 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001184:	4b27      	ldr	r3, [pc, #156]	; (8001224 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	f003 030c 	and.w	r3, r3, #12
 800118c:	2b08      	cmp	r3, #8
 800118e:	d102      	bne.n	8001196 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001190:	4b26      	ldr	r3, [pc, #152]	; (800122c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001192:	613b      	str	r3, [r7, #16]
 8001194:	e03e      	b.n	8001214 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001196:	4b23      	ldr	r3, [pc, #140]	; (8001224 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f003 030c 	and.w	r3, r3, #12
 800119e:	2b0c      	cmp	r3, #12
 80011a0:	d136      	bne.n	8001210 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80011a2:	4b20      	ldr	r3, [pc, #128]	; (8001224 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011a4:	68db      	ldr	r3, [r3, #12]
 80011a6:	f003 0303 	and.w	r3, r3, #3
 80011aa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80011ac:	4b1d      	ldr	r3, [pc, #116]	; (8001224 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	091b      	lsrs	r3, r3, #4
 80011b2:	f003 030f 	and.w	r3, r3, #15
 80011b6:	3301      	adds	r3, #1
 80011b8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	2b03      	cmp	r3, #3
 80011be:	d10c      	bne.n	80011da <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80011c0:	4a1a      	ldr	r2, [pc, #104]	; (800122c <HAL_RCC_GetSysClockFreq+0xc0>)
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c8:	4a16      	ldr	r2, [pc, #88]	; (8001224 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011ca:	68d2      	ldr	r2, [r2, #12]
 80011cc:	0a12      	lsrs	r2, r2, #8
 80011ce:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80011d2:	fb02 f303 	mul.w	r3, r2, r3
 80011d6:	617b      	str	r3, [r7, #20]
      break;
 80011d8:	e00c      	b.n	80011f4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80011da:	4a13      	ldr	r2, [pc, #76]	; (8001228 <HAL_RCC_GetSysClockFreq+0xbc>)
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	fbb2 f3f3 	udiv	r3, r2, r3
 80011e2:	4a10      	ldr	r2, [pc, #64]	; (8001224 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011e4:	68d2      	ldr	r2, [r2, #12]
 80011e6:	0a12      	lsrs	r2, r2, #8
 80011e8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80011ec:	fb02 f303 	mul.w	r3, r2, r3
 80011f0:	617b      	str	r3, [r7, #20]
      break;
 80011f2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80011f4:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	0e5b      	lsrs	r3, r3, #25
 80011fa:	f003 0303 	and.w	r3, r3, #3
 80011fe:	3301      	adds	r3, #1
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001204:	697a      	ldr	r2, [r7, #20]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	fbb2 f3f3 	udiv	r3, r2, r3
 800120c:	613b      	str	r3, [r7, #16]
 800120e:	e001      	b.n	8001214 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001210:	2300      	movs	r3, #0
 8001212:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001214:	693b      	ldr	r3, [r7, #16]
}
 8001216:	4618      	mov	r0, r3
 8001218:	371c      	adds	r7, #28
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	40021000 	.word	0x40021000
 8001228:	00f42400 	.word	0x00f42400
 800122c:	007a1200 	.word	0x007a1200

08001230 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001230:	b480      	push	{r7}
 8001232:	b087      	sub	sp, #28
 8001234:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001236:	4b1e      	ldr	r3, [pc, #120]	; (80012b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001238:	68db      	ldr	r3, [r3, #12]
 800123a:	f003 0303 	and.w	r3, r3, #3
 800123e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001240:	4b1b      	ldr	r3, [pc, #108]	; (80012b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	091b      	lsrs	r3, r3, #4
 8001246:	f003 030f 	and.w	r3, r3, #15
 800124a:	3301      	adds	r3, #1
 800124c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	2b03      	cmp	r3, #3
 8001252:	d10c      	bne.n	800126e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001254:	4a17      	ldr	r2, [pc, #92]	; (80012b4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	fbb2 f3f3 	udiv	r3, r2, r3
 800125c:	4a14      	ldr	r2, [pc, #80]	; (80012b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800125e:	68d2      	ldr	r2, [r2, #12]
 8001260:	0a12      	lsrs	r2, r2, #8
 8001262:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001266:	fb02 f303 	mul.w	r3, r2, r3
 800126a:	617b      	str	r3, [r7, #20]
    break;
 800126c:	e00c      	b.n	8001288 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800126e:	4a12      	ldr	r2, [pc, #72]	; (80012b8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	fbb2 f3f3 	udiv	r3, r2, r3
 8001276:	4a0e      	ldr	r2, [pc, #56]	; (80012b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001278:	68d2      	ldr	r2, [r2, #12]
 800127a:	0a12      	lsrs	r2, r2, #8
 800127c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001280:	fb02 f303 	mul.w	r3, r2, r3
 8001284:	617b      	str	r3, [r7, #20]
    break;
 8001286:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001288:	4b09      	ldr	r3, [pc, #36]	; (80012b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	0e5b      	lsrs	r3, r3, #25
 800128e:	f003 0303 	and.w	r3, r3, #3
 8001292:	3301      	adds	r3, #1
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001298:	697a      	ldr	r2, [r7, #20]
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80012a2:	687b      	ldr	r3, [r7, #4]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	371c      	adds	r7, #28
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr
 80012b0:	40021000 	.word	0x40021000
 80012b4:	007a1200 	.word	0x007a1200
 80012b8:	00f42400 	.word	0x00f42400

080012bc <__libc_init_array>:
 80012bc:	b570      	push	{r4, r5, r6, lr}
 80012be:	4d0d      	ldr	r5, [pc, #52]	; (80012f4 <__libc_init_array+0x38>)
 80012c0:	4c0d      	ldr	r4, [pc, #52]	; (80012f8 <__libc_init_array+0x3c>)
 80012c2:	1b64      	subs	r4, r4, r5
 80012c4:	10a4      	asrs	r4, r4, #2
 80012c6:	2600      	movs	r6, #0
 80012c8:	42a6      	cmp	r6, r4
 80012ca:	d109      	bne.n	80012e0 <__libc_init_array+0x24>
 80012cc:	4d0b      	ldr	r5, [pc, #44]	; (80012fc <__libc_init_array+0x40>)
 80012ce:	4c0c      	ldr	r4, [pc, #48]	; (8001300 <__libc_init_array+0x44>)
 80012d0:	f000 f820 	bl	8001314 <_init>
 80012d4:	1b64      	subs	r4, r4, r5
 80012d6:	10a4      	asrs	r4, r4, #2
 80012d8:	2600      	movs	r6, #0
 80012da:	42a6      	cmp	r6, r4
 80012dc:	d105      	bne.n	80012ea <__libc_init_array+0x2e>
 80012de:	bd70      	pop	{r4, r5, r6, pc}
 80012e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80012e4:	4798      	blx	r3
 80012e6:	3601      	adds	r6, #1
 80012e8:	e7ee      	b.n	80012c8 <__libc_init_array+0xc>
 80012ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80012ee:	4798      	blx	r3
 80012f0:	3601      	adds	r6, #1
 80012f2:	e7f2      	b.n	80012da <__libc_init_array+0x1e>
 80012f4:	0800133c 	.word	0x0800133c
 80012f8:	0800133c 	.word	0x0800133c
 80012fc:	0800133c 	.word	0x0800133c
 8001300:	08001340 	.word	0x08001340

08001304 <memset>:
 8001304:	4402      	add	r2, r0
 8001306:	4603      	mov	r3, r0
 8001308:	4293      	cmp	r3, r2
 800130a:	d100      	bne.n	800130e <memset+0xa>
 800130c:	4770      	bx	lr
 800130e:	f803 1b01 	strb.w	r1, [r3], #1
 8001312:	e7f9      	b.n	8001308 <memset+0x4>

08001314 <_init>:
 8001314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001316:	bf00      	nop
 8001318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800131a:	bc08      	pop	{r3}
 800131c:	469e      	mov	lr, r3
 800131e:	4770      	bx	lr

08001320 <_fini>:
 8001320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001322:	bf00      	nop
 8001324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001326:	bc08      	pop	{r3}
 8001328:	469e      	mov	lr, r3
 800132a:	4770      	bx	lr
