
mmu_elf:     file format elf32-littlearm

Disassembly of section firtst:

00000000 <_start>:
   0:	e3a0da01 	mov	sp, #4096	; 0x1000
   4:	eb00000d 	bl	40 <disable_watch_dog>
   8:	eb000010 	bl	50 <memsetup>
   c:	eb00001b 	bl	80 <copy_2th_to_sdram>
  10:	eb000023 	bl	a4 <create_page_table>
  14:	eb000038 	bl	fc <mmu_init>
  18:	e3a0d32d 	mov	sp, #-1275068416	; 0xb4000000
  1c:	e59ff000 	ldr	pc, [pc, #0]	; 24 <halt_loop+0x4>

00000020 <halt_loop>:
  20:	eafffffe 	b	20 <halt_loop>
  24:	b0004000 	.word	0xb0004000
  28:	00001741 	.word	0x00001741
  2c:	61656100 	.word	0x61656100
  30:	01006962 	.word	0x01006962
  34:	0000000d 	.word	0x0000000d
  38:	00543405 	.word	0x00543405
  3c:	01080206 	.word	0x01080206

00000040 <disable_watch_dog>:
  40:	e3a02000 	mov	r2, #0	; 0x0
  44:	e3a03453 	mov	r3, #1392508928	; 0x53000000
  48:	e5832000 	str	r2, [r3]
  4c:	e12fff1e 	bx	lr

00000050 <memsetup>:
  50:	e3a00312 	mov	r0, #1207959552	; 0x48000000
  54:	e59fc020 	ldr	ip, [pc, #32]	; 7c <memsetup+0x2c>
  58:	e2800034 	add	r0, r0, #52	; 0x34
  5c:	e3a01312 	mov	r1, #1207959552	; 0x48000000
  60:	e08c3001 	add	r3, ip, r1
  64:	e283332e 	add	r3, r3, #-1207959552	; 0xb8000000
  68:	e5932000 	ldr	r2, [r3]
  6c:	e4812004 	str	r2, [r1], #4
  70:	e1510000 	cmp	r1, r0
  74:	1afffff9 	bne	60 <memsetup+0x10>
  78:	e12fff1e 	bx	lr
  7c:	00000148 	.word	0x00000148

00000080 <copy_2th_to_sdram>:
  80:	e3a01000 	mov	r1, #0	; 0x0
  84:	e2813203 	add	r3, r1, #805306368	; 0x30000000
  88:	e5912800 	ldr	r2, [r1, #2048]
  8c:	e2811004 	add	r1, r1, #4	; 0x4
  90:	e2833901 	add	r3, r3, #16384	; 0x4000
  94:	e3510b02 	cmp	r1, #2048	; 0x800
  98:	e5832000 	str	r2, [r3]
  9c:	1afffff8 	bne	84 <copy_2th_to_sdram+0x4>
  a0:	e12fff1e 	bx	lr

000000a4 <create_page_table>:
  a4:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  a8:	e2833ec1 	add	r3, r3, #3088	; 0xc10
  ac:	e3a02ec1 	mov	r2, #3088	; 0xc10
  b0:	e3a01203 	mov	r1, #805306368	; 0x30000000
  b4:	e2811a02 	add	r1, r1, #8192	; 0x2000
  b8:	e282200e 	add	r2, r2, #14	; 0xe
  bc:	e2833002 	add	r3, r3, #2	; 0x2
  c0:	e3a00203 	mov	r0, #805306368	; 0x30000000
  c4:	e5802000 	str	r2, [r0]
  c8:	e5813800 	str	r3, [r1, #2048]
  cc:	e3a0120b 	mov	r1, #-1342177280	; 0xb0000000
  d0:	e2813102 	add	r3, r1, #-2147483648	; 0x80000000
  d4:	e1a03a23 	lsr	r3, r3, #20
  d8:	e1a03a03 	lsl	r3, r3, #20
  dc:	e1a02a21 	lsr	r2, r1, #20
  e0:	e3833ec1 	orr	r3, r3, #3088	; 0xc10
  e4:	e2811601 	add	r1, r1, #1048576	; 0x100000
  e8:	e383300e 	orr	r3, r3, #14	; 0xe
  ec:	e351032d 	cmp	r1, #-1275068416	; 0xb4000000
  f0:	e7803102 	str	r3, [r0, r2, lsl #2]
  f4:	1afffff5 	bne	d0 <create_page_table+0x2c>
  f8:	e12fff1e 	bx	lr

000000fc <mmu_init>:
  fc:	e3a03203 	mov	r3, #805306368	; 0x30000000
 100:	e3a00000 	mov	r0, #0	; 0x0
 104:	ee070f17 	mcr	15, 0, r0, cr7, cr7, {0}
 108:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
 10c:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
 110:	e1a04003 	mov	r4, r3
 114:	ee024f10 	mcr	15, 0, r4, cr2, cr0, {0}
 118:	e3e00000 	mvn	r0, #0	; 0x0
 11c:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}
 120:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
 124:	e3c00a03 	bic	r0, r0, #12288	; 0x3000
 128:	e3c00c03 	bic	r0, r0, #768	; 0x300
 12c:	e3c00087 	bic	r0, r0, #135	; 0x87
 130:	e3800002 	orr	r0, r0, #2	; 0x2
 134:	e3800004 	orr	r0, r0, #4	; 0x4
 138:	e3800a01 	orr	r0, r0, #4096	; 0x1000
 13c:	e3800001 	orr	r0, r0, #1	; 0x1
 140:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
 144:	e12fff1e 	bx	lr

00000148 <mem_cfg_val.1250>:
 148:	22011110 	.word	0x22011110
 14c:	00000700 	.word	0x00000700
 150:	00000700 	.word	0x00000700
 154:	00000700 	.word	0x00000700
 158:	00000700 	.word	0x00000700
 15c:	00000700 	.word	0x00000700
 160:	00000700 	.word	0x00000700
 164:	00018005 	.word	0x00018005
 168:	00018005 	.word	0x00018005
 16c:	008c07a3 	.word	0x008c07a3
 170:	000000b1 	.word	0x000000b1
 174:	00000030 	.word	0x00000030
 178:	00000030 	.word	0x00000030
 17c:	43434700 	.word	0x43434700
 180:	5328203a 	.word	0x5328203a
 184:	6372756f 	.word	0x6372756f
 188:	20797265 	.word	0x20797265
 18c:	202b2b47 	.word	0x202b2b47
 190:	6574694c 	.word	0x6574694c
 194:	30303220 	.word	0x30303220
 198:	2d337138 	.word	0x2d337138
 19c:	20293237 	.word	0x20293237
 1a0:	2e332e34 	.word	0x2e332e34
 1a4:	27410032 	.word	0x27410032
 1a8:	61000000 	.word	0x61000000
 1ac:	69626165 	.word	0x69626165
 1b0:	001d0100 	.word	0x001d0100
 1b4:	34050000 	.word	0x34050000
 1b8:	02060054 	.word	0x02060054
 1bc:	04120108 	.word	0x04120108
 1c0:	01150114 	.word	0x01150114
 1c4:	01180317 	.word	0x01180317
 1c8:	021a0119 	.word	0x021a0119
 1cc:	0000021e 	.word	0x0000021e
Disassembly of section second:

b0004000 <main>:
b0004000:	e3a0220a 	mov	r2, #-1610612736	; 0xa0000000
b0004004:	e3a03c15 	mov	r3, #5376	; 0x1500
b0004008:	e5823050 	str	r3, [r2, #80]
b000400c:	e3a01000 	mov	r1, #0	; 0x0
b0004010:	e1a03201 	lsl	r3, r1, #4
b0004014:	e3510007 	cmp	r1, #7	; 0x7
b0004018:	e1e03003 	mvn	r3, r3
b000401c:	e5823054 	str	r3, [r2, #84]
b0004020:	12811001 	addne	r1, r1, #1	; 0x1
b0004024:	03a01000 	moveq	r1, #0	; 0x0
b0004028:	eafffff8 	b	b0004010 <main+0x10>
b000402c:	43434700 	movtmi	r4, #14080	; 0x3700
b0004030:	5328203a 	teqpl	r8, #58	; 0x3a
b0004034:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
b0004038:	20797265 	rsbscs	r7, r9, r5, ror #4
b000403c:	202b2b47 	eorcs	r2, fp, r7, asr #22
b0004040:	6574694c 	ldrbvs	r6, [r4, #-2380]!
b0004044:	30303220 	eorscc	r3, r0, r0, lsr #4
b0004048:	2d337138 	ldfcss	f7, [r3, #-224]!
b000404c:	20293237 	eorcs	r3, r9, r7, lsr r2
b0004050:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
b0004054:	27410032 	smlaldxcs	r0, r1, r2, r0
b0004058:	61000000 	tstvs	r0, r0
b000405c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
b0004060:	001d0100 	andseq	r0, sp, r0, lsl #2
b0004064:	34050000 	strcc	r0, [r5]
b0004068:	02060054 	andeq	r0, r6, #84	; 0x54
b000406c:	04120108 	ldreq	r0, [r2], #-264
b0004070:	01150114 	tsteq	r5, r4, lsl r1
b0004074:	01180317 	tsteq	r8, r7, lsl r3
b0004078:	021a0119 	andseq	r0, sl, #1073741830	; 0x40000006
b000407c:	0000021e 	andeq	r0, r0, lr, lsl r2
