vhdl work "C:\Studia\ULiC\Zad2.1\Kod_Blok_Iter.vhd"
vhdl work "C:\Studia\ULiC\Zad2.1\Schemat_Uk_Iter.vhf"
