INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Projects/Asynchronous-Fifo/async_fifo/async_fifo.srcs/sources_1/new/async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Projects/Asynchronous-Fifo/async_fifo/async_fifo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
