#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00953D60 .scope module, "tb_sram_controller" "tb_sram_controller" 2 6;
 .timescale -9 -12;
P_0095D074 .param/l "ADDR_WIDTH" 2 8, +C4<01000>;
P_0095D088 .param/l "DATA_WIDTH" 2 9, +C4<010000>;
P_0095D09C .param/l "PROC_CLK_PERIOD" 2 11, +C4<0111>;
P_0095D0B0 .param/l "SRAM_CLK_PERIOD" 2 10, +C4<01010>;
v0099C138_0 .net "ack_o", 0 0, v009612C0_0; 1 drivers
v0099C7C0_0 .var "addr_i", 7 0;
v0099BF80_0 .var "proc_clk", 0 0;
v0099C818_0 .net "rdata_o", 15 0, v00960EF8_0; 1 drivers
v0099C710_0 .var "req_i", 0 0;
v0099C450_0 .var "rst_n", 0 0;
v0099C3A0_0 .net "sram_addr", 7 0, v0099CCE8_0; 1 drivers
v0099C1E8_0 .net "sram_ce", 0 0, v0099CDF0_0; 1 drivers
v0099C2F0_0 .var "sram_clk", 0 0;
RS_0096CFCC .resolv tri, L_0099C920, L_0099C978, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v0099C870_0 .net8 "sram_data", 15 0, RS_0096CFCC; 2 drivers
v0099BFD8_0 .net "sram_oe", 0 0, v0099CEA0_0; 1 drivers
v0099C5B0_0 .net "sram_we", 0 0, v0099CC90_0; 1 drivers
v0099C768_0 .var "wdata_i", 15 0;
v0099C558_0 .var "wr_en_i", 0 0;
S_009530A0 .scope task, "read_mem" "read_mem" 2 57, 2 57, S_00953D60;
 .timescale -9 -12;
v0099CBE0_0 .var "address", 7 0;
v0099CC38_0 .var "expected_data", 15 0;
TD_tb_sram_controller.read_mem ;
    %vpi_call 2 59 "$display", "[%0t] >> Reading from address 0x%h", $time, v0099CBE0_0;
    %wait E_0095B4C0;
    %ix/load 0, 1, 0;
    %assign/v0 v0099C710_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0099C558_0, 0, 0;
    %load/v 8, v0099CBE0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0099C7C0_0, 0, 8;
T_0.0 ;
    %load/v 8, v0099C138_0, 1;
    %inv 8, 1;
    %jmp/0xz T_0.1, 8;
    %wait E_0095B4C0;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 65 "$display", "[%0t] TB-PROC-CLK: Ack received. Sampling data on next edge.", $time;
    %ix/load 0, 1, 0;
    %assign/v0 v0099C710_0, 0, 0;
    %wait E_0095B4C0;
    %vpi_call 2 71 "$display", "[%0t] TB-PROC-CLK: Sampling rdata_o, value is %h", $time, v0099C818_0;
    %load/v 8, v0099C818_0, 16;
    %load/v 24, v0099CC38_0, 16;
    %cmp/u 8, 24, 16;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 73 "$display", "[%0t] << Read data: 0x%h (Correct!)", $time, v0099C818_0;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 75 "$display", "[%0t] << Read data: 0x%h (ERROR! Expected: 0x%h)", $time, v0099C818_0, v0099CC38_0;
T_0.3 ;
    %end;
S_00952F08 .scope task, "write_mem" "write_mem" 2 44, 2 44, S_00953D60;
 .timescale -9 -12;
v0099CAD8_0 .var "address", 7 0;
v0099CB30_0 .var "data", 15 0;
E_0095B4C0 .event posedge, v00960CE8_0;
TD_tb_sram_controller.write_mem ;
    %vpi_call 2 46 "$display", "[%0t] >> Writing 0x%h to address 0x%h", $time, v0099CB30_0, v0099CAD8_0;
    %wait E_0095B4C0;
    %ix/load 0, 1, 0;
    %assign/v0 v0099C710_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0099C558_0, 0, 1;
    %load/v 8, v0099CAD8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0099C7C0_0, 0, 8;
    %load/v 8, v0099CB30_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0099C768_0, 0, 8;
T_1.4 ;
    %load/v 8, v0099C138_0, 1;
    %inv 8, 1;
    %jmp/0xz T_1.5, 8;
    %wait E_0095B4C0;
    %jmp T_1.4;
T_1.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0099C710_0, 0, 0;
    %vpi_call 2 51 "$display", "[%0t] << Controller acknowledged the write request.", $time;
    %wait E_0095B4C0;
    %end;
S_00953700 .scope module, "dut" "sram_controller" 2 22, 3 4, S_00953D60;
 .timescale -9 -12;
P_00A546F4 .param/l "ADDR_WIDTH" 3 5, +C4<01000>;
P_00A54708 .param/l "DATA_WIDTH" 3 6, +C4<010000>;
P_00A5471C .param/l "DECODE" 3 28, C4<0010>;
P_00A54730 .param/l "IDLE" 3 28, C4<0001>;
P_00A54744 .param/l "READ_CAPTURE" 3 28, C4<1001>;
P_00A54758 .param/l "READ_SETUP" 3 28, C4<1000>;
P_00A5476C .param/l "WRITE" 3 28, C4<0100>;
L_0096AAA8 .functor NOT 1, v00960E48_0, C4<0>, C4<0>, C4<0>;
L_0096AD10 .functor AND 1, v00960DF0_0, L_0096AAA8, C4<1>, C4<1>;
v00961058_0 .net *"_s0", 0 0, L_0096AAA8; 1 drivers
v009611B8_0 .net *"_s10", 4 0, C4<00100>; 1 drivers
v00960F50_0 .net *"_s12", 0 0, L_0099C8C8; 1 drivers
v00961210_0 .net *"_s14", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v00960D98_0 .net *"_s6", 4 0, L_0099C348; 1 drivers
v00960C38_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v00961268_0 .var "ack_internal", 0 0;
v00960C90_0 .alias "ack_o", 0 0, v0099C138_0;
v00961160_0 .var "ack_p1", 0 0;
v009612C0_0 .var "ack_p2", 0 0;
v00960BE0_0 .net "addr_i", 7 0, v0099C7C0_0; 1 drivers
v00960FA8_0 .var "addr_reg", 7 0;
v00960B88_0 .var "current_state", 3 0;
v00961108_0 .var "next_state", 3 0;
v00960CE8_0 .net "proc_clk", 0 0, v0099BF80_0; 1 drivers
v00960EF8_0 .var "rdata_o", 15 0;
v00961000_0 .net "req_event", 0 0, L_0096AD10; 1 drivers
v009610B0_0 .net "req_i", 0 0, v0099C710_0; 1 drivers
v00960D40_0 .var "req_s1", 0 0;
v00960DF0_0 .var "req_s2", 0 0;
v00960E48_0 .var "req_s3", 0 0;
v00960EA0_0 .net "rst_n", 0 0, v0099C450_0; 1 drivers
v0099CCE8_0 .var "sram_addr_o", 7 0;
v0099CDF0_0 .var "sram_ce_o", 0 0;
v0099CE48_0 .net "sram_clk", 0 0, v0099C2F0_0; 1 drivers
v0099CD98_0 .alias "sram_data_io", 15 0, v0099C870_0;
v0099CEA0_0 .var "sram_oe_o", 0 0;
v0099CC90_0 .var "sram_we_o", 0 0;
v0099CD40_0 .net "wdata_i", 15 0, v0099C768_0; 1 drivers
v0099CB88_0 .var "wdata_reg", 15 0;
v0099CEF8_0 .net "wr_en_i", 0 0, v0099C558_0; 1 drivers
v0099CA80_0 .var "wr_en_reg", 0 0;
E_0095BE80 .event edge, v00960B88_0, v00960FA8_0, v00961000_0, v0099CA80_0;
E_0095BFA0/0 .event negedge, v00A5A9D0_0;
E_0095BFA0/1 .event posedge, v00960CE8_0;
E_0095BFA0 .event/or E_0095BFA0/0, E_0095BFA0/1;
L_0099C348 .concat [ 4 1 0 0], v00960B88_0, C4<0>;
L_0099C8C8 .cmp/eq 5, L_0099C348, C4<00100>;
L_0099C920 .functor MUXZ 16, C4<zzzzzzzzzzzzzzzz>, v0099CB88_0, L_0099C8C8, C4<>;
S_00954008 .scope module, "sram_inst" "sram_model" 2 23, 4 8, S_00953D60;
 .timescale -9 -12;
P_0096ACDC .param/l "ADDR_WIDTH" 4 10, +C4<01000>;
P_0096ACF0 .param/l "DATA_WIDTH" 4 9, +C4<010000>;
L_0096AD48 .functor AND 1, v0099CDF0_0, L_0099C030, C4<1>, C4<1>;
L_0096A6F0 .functor AND 1, L_0096AD48, v0099CEA0_0, C4<1>, C4<1>;
v0095C600_0 .net *"_s1", 0 0, L_0099C030; 1 drivers
v00A5A8C8_0 .net *"_s2", 0 0, L_0096AD48; 1 drivers
v0095C768_0 .net *"_s4", 0 0, L_0096A6F0; 1 drivers
v00A547B0_0 .net *"_s6", 15 0, L_0099C608; 1 drivers
v00A58D98_0 .net *"_s8", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v00955E90_0 .alias "clk", 0 0, v0099CE48_0;
v00955EE8 .array "memory", 255 0, 15 0;
v00A5A9D0_0 .alias "rst_n", 0 0, v00960EA0_0;
v00A5AA28_0 .alias "sram_addr_i", 7 0, v0099C3A0_0;
v00A5AB50_0 .alias "sram_ce_i", 0 0, v0099C1E8_0;
v00A5ABA8_0 .alias "sram_data_io", 15 0, v0099C870_0;
v00A54640_0 .alias "sram_oe_i", 0 0, v0099BFD8_0;
v00A54698_0 .alias "sram_we_i", 0 0, v0099C5B0_0;
E_0095C0A0/0 .event negedge, v00A5A9D0_0;
E_0095C0A0/1 .event posedge, v00955E90_0;
E_0095C0A0 .event/or E_0095C0A0/0, E_0095C0A0/1;
L_0099C030 .reduce/nor v0099CC90_0;
L_0099C608 .array/port v00955EE8, v0099CCE8_0;
L_0099C978 .functor MUXZ 16, C4<zzzzzzzzzzzzzzzz>, L_0099C608, L_0096A6F0, C4<>;
    .scope S_00953700;
T_2 ;
    %wait E_0095C0A0;
    %load/v 8, v00960EA0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00960E48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00960DF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00960D40_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v00960DF0_0, 1;
    %load/v 9, v00960D40_0, 1;
    %load/v 10, v009610B0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00960E48_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00960DF0_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v00960D40_0, 0, 10;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00953700;
T_3 ;
    %wait E_0095BFA0;
    %load/v 8, v00960EA0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v009612C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00961160_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00961160_0, 1;
    %load/v 9, v00961268_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009612C0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00961160_0, 0, 9;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00953700;
T_4 ;
    %wait E_0095C0A0;
    %load/v 8, v00960EA0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00960B88_0, 0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v00960EF8_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v00961108_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00960B88_0, 0, 8;
    %load/v 8, v00960B88_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 1, 5;
    %mov 8, 4, 1;
    %load/v 9, v00961000_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v00960BE0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00960FA8_0, 0, 8;
    %load/v 8, v0099CD40_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0099CB88_0, 0, 8;
    %load/v 8, v0099CEF8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0099CA80_0, 0, 8;
T_4.2 ;
    %load/v 8, v00960B88_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 9, 5;
    %jmp/0xz  T_4.4, 4;
    %load/v 8, v0099CD98_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v00960EF8_0, 0, 8;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00953700;
T_5 ;
    %wait E_0095BE80;
    %load/v 8, v00960B88_0, 4;
    %set/v v00961108_0, 8, 4;
    %set/v v00961268_0, 0, 1;
    %load/v 8, v00960FA8_0, 8;
    %set/v v0099CCE8_0, 8, 8;
    %set/v v0099CDF0_0, 0, 1;
    %set/v v0099CC90_0, 0, 1;
    %set/v v0099CEA0_0, 0, 1;
    %load/v 8, v00960B88_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_5.0, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_5.1, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_5.2, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_5.3, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_5.4, 6;
    %movi 8, 1, 4;
    %set/v v00961108_0, 8, 4;
    %jmp T_5.6;
T_5.0 ;
    %load/v 8, v00961000_0, 1;
    %jmp/0xz  T_5.7, 8;
    %movi 8, 2, 4;
    %set/v v00961108_0, 8, 4;
T_5.7 ;
    %jmp T_5.6;
T_5.1 ;
    %load/v 8, v0099CA80_0, 1;
    %jmp/0  T_5.9, 8;
    %movi 9, 4, 4;
    %jmp/1  T_5.11, 8;
T_5.9 ; End of true expr.
    %movi 13, 8, 4;
    %jmp/0  T_5.10, 8;
 ; End of false expr.
    %blend  9, 13, 4; Condition unknown.
    %jmp  T_5.11;
T_5.10 ;
    %mov 9, 13, 4; Return false value
T_5.11 ;
    %set/v v00961108_0, 9, 4;
    %jmp T_5.6;
T_5.2 ;
    %set/v v0099CDF0_0, 1, 1;
    %set/v v0099CC90_0, 1, 1;
    %set/v v00961268_0, 1, 1;
    %movi 8, 1, 4;
    %set/v v00961108_0, 8, 4;
    %jmp T_5.6;
T_5.3 ;
    %set/v v0099CDF0_0, 1, 1;
    %set/v v0099CEA0_0, 1, 1;
    %movi 8, 9, 4;
    %set/v v00961108_0, 8, 4;
    %jmp T_5.6;
T_5.4 ;
    %set/v v0099CDF0_0, 1, 1;
    %set/v v0099CEA0_0, 1, 1;
    %set/v v00961268_0, 1, 1;
    %movi 8, 1, 4;
    %set/v v00961108_0, 8, 4;
    %jmp T_5.6;
T_5.6 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00954008;
T_6 ;
    %wait E_0095C0A0;
    %load/v 8, v00A5A9D0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00A5AB50_0, 1;
    %load/v 9, v00A54698_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00A54640_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v00A5ABA8_0, 16;
    %ix/getv 3, v00A5AA28_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00955EE8, 0, 8;
t_0 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00953D60;
T_7 ;
    %set/v v0099C2F0_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/v 8, v0099C2F0_0, 1;
    %inv 8, 1;
    %set/v v0099C2F0_0, 8, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_00953D60;
T_8 ;
    %set/v v0099BF80_0, 0, 1;
T_8.0 ;
    %delay 3000, 0;
    %load/v 8, v0099BF80_0, 1;
    %inv 8, 1;
    %set/v v0099BF80_0, 8, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_00953D60;
T_9 ;
    %vpi_call 2 29 "$dumpfile", "sram_controller_cdc_waves.vcd";
    %vpi_call 2 30 "$dumpvars", 1'sb0, S_00953D60;
    %set/v v0099C450_0, 0, 1;
    %set/v v0099C710_0, 0, 1;
    %delay 20000, 0;
    %set/v v0099C450_0, 1, 1;
    %delay 40000, 0;
    %vpi_call 2 32 "$display", "----------------------------------------";
    %vpi_call 2 33 "$display", "Starting CDC Simulation...";
    %movi 8, 16, 8;
    %set/v v0099CAD8_0, 8, 8;
    %movi 8, 64206, 16;
    %set/v v0099CB30_0, 8, 16;
    %fork TD_tb_sram_controller.write_mem, S_00952F08;
    %join;
    %movi 8, 165, 8;
    %set/v v0099CAD8_0, 8, 8;
    %movi 8, 48879, 16;
    %set/v v0099CB30_0, 8, 16;
    %fork TD_tb_sram_controller.write_mem, S_00952F08;
    %join;
    %movi 8, 16, 8;
    %set/v v0099CBE0_0, 8, 8;
    %movi 8, 64206, 16;
    %set/v v0099CC38_0, 8, 16;
    %fork TD_tb_sram_controller.read_mem, S_009530A0;
    %join;
    %movi 8, 165, 8;
    %set/v v0099CBE0_0, 8, 8;
    %movi 8, 48879, 16;
    %set/v v0099CC38_0, 8, 16;
    %fork TD_tb_sram_controller.read_mem, S_009530A0;
    %join;
    %vpi_call 2 38 "$display", "----------------------------------------";
    %vpi_call 2 39 "$display", "Simulation Finished.";
    %vpi_call 2 40 "$finish";
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_sram_controller.v";
    "sram_controller.v";
    "sram_model.v";
