
*** Running vivado
    with args -log RAT_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source RAT_wrapper.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source RAT_wrapper.tcl -notrace
Command: synth_design -top RAT_wrapper -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 272.566 ; gain = 65.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/RAT Wrapper.vhd:42]
INFO: [Synth 8-3491] module 'RAT_CPU' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:12' bound to instance 'CPU' of component 'RAT_CPU' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/RAT Wrapper.vhd:141]
INFO: [Synth 8-638] synthesizing module 'RAT_CPU' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:24]
INFO: [Synth 8-3491] module 'Flag' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/Flag.vhd:35' bound to instance 'carry_flag' of component 'Flag' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Flag' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/Flag.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Flag' (1#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/Flag.vhd:44]
INFO: [Synth 8-3491] module 'Flag' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/Flag.vhd:35' bound to instance 'zero_flag' of component 'Flag' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:160]
INFO: [Synth 8-3491] module 'Flag' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/Flag.vhd:35' bound to instance 'shad_carry_flag' of component 'Flag' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:168]
INFO: [Synth 8-3491] module 'Flag' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/Flag.vhd:35' bound to instance 'shad_zero_flag' of component 'Flag' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:176]
INFO: [Synth 8-3491] module 'Flag' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/Flag.vhd:35' bound to instance 'interrupt_flag' of component 'Flag' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:184]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/ALU.vhd:35' bound to instance 'alu_port' of component 'ALU' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:192]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/ALU.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/ALU.vhd:45]
INFO: [Synth 8-3491] module 'REG_FILE' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/REG_FILE.vhd:35' bound to instance 'reg_file_port' of component 'REG_FILE' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:201]
INFO: [Synth 8-638] synthesizing module 'REG_FILE' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/REG_FILE.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'REG_FILE' (3#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/REG_FILE.vhd:45]
INFO: [Synth 8-3491] module 'prog_rom' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPE 233 Final Project/prog_rom.vhd:21' bound to instance 'prog_rom_port' of component 'prog_rom' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:210]
INFO: [Synth 8-638] synthesizing module 'prog_rom' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPE 233 Final Project/prog_rom.vhd:29]
	Parameter INIT bound to: 20'b00000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000011111111110001100000000110000000011000000001100000000111111001100110100100010001000110011110011111101111111111111000110001000100001001000100001100011011000110110001101100011001111010011110011001111101100001110110000111010100000101111111100 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b1000000100000101011000000000010110000000001010111000000001110010000000000100101110000000000010100000000001111111100000110000000110000001101110011000000111110001001000001000000001100011000000010110000000000101011000010000010101111111000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0101010001000000001101000010000010100000000000001000000110001001011000110001110101111111010101001000000110111001011111110101010010000001111100010110001100011101011000010011001000100000100000000110000000010100100000000010101110000000100110100000000100011001 
	Parameter INIT_02 bound to: 256'b1000000100000001100000011000001000000001001110111000000000000010100000000000000110000001011000100000000011001111100000000000001011000001000000011000000101000010000000010000000010000000000000101100000000000001100000010010001000000000100000001000000011110000 
	Parameter INIT_03 bound to: 256'b0100000010100001010001000001100110000000000000101001111100000001010000101111101110011111000000010100000111111011100111110000000101000000111110111000000000000010010000101111101010011111000000010100000111111010100111110000000101000000111110101000000000000010 
	Parameter INIT_04 bound to: 256'b1101101100000001100000101000101000011011000000001000001010011010000111000000000001111011000011111000001010101010000111010000000001111100000011110111110101111111100000000000001001000100101001000110010000000000010001001010010001000010101000110100000110100010 
	Parameter INIT_05 bound to: 256'b1000000111110001100000010010100110000011000010110000011000011101010001101000000000100110001100001000001110011000011011110000000010000010110100110000111100000001100000000000001010000010001110001101110100000001100000100101000011011100000000011000001001101000 
	Parameter INIT_06 bound to: 256'b1000001110011000100000011111000110000001010010011000001110000011000001100010001110000011100110001000000111110001100000010000100110000011010110110000011000011100100000111001100010000001111100011000000101101001100000110011001100000110000110111000001110011000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000110100011000110010011001100000000001000110001100100110011000000001100011110000000110000011100110110000011011110000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b1000001010110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_1024_x_18' to cell 'RAMB16_S18' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPE 233 Final Project/prog_rom.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'prog_rom' (4#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPE 233 Final Project/prog_rom.vhd:29]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/PC.vhd:34' bound to instance 'pc_port' of component 'PC' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:215]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/PC.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'PC' (5#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/PC.vhd:43]
INFO: [Synth 8-3491] module 'SP' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/SP.vhd:26' bound to instance 'sp_port' of component 'SP' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:223]
INFO: [Synth 8-638] synthesizing module 'SP' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/SP.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'SP' (6#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/SP.vhd:36]
INFO: [Synth 8-3491] module 'SCR' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/SCR.vhd:26' bound to instance 'scr_port' of component 'SCR' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:232]
INFO: [Synth 8-638] synthesizing module 'SCR' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/SCR.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'SCR' (7#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/SCR.vhd:34]
INFO: [Synth 8-3491] module 'CONTROL_UNIT' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/ControlUnit.vhd:13' bound to instance 'control_unit_port' of component 'CONTROL_UNIT' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:239]
INFO: [Synth 8-638] synthesizing module 'CONTROL_UNIT' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/ControlUnit.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/ControlUnit.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'CONTROL_UNIT' (8#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/ControlUnit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'RAT_CPU' (9#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/RAT_CPU.vhd:24]
INFO: [Synth 8-3491] module 'clk_div2' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/Downloads/clock_div2.vhd:19' bound to instance 'clk50M' of component 'clk_div2' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/RAT Wrapper.vhd:151]
INFO: [Synth 8-638] synthesizing module 'clk_div2' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/Downloads/clock_div2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'clk_div2' (10#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/Downloads/clock_div2.vhd:24]
INFO: [Synth 8-3491] module 'sseg_dec' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/sseg_dec.vhd:30' bound to instance 'sevenseg' of component 'sseg_dec' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/RAT Wrapper.vhd:156]
INFO: [Synth 8-638] synthesizing module 'sseg_dec' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/sseg_dec.vhd:42]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/sseg_dec.vhd:158' bound to instance 'my_conv' of component 'bin2bcdconv' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/sseg_dec.vhd:66]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/sseg_dec.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (11#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/sseg_dec.vhd:168]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/sseg_dec.vhd:258' bound to instance 'my_clk' of component 'clk_div' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/sseg_dec.vhd:72]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/sseg_dec.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (12#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/sseg_dec.vhd:263]
INFO: [Synth 8-226] default block is never used [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/sseg_dec.vhd:124]
INFO: [Synth 8-226] default block is never used [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/sseg_dec.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec' (13#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/sseg_dec.vhd:42]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/RAT Wrapper.vhd:79]
INFO: [Synth 8-3491] module 'PS2_REGISTER' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/ps2 register.vhd:34' bound to instance 'keyboard' of component 'PS2_REGISTER' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/RAT Wrapper.vhd:164]
INFO: [Synth 8-638] synthesizing module 'PS2_REGISTER' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/ps2 register.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'PS2_REGISTER' (14#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/ps2 register.vhd:46]
INFO: [Synth 8-3491] module 'VGA_Controller' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/VGA_Controller.vhd:29' bound to instance 'VGA' of component 'VGA_Controller' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/RAT Wrapper.vhd:177]
INFO: [Synth 8-638] synthesizing module 'VGA_Controller' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/VGA_Controller.vhd:40]
INFO: [Synth 8-3491] module 'VGA_Sync' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/VGA_Sync.vhd:29' bound to instance 'vga_sync_inst0' of component 'VGA_Sync' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/VGA_Controller.vhd:80]
INFO: [Synth 8-638] synthesizing module 'VGA_Sync' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/VGA_Sync.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'VGA_Sync' (15#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/VGA_Sync.vhd:38]
INFO: [Synth 8-3491] module 'Clock_Div' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Clock_Div.vhd:27' bound to instance 'clock_div_inst0' of component 'Clock_Div' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/VGA_Controller.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Clock_Div' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Clock_Div.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Clock_Div' (16#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Clock_Div.vhd:32]
INFO: [Synth 8-3491] module 'Pixel_Generator' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:26' bound to instance 'pixel_gen_inst0' of component 'Pixel_Generator' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/VGA_Controller.vhd:98]
INFO: [Synth 8-638] synthesizing module 'Pixel_Generator' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:38]
INFO: [Synth 8-3491] module 'red_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:28' bound to instance 'red_block0' of component 'red_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:130]
INFO: [Synth 8-638] synthesizing module 'red_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'red_Rectangle_Object' (17#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:42]
INFO: [Synth 8-3491] module 'red_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:28' bound to instance 'red_block1' of component 'red_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:145]
INFO: [Synth 8-3491] module 'red_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:28' bound to instance 'red_block2' of component 'red_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:160]
INFO: [Synth 8-3491] module 'red_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:28' bound to instance 'red_block3' of component 'red_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:175]
INFO: [Synth 8-3491] module 'red_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:28' bound to instance 'red_block4' of component 'red_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:190]
INFO: [Synth 8-3491] module 'red_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:28' bound to instance 'red_block5' of component 'red_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:205]
INFO: [Synth 8-3491] module 'red_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:28' bound to instance 'red_block6' of component 'red_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:220]
INFO: [Synth 8-3491] module 'yellow_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:28' bound to instance 'yellow_block0' of component 'yellow_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:235]
INFO: [Synth 8-638] synthesizing module 'yellow_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'yellow_Rectangle_Object' (18#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:42]
INFO: [Synth 8-3491] module 'yellow_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:28' bound to instance 'yellow_block1' of component 'yellow_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:250]
INFO: [Synth 8-3491] module 'yellow_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:28' bound to instance 'yellow_block2' of component 'yellow_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:265]
INFO: [Synth 8-3491] module 'yellow_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:28' bound to instance 'yellow_block3' of component 'yellow_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:280]
INFO: [Synth 8-3491] module 'yellow_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:28' bound to instance 'yellow_block4' of component 'yellow_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:295]
INFO: [Synth 8-3491] module 'yellow_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:28' bound to instance 'yellow_block5' of component 'yellow_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:310]
INFO: [Synth 8-3491] module 'yellow_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:28' bound to instance 'yellow_block6' of component 'yellow_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:325]
INFO: [Synth 8-3491] module 'green_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:28' bound to instance 'green_block0' of component 'green_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:340]
INFO: [Synth 8-638] synthesizing module 'green_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'green_Rectangle_Object' (19#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:42]
INFO: [Synth 8-3491] module 'green_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:28' bound to instance 'green_block1' of component 'green_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:355]
INFO: [Synth 8-3491] module 'green_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:28' bound to instance 'green_block2' of component 'green_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:370]
INFO: [Synth 8-3491] module 'green_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:28' bound to instance 'green_block3' of component 'green_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:385]
INFO: [Synth 8-3491] module 'green_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:28' bound to instance 'green_block4' of component 'green_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:400]
INFO: [Synth 8-3491] module 'green_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:28' bound to instance 'green_block5' of component 'green_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:415]
INFO: [Synth 8-3491] module 'green_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:28' bound to instance 'green_block6' of component 'green_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:430]
INFO: [Synth 8-3491] module 'purple_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:28' bound to instance 'purple_block0' of component 'purple_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:445]
INFO: [Synth 8-638] synthesizing module 'purple_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'purple_Rectangle_Object' (20#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:42]
INFO: [Synth 8-3491] module 'purple_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:28' bound to instance 'purple_block1' of component 'purple_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:460]
INFO: [Synth 8-3491] module 'purple_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:28' bound to instance 'purple_block2' of component 'purple_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:475]
INFO: [Synth 8-3491] module 'purple_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:28' bound to instance 'purple_block3' of component 'purple_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:490]
INFO: [Synth 8-3491] module 'purple_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:28' bound to instance 'purple_block4' of component 'purple_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:505]
INFO: [Synth 8-3491] module 'purple_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:28' bound to instance 'purple_block5' of component 'purple_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:520]
INFO: [Synth 8-3491] module 'purple_Rectangle_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:28' bound to instance 'purple_block6' of component 'purple_Rectangle_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:535]
INFO: [Synth 8-3491] module 'ball_Object' declared at 'C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/ball_object.vhd:28' bound to instance 'Ball' of component 'Ball_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:550]
INFO: [Synth 8-638] synthesizing module 'ball_Object' [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/ball_object.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ball_Object' (21#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/ball_object.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Pixel_Generator' (22#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Pixel_Generator.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'VGA_Controller' (23#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/VGA_Controller.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'RAT_wrapper' (24#1) [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/RAT Wrapper.vhd:42]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[7]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[6]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[5]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[4]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[3]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[2]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[1]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[0]
WARNING: [Synth 8-3331] design purple_Rectangle_Object has unconnected port RGB_DATA[7]
WARNING: [Synth 8-3331] design purple_Rectangle_Object has unconnected port RGB_DATA[6]
WARNING: [Synth 8-3331] design purple_Rectangle_Object has unconnected port RGB_DATA[5]
WARNING: [Synth 8-3331] design purple_Rectangle_Object has unconnected port RGB_DATA[4]
WARNING: [Synth 8-3331] design purple_Rectangle_Object has unconnected port RGB_DATA[3]
WARNING: [Synth 8-3331] design purple_Rectangle_Object has unconnected port RGB_DATA[2]
WARNING: [Synth 8-3331] design purple_Rectangle_Object has unconnected port RGB_DATA[1]
WARNING: [Synth 8-3331] design purple_Rectangle_Object has unconnected port RGB_DATA[0]
WARNING: [Synth 8-3331] design green_Rectangle_Object has unconnected port RGB_DATA[7]
WARNING: [Synth 8-3331] design green_Rectangle_Object has unconnected port RGB_DATA[6]
WARNING: [Synth 8-3331] design green_Rectangle_Object has unconnected port RGB_DATA[5]
WARNING: [Synth 8-3331] design green_Rectangle_Object has unconnected port RGB_DATA[4]
WARNING: [Synth 8-3331] design green_Rectangle_Object has unconnected port RGB_DATA[3]
WARNING: [Synth 8-3331] design green_Rectangle_Object has unconnected port RGB_DATA[2]
WARNING: [Synth 8-3331] design green_Rectangle_Object has unconnected port RGB_DATA[1]
WARNING: [Synth 8-3331] design green_Rectangle_Object has unconnected port RGB_DATA[0]
WARNING: [Synth 8-3331] design yellow_Rectangle_Object has unconnected port RGB_DATA[7]
WARNING: [Synth 8-3331] design yellow_Rectangle_Object has unconnected port RGB_DATA[6]
WARNING: [Synth 8-3331] design yellow_Rectangle_Object has unconnected port RGB_DATA[5]
WARNING: [Synth 8-3331] design yellow_Rectangle_Object has unconnected port RGB_DATA[4]
WARNING: [Synth 8-3331] design yellow_Rectangle_Object has unconnected port RGB_DATA[3]
WARNING: [Synth 8-3331] design yellow_Rectangle_Object has unconnected port RGB_DATA[2]
WARNING: [Synth 8-3331] design yellow_Rectangle_Object has unconnected port RGB_DATA[1]
WARNING: [Synth 8-3331] design yellow_Rectangle_Object has unconnected port RGB_DATA[0]
WARNING: [Synth 8-3331] design red_Rectangle_Object has unconnected port RGB_DATA[7]
WARNING: [Synth 8-3331] design red_Rectangle_Object has unconnected port RGB_DATA[6]
WARNING: [Synth 8-3331] design red_Rectangle_Object has unconnected port RGB_DATA[5]
WARNING: [Synth 8-3331] design red_Rectangle_Object has unconnected port RGB_DATA[4]
WARNING: [Synth 8-3331] design red_Rectangle_Object has unconnected port RGB_DATA[3]
WARNING: [Synth 8-3331] design red_Rectangle_Object has unconnected port RGB_DATA[2]
WARNING: [Synth 8-3331] design red_Rectangle_Object has unconnected port RGB_DATA[1]
WARNING: [Synth 8-3331] design red_Rectangle_Object has unconnected port RGB_DATA[0]
WARNING: [Synth 8-3331] design VGA_Sync has unconnected port RESET
WARNING: [Synth 8-3331] design PS2_REGISTER has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 313.734 ; gain = 107.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 313.734 ; gain = 107.113
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/constrs_1/new/Basys_Master_Final_Project.xdc]
Finished Parsing XDC File [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/constrs_1/new/Basys_Master_Final_Project.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/constrs_1/new/Basys_Master_Final_Project.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RAT_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RAT_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB16_S18 => RAMB18E1: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 601.313 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 601.313 ; gain = 394.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 601.313 ; gain = 394.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 601.313 ; gain = 394.691
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/CPU/ALU.vhd:54]
INFO: [Synth 8-5546] ROM "I_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC_MUX_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_WR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_OPY_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_LD_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_INCR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_DECR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_WE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_ADDR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_DATA_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IO_STROBE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "MMSD_OUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/imports/BufferlessVGAFiles/Rectangle_Object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/yellow_rectangle_object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/green_rectangle_object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/purple_rectangle_object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/ball_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/ball_object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/ball_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/ball_object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/ball_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/ball_object.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_PS2CONTROL_reg' and it is trimmed from '8' to '1' bits. [C:/Users/Calvin/CPE 233 Final Project/CPE 233 Final Project.srcs/sources_1/new/RAT Wrapper.vhd:171]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 601.313 ; gain = 394.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 13    
	   3 Input      8 Bit       Adders := 58    
	   3 Input      7 Bit       Adders := 29    
	   2 Input      7 Bit       Adders := 58    
	   2 Input      4 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 29    
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 59    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 28    
	   6 Input      9 Bit        Muxes := 28    
	   2 Input      8 Bit        Muxes := 101   
	   4 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 21    
	   5 Input      8 Bit        Muxes := 23    
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	  10 Input      7 Bit        Muxes := 7     
	   5 Input      7 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	  51 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 10    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	  51 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 26    
	  51 Input      1 Bit        Muxes := 12    
	  48 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAT_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Flag 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Muxes : 
	  16 Input      9 Bit        Muxes := 2     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CONTROL_UNIT 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  51 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  51 Input      2 Bit        Muxes := 2     
	  51 Input      1 Bit        Muxes := 12    
	  48 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
Module RAT_CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clk_div2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bin2bcdconv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 44    
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sseg_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
Module PS2_REGISTER 
Detailed RTL Component Info : 
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
Module VGA_Sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Clock_Div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module red_Rectangle_Object 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
Module yellow_Rectangle_Object 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
Module green_Rectangle_Object 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
Module purple_Rectangle_Object 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
Module ball_Object 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
Module Pixel_Generator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 30    
Module VGA_Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 601.313 ; gain = 394.691
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "red_block0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "red_block1/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "red_block2/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "red_block3/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "red_block4/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "red_block5/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "red_block6/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yellow_block0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yellow_block1/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yellow_block2/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yellow_block3/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yellow_block4/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yellow_block5/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yellow_block6/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "green_block0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "green_block1/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "green_block2/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "green_block3/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "green_block4/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "green_block5/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "green_block6/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "purple_block0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "purple_block1/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "purple_block2/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "purple_block3/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "purple_block4/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "purple_block5/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "purple_block6/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CPU/control_unit_port/PC_MUX_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk50M/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk50M/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sevenseg/my_clk/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sevenseg/my_clk/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VGA/clock_div_inst0/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VGA/clock_div_inst0/temp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design RAT_wrapper has port SEGMENTS[0] driven by constant 1
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[7]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[6]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[5]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[4]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[3]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[2]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[1]
WARNING: [Synth 8-3331] design ball_Object has unconnected port RGB_DATA[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 601.313 ; gain = 394.691
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 601.313 ; gain = 394.691

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+--------------------------------+---------------+----------------+
|Module Name  | RTL Object                     | Depth x Width | Implemented As | 
+-------------+--------------------------------+---------------+----------------+
|CONTROL_UNIT | RF_WR                          | 128x1         | LUT            | 
|CONTROL_UNIT | FLG_C_LD                       | 128x1         | LUT            | 
|CONTROL_UNIT | FLG_Z_LD                       | 128x1         | LUT            | 
|RAT_wrapper  | CPU/control_unit_port/RF_WR    | 128x1         | LUT            | 
|RAT_wrapper  | CPU/control_unit_port/FLG_C_LD | 128x1         | LUT            | 
|RAT_wrapper  | CPU/control_unit_port/FLG_Z_LD | 128x1         | LUT            | 
+-------------+--------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives       | 
+------------+-------------------------------+-----------+----------------------+------------------+
|RAT_wrapper | CPU/scr_port/gen_ram_reg      | Implied   | 256 x 10             | RAM256X1S x 10   | 
|RAT_wrapper | CPU/reg_file_port/gen_ram_reg | Implied   | 32 x 8               | RAM32X1D x 8     | 
+------------+-------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (r_RGB_DATA_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_RGB_DATA_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_RGB_DATA_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_RGB_DATA_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_RGB_DATA_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_RGB_DATA_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_RGB_DATA_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_RGB_DATA_reg[0]) is unused and will be removed from module RAT_wrapper.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 601.313 ; gain = 394.691
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 601.313 ; gain = 394.691

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 619.043 ; gain = 412.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 621.020 ; gain = 414.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 654.953 ; gain = 448.332
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 654.953 ; gain = 448.332

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 654.953 ; gain = 448.332
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 654.953 ; gain = 448.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 654.953 ; gain = 448.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 654.953 ; gain = 448.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 654.953 ; gain = 448.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 654.953 ; gain = 448.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 654.953 ; gain = 448.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|RAT_wrapper | keyboard/count_reg[10] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   236|
|3     |LUT1       |   101|
|4     |LUT2       |   392|
|5     |LUT3       |   156|
|6     |LUT4       |   510|
|7     |LUT5       |   229|
|8     |LUT6       |   390|
|9     |MUXF7      |    27|
|10    |MUXF8      |     6|
|11    |RAM256X1S  |    10|
|12    |RAM32X1D   |     8|
|13    |RAMB16_S18 |     1|
|14    |SRL16E     |     1|
|15    |FDCE       |    74|
|16    |FDPE       |     1|
|17    |FDRE       |   570|
|18    |IBUF       |    15|
|19    |IOBUF      |     1|
|20    |OBUF       |    30|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------+---------------------------+------+
|      |Instance              |Module                     |Cells |
+------+----------------------+---------------------------+------+
|1     |top                   |                           |  2761|
|2     |  CPU                 |RAT_CPU                    |   370|
|3     |    alu_port          |ALU                        |    22|
|4     |    carry_flag        |Flag                       |     4|
|5     |    control_unit_port |CONTROL_UNIT               |    41|
|6     |    interrupt_flag    |Flag_24                    |     1|
|7     |    pc_port           |PC                         |    22|
|8     |    prog_rom_port     |prog_rom                   |   207|
|9     |    reg_file_port     |REG_FILE                   |    30|
|10    |    scr_port          |SCR                        |    10|
|11    |    shad_carry_flag   |Flag_25                    |     1|
|12    |    shad_zero_flag    |Flag_26                    |     1|
|13    |    sp_port           |SP                         |    30|
|14    |    zero_flag         |Flag_27                    |     1|
|15    |  VGA                 |VGA_Controller             |  2048|
|16    |    clock_div_inst0   |Clock_Div                  |   113|
|17    |    pixel_gen_inst0   |Pixel_Generator            |  1457|
|18    |      Ball            |ball_Object                |    34|
|19    |      green_block0    |green_Rectangle_Object     |    50|
|20    |      green_block1    |green_Rectangle_Object_0   |    50|
|21    |      green_block2    |green_Rectangle_Object_1   |    50|
|22    |      green_block3    |green_Rectangle_Object_2   |    50|
|23    |      green_block4    |green_Rectangle_Object_3   |    50|
|24    |      green_block5    |green_Rectangle_Object_4   |    50|
|25    |      green_block6    |green_Rectangle_Object_5   |    51|
|26    |      purple_block0   |purple_Rectangle_Object    |    50|
|27    |      purple_block1   |purple_Rectangle_Object_6  |    50|
|28    |      purple_block2   |purple_Rectangle_Object_7  |    55|
|29    |      purple_block3   |purple_Rectangle_Object_8  |    50|
|30    |      purple_block4   |purple_Rectangle_Object_9  |    50|
|31    |      purple_block5   |purple_Rectangle_Object_10 |    51|
|32    |      purple_block6   |purple_Rectangle_Object_11 |    54|
|33    |      red_block0      |red_Rectangle_Object       |    50|
|34    |      red_block1      |red_Rectangle_Object_12    |    50|
|35    |      red_block2      |red_Rectangle_Object_13    |    51|
|36    |      red_block3      |red_Rectangle_Object_14    |    50|
|37    |      red_block4      |red_Rectangle_Object_15    |    54|
|38    |      red_block5      |red_Rectangle_Object_16    |    50|
|39    |      red_block6      |red_Rectangle_Object_17    |    50|
|40    |      yellow_block0   |yellow_Rectangle_Object    |    51|
|41    |      yellow_block1   |yellow_Rectangle_Object_18 |    50|
|42    |      yellow_block2   |yellow_Rectangle_Object_19 |    50|
|43    |      yellow_block3   |yellow_Rectangle_Object_20 |    50|
|44    |      yellow_block4   |yellow_Rectangle_Object_21 |    55|
|45    |      yellow_block5   |yellow_Rectangle_Object_22 |    50|
|46    |      yellow_block6   |yellow_Rectangle_Object_23 |    51|
|47    |    vga_sync_inst0    |VGA_Sync                   |   478|
|48    |  clk50M              |clk_div2                   |    83|
|49    |  keyboard            |PS2_REGISTER               |    30|
|50    |  sevenseg            |sseg_dec                   |   101|
|51    |    my_clk            |clk_div                    |    83|
+------+----------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 654.953 ; gain = 448.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 654.953 ; gain = 160.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 654.953 ; gain = 448.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 24 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAMB16_S18 => RAMB18E1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
206 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 654.953 ; gain = 448.332
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.058 . Memory (MB): peak = 654.953 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 26 08:23:43 2016...
