{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "8b3ff418",
   "metadata": {},
   "source": [
    "# Synchronized Dual-Output Square Wave Generator\n",
    "---\n",
    "\n",
    "## Objective\n",
    "Generate two perfectly synchronized digital output signals:\n",
    "- **Output 1 (DAC0)**: 10 MHz square wave, gated ON/OFF at 200 kHz (burst pattern)\n",
    "- **Output 2 (DAC1)**: 200 kHz square wave, synchronized with Output 1's gating\n",
    "\n",
    "## Synchronization Approach\n",
    "Since we need sample-level synchronization between DAC outputs:\n",
    "\n",
    "### Option A: Same Tile, Different Channels (Best for Sync)\n",
    "- If both DACs are on the **same tile**, they share the same clock and sample exactly together\n",
    "- No MTS needed - inherently synchronized at the sample level\n",
    "\n",
    "### Option B: Different Tiles with MTS\n",
    "- If DACs are on **different tiles**, we need Multi-Tile Synchronization (MTS)\n",
    "- MTS aligns the internal FIFOs and clock phases across tiles\n",
    "- RFSoC4x2: DAC_A is Tile 2, DAC_B is Tile 0 - they're on different tiles!\n",
    "\n",
    "### Current Approach (using SeparateDacOverlay)\n",
    "The `SeparateDacOverlay` loads both BRAMs and starts both DACs from a **single trigger**,\n",
    "ensuring they start at the exact same moment. The key is:\n",
    "1. Both waveforms computed from the same time axis\n",
    "2. Both BRAMs loaded before start\n",
    "3. Single `start_dacs()` call starts both simultaneously\n",
    "\n",
    "---"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "334f816f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Looking for bitstream at: ../base/base/base.runs/impl_1/base_wrapper.bit\n",
      "Looking for HWH file at:  ../base/base/base.gen/sources_1/bd/base/hw_handoff/base.hwh\n",
      "Found files. Copying to local overlays directory...\n",
      "Files copied to ./overlays\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/Users/andrewminer/Desktop/RFSoC4x2_VivadoFiles/pynq_venv/lib/python3.10/site-packages/pynq/pl_server/device.py:56: UserWarning: No devices found, is the XRT environment sourced?\n",
      "  warnings.warn(\n"
     ]
    },
    {
     "ename": "RuntimeError",
     "evalue": "No Devices Found",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mRuntimeError\u001b[0m                              Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[3], line 55\u001b[0m\n\u001b[1;32m     52\u001b[0m \u001b[38;5;66;03m# Initialize the overlay\u001b[39;00m\n\u001b[1;32m     53\u001b[0m \u001b[38;5;66;03m# We use the generic pynq.Overlay since we are loading a custom path\u001b[39;00m\n\u001b[1;32m     54\u001b[0m BITFILE \u001b[38;5;241m=\u001b[39m DEST_BIT\n\u001b[0;32m---> 55\u001b[0m ol \u001b[38;5;241m=\u001b[39m \u001b[43mOverlay\u001b[49m\u001b[43m(\u001b[49m\u001b[43mBITFILE\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     56\u001b[0m \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mOverlay loaded successfully!\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m     58\u001b[0m \u001b[38;5;66;03m# Warning/Inspection about compatibility\u001b[39;00m\n",
      "File \u001b[0;32m~/Desktop/RFSoC4x2_VivadoFiles/pynq_venv/lib/python3.10/site-packages/pynq/overlay.py:318\u001b[0m, in \u001b[0;36mOverlay.__init__\u001b[0;34m(self, bitfile_name, dtbo, download, ignore_version, device, gen_cache)\u001b[0m\n\u001b[1;32m    289\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21m__init__\u001b[39m(\n\u001b[1;32m    290\u001b[0m     \u001b[38;5;28mself\u001b[39m, bitfile_name, dtbo\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mNone\u001b[39;00m, download\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mTrue\u001b[39;00m, ignore_version\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mFalse\u001b[39;00m, device\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mNone\u001b[39;00m, gen_cache\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mFalse\u001b[39;00m\n\u001b[1;32m    291\u001b[0m ):\n\u001b[1;32m    292\u001b[0m \u001b[38;5;250m    \u001b[39m\u001b[38;5;124;03m\"\"\"Return a new Overlay object.\u001b[39;00m\n\u001b[1;32m    293\u001b[0m \n\u001b[1;32m    294\u001b[0m \u001b[38;5;124;03m    An overlay instantiates a bitstream object as a member initially.\u001b[39;00m\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    316\u001b[0m \n\u001b[1;32m    317\u001b[0m \u001b[38;5;124;03m    \"\"\"\u001b[39;00m\n\u001b[0;32m--> 318\u001b[0m     \u001b[38;5;28;43msuper\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[38;5;21;43m__init__\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43mbitfile_name\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mdtbo\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mpartial\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43;01mFalse\u001b[39;49;00m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mdevice\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mdevice\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    320\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_register_drivers()\n\u001b[1;32m    322\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mdevice\u001b[38;5;241m.\u001b[39mset_bitfile_name(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mbitfile_name)\n",
      "File \u001b[0;32m~/Desktop/RFSoC4x2_VivadoFiles/pynq_venv/lib/python3.10/site-packages/pynq/bitstream.py:88\u001b[0m, in \u001b[0;36mBitstream.__init__\u001b[0;34m(self, bitfile_name, dtbo, partial, device)\u001b[0m\n\u001b[1;32m     85\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m device \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m:\n\u001b[1;32m     86\u001b[0m     \u001b[38;5;28;01mfrom\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21;01m.\u001b[39;00m\u001b[38;5;21;01mpl_server\u001b[39;00m\u001b[38;5;21;01m.\u001b[39;00m\u001b[38;5;21;01mdevice\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;28;01mimport\u001b[39;00m Device\n\u001b[0;32m---> 88\u001b[0m     device \u001b[38;5;241m=\u001b[39m \u001b[43mDevice\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mactive_device\u001b[49m\n\u001b[1;32m     89\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mdevice \u001b[38;5;241m=\u001b[39m device\n\u001b[1;32m     91\u001b[0m \u001b[38;5;66;03m# self.xsa = None\u001b[39;00m\n\u001b[1;32m     92\u001b[0m \u001b[38;5;66;03m# if bitfile_name.endswith(\".xsa\"):\u001b[39;00m\n\u001b[1;32m     93\u001b[0m \u001b[38;5;66;03m#    self.xsa_filepath = bitfile_name\u001b[39;00m\n\u001b[1;32m     94\u001b[0m \u001b[38;5;66;03m#    self.xsa = pynqutils.build_utils.XsaParser(bitfile_name)\u001b[39;00m\n\u001b[1;32m     95\u001b[0m \u001b[38;5;66;03m#    bitfile_name = self.xsa.bitstreamPaths[0]\u001b[39;00m\n\u001b[1;32m     96\u001b[0m \u001b[38;5;66;03m#    self.xsa.load_bdc_metadata()\u001b[39;00m\n",
      "File \u001b[0;32m~/Desktop/RFSoC4x2_VivadoFiles/pynq_venv/lib/python3.10/site-packages/pynq/pl_server/device.py:71\u001b[0m, in \u001b[0;36mDeviceMeta.active_device\u001b[0;34m(cls)\u001b[0m\n\u001b[1;32m     69\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m \u001b[38;5;28mhasattr\u001b[39m(\u001b[38;5;28mcls\u001b[39m, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m_active_device\u001b[39m\u001b[38;5;124m\"\u001b[39m):\n\u001b[1;32m     70\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mlen\u001b[39m(\u001b[38;5;28mcls\u001b[39m\u001b[38;5;241m.\u001b[39mdevices) \u001b[38;5;241m==\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[0;32m---> 71\u001b[0m         \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mRuntimeError\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mNo Devices Found\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m     72\u001b[0m     \u001b[38;5;28mcls\u001b[39m\u001b[38;5;241m.\u001b[39m_active_device \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mcls\u001b[39m\u001b[38;5;241m.\u001b[39mdevices[\u001b[38;5;241m0\u001b[39m]\n\u001b[1;32m     73\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28mcls\u001b[39m\u001b[38;5;241m.\u001b[39m_active_device\n",
      "\u001b[0;31mRuntimeError\u001b[0m: No Devices Found"
     ]
    }
   ],
   "source": [
    "'''\n",
    "Synchronized Dual-Output Waveform Generator\n",
    "- Output 1: 10 MHz pattern, gated at 200 kHz\n",
    "- Output 2: 200 kHz square wave (gate signal)\n",
    "'''\n",
    "\n",
    "\n",
    "import numpy as np\n",
    "from scipy.signal import square\n",
    "import matplotlib.pyplot as plt\n",
    "import os\n",
    "import shutil\n",
    "from pynq import Overlay\n",
    "\n",
    "# ============================================================\n",
    "# LOCATING AND LOADING THE BASE PROJECT OVERLAY\n",
    "# ============================================================\n",
    "# The user wants to use the overlay generated by the Vivado project \n",
    "# located at base/base/\n",
    "\n",
    "# Define paths relative to this notebook (which is in Example_PythonCode/)\n",
    "# Workspace root is one level up\n",
    "WORKSPACE_ROOT = \"../\"\n",
    "BASE_PROJECT_DIR = os.path.join(WORKSPACE_ROOT, \"base/base\")\n",
    "\n",
    "# Source files from the Vivado project build output\n",
    "# Bitstream is typically in .runs/impl_1/\n",
    "SRC_BIT = os.path.join(BASE_PROJECT_DIR, \"base.runs/impl_1/base_wrapper.bit\")\n",
    "# Hardware handoff is in .gen/sources_1/bd/<bd_name>/hw_handoff/\n",
    "SRC_HWH = os.path.join(BASE_PROJECT_DIR, \"base.gen/sources_1/bd/base/hw_handoff/base.hwh\")\n",
    "\n",
    "# Destination: Create a local overlays folder\n",
    "DEST_DIR = \"./overlays\"\n",
    "if not os.path.exists(DEST_DIR):\n",
    "    os.makedirs(DEST_DIR)\n",
    "\n",
    "# We need the bitstream and .hwh files to have the SAME name for PYNQ to match them\n",
    "# We will use 'base_wrapper' as the common name\n",
    "DEST_BIT = os.path.join(DEST_DIR, \"base_wrapper.bit\")\n",
    "DEST_HWH = os.path.join(DEST_DIR, \"base_wrapper.hwh\")\n",
    "\n",
    "print(f\"Looking for bitstream at: {SRC_BIT}\")\n",
    "print(f\"Looking for HWH file at:  {SRC_HWH}\")\n",
    "\n",
    "# Copy the files if they exist\n",
    "if os.path.exists(SRC_BIT) and os.path.exists(SRC_HWH):\n",
    "    print(\"Found files. Copying to local overlays directory...\")\n",
    "    shutil.copy2(SRC_BIT, DEST_BIT)\n",
    "    shutil.copy2(SRC_HWH, DEST_HWH)\n",
    "    print(f\"Files copied to {DEST_DIR}\")\n",
    "    \n",
    "    # Initialize the overlay\n",
    "    # We use the generic pynq.Overlay since we are loading a custom path\n",
    "    BITFILE = DEST_BIT\n",
    "    ol = Overlay(BITFILE)\n",
    "    print(\"Overlay loaded successfully!\")\n",
    "    \n",
    "    # Warning/Inspection about compatibility\n",
    "    print(\"-\" * 60)\n",
    "    print(\"WARNING: You have switched to the 'base' overlay.\")\n",
    "    print(\"This overlay likely has a different hardware design than the 'SeparateDacOverlay'.\")\n",
    "    print(\"The code below expects 'dac0_bram' and 'dac1_bram' IP blocks.\")\n",
    "    print(\"Checking availability:\")\n",
    "    print(f\"  ol.dac0_bram: {'AVAILABLE' if hasattr(ol, 'dac0_bram') else 'MISSING'}\")\n",
    "    print(f\"  ol.dac1_bram: {'AVAILABLE' if hasattr(ol, 'dac1_bram') else 'MISSING'}\")\n",
    "    \n",
    "    if not hasattr(ol, 'dac0_bram'):\n",
    "        print(\"\\nCRITICAL: The loaded overlay does not have the expected BRAMs.\")\n",
    "        print(\"The subsequent cells will fail. You must add these IPs to the base\")\n",
    "        print(\"Vivado project and regenerate the bitstream to use this notebook logic.\")\n",
    "    print(\"-\" * 60)\n",
    "    \n",
    "else:\n",
    "    print(\"ERROR: Could not find the generated bitstream or .hwh file.\")\n",
    "    print(\"Please ensure the 'base' Vivado project has been built/implemented.\")\n",
    "    # Fallback to prevent crash if files missing, but ol will be undefined\n",
    "    raise FileNotFoundError(\"Bitstream or HWH file not found in base project directories.\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5e7db5c1",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# SYSTEM PARAMETERS\n",
    "# ============================================================\n",
    "DAC_SR = 4.0e9          # Sample rate: 4 GS/s\n",
    "N = ol.dac0_bram.shape[0]  # Buffer length (samples)\n",
    "\n",
    "# Target Frequencies\n",
    "F_CARRIER = 10.0e6      # 10 MHz carrier/pattern frequency\n",
    "F_GATE = 200.0e3        # 200 kHz gating frequency\n",
    "\n",
    "# Output amplitude for digital signals (driving transistor)\n",
    "# Using full range: 0 = LOW, 32767 = HIGH (int16 max positive)\n",
    "DAC_HIGH = 2**15 - 1    # Maximum positive value (32767)\n",
    "DAC_LOW = 0             # Zero/off\n",
    "\n",
    "# Print configuration\n",
    "print(f\"DAC Sample Rate: {DAC_SR/1e9:.1f} GS/s\")\n",
    "print(f\"Buffer Length: {N} samples\")\n",
    "print(f\"Buffer Duration: {N/DAC_SR*1e6:.2f} µs\")\n",
    "print(f\"Carrier Frequency: {F_CARRIER/1e6:.2f} MHz\")\n",
    "print(f\"Gate Frequency: {F_GATE/1e3:.1f} kHz\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "61e08c8d",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# FREQUENCY ADJUSTMENT FOR PERFECT CYCLES\n",
    "# ============================================================\n",
    "# To prevent clicks/glitches when the buffer loops, we need\n",
    "# an integer number of cycles in the buffer.\n",
    "\n",
    "def adjust_frequency(target_freq, num_samples, sample_rate):\n",
    "    \"\"\"\n",
    "    Adjust frequency to fit exact integer cycles in the buffer.\n",
    "    \n",
    "    Args:\n",
    "        target_freq: Desired frequency in Hz\n",
    "        num_samples: Number of samples in buffer\n",
    "        sample_rate: Sample rate in Hz\n",
    "    \n",
    "    Returns:\n",
    "        Adjusted frequency that fits exactly\n",
    "    \"\"\"\n",
    "    # Calculate cycles that would fit\n",
    "    num_cycles = round((target_freq * num_samples) / sample_rate)\n",
    "    # Recalculate exact frequency\n",
    "    actual_freq = (num_cycles * sample_rate) / num_samples\n",
    "    return actual_freq, num_cycles\n",
    "\n",
    "# Adjust both frequencies\n",
    "F_CARRIER_ACTUAL, carrier_cycles = adjust_frequency(F_CARRIER, N, DAC_SR)\n",
    "F_GATE_ACTUAL, gate_cycles = adjust_frequency(F_GATE, N, DAC_SR)\n",
    "\n",
    "print(f\"\\nFrequency Adjustment for Perfect Buffer Looping:\")\n",
    "print(f\"  Carrier: {F_CARRIER/1e6:.4f} MHz → {F_CARRIER_ACTUAL/1e6:.6f} MHz ({carrier_cycles} cycles)\")\n",
    "print(f\"  Gate: {F_GATE/1e3:.4f} kHz → {F_GATE_ACTUAL/1e3:.6f} kHz ({gate_cycles} cycles)\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2606b158",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# WAVEFORM GENERATION\n",
    "# ============================================================\n",
    "# IMPORTANT: Both waveforms use the SAME time axis to ensure synchronization!\n",
    "\n",
    "t = np.arange(N) / DAC_SR  # Shared time axis\n",
    "\n",
    "# -----------------------------\n",
    "# OUTPUT 2 (DAC1): 200 kHz Gate Signal\n",
    "# -----------------------------\n",
    "# This is a simple square wave at 200 kHz\n",
    "# Values: 0 (LOW) when negative, 1 (HIGH) when positive\n",
    "gate_signal_raw = square(2 * np.pi * F_GATE_ACTUAL * t)\n",
    "# Convert to binary: -1,1 → 0,1\n",
    "gate_binary = (gate_signal_raw > 0).astype(np.float64)\n",
    "\n",
    "# Scale to DAC output levels\n",
    "wave_gate = gate_binary * DAC_HIGH\n",
    "\n",
    "# -----------------------------\n",
    "# OUTPUT 1 (DAC0): 10 MHz Carrier, Gated by 200 kHz\n",
    "# -----------------------------\n",
    "# 10 MHz square wave\n",
    "carrier_raw = square(2 * np.pi * F_CARRIER_ACTUAL * t)\n",
    "# Convert to binary: -1,1 → 0,1\n",
    "carrier_binary = (carrier_raw > 0).astype(np.float64)\n",
    "\n",
    "# Gate the carrier: only output when gate is HIGH\n",
    "# This creates bursts of 10 MHz every time the 200 kHz gate is HIGH\n",
    "wave_gated_carrier = carrier_binary * gate_binary * DAC_HIGH\n",
    "\n",
    "print(f\"Waveforms generated:\")\n",
    "print(f\"  Output 1 (DAC0): 10 MHz carrier, gated at 200 kHz\")\n",
    "print(f\"  Output 2 (DAC1): 200 kHz square wave (gate signal)\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "10f15240",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# VISUALIZE THE WAVEFORMS\n",
    "# ============================================================\n",
    "# Plot a few cycles to verify synchronization\n",
    "\n",
    "# Calculate samples to show ~2-3 gate cycles\n",
    "gate_period_samples = int(DAC_SR / F_GATE_ACTUAL)\n",
    "plot_samples = min(gate_period_samples * 3, N)  # Show 3 gate cycles\n",
    "\n",
    "fig, axes = plt.subplots(3, 1, figsize=(14, 10), sharex=True)\n",
    "\n",
    "# Time in microseconds for plotting\n",
    "t_us = t[:plot_samples] * 1e6\n",
    "\n",
    "# Plot Gate Signal (Output 2)\n",
    "axes[0].plot(t_us, wave_gate[:plot_samples], 'b-', linewidth=1)\n",
    "axes[0].set_ylabel('Output 2 (DAC1)\\n200 kHz Gate', fontsize=10)\n",
    "axes[0].set_ylim([-DAC_HIGH*0.1, DAC_HIGH*1.2])\n",
    "axes[0].grid(True, alpha=0.3)\n",
    "axes[0].set_title('Synchronized Dual-Output Waveforms', fontsize=14)\n",
    "\n",
    "# Plot Gated Carrier (Output 1)\n",
    "axes[1].plot(t_us, wave_gated_carrier[:plot_samples], 'r-', linewidth=1)\n",
    "axes[1].set_ylabel('Output 1 (DAC0)\\n10 MHz Gated', fontsize=10)\n",
    "axes[1].set_ylim([-DAC_HIGH*0.1, DAC_HIGH*1.2])\n",
    "axes[1].grid(True, alpha=0.3)\n",
    "\n",
    "# Plot Both Overlaid\n",
    "axes[2].plot(t_us, wave_gate[:plot_samples], 'b-', linewidth=1.5, alpha=0.7, label='Gate (200 kHz)')\n",
    "axes[2].plot(t_us, wave_gated_carrier[:plot_samples], 'r-', linewidth=0.8, alpha=0.7, label='Gated Carrier (10 MHz)')\n",
    "axes[2].set_ylabel('Both Outputs\\nOverlaid', fontsize=10)\n",
    "axes[2].set_xlabel('Time (µs)', fontsize=10)\n",
    "axes[2].set_ylim([-DAC_HIGH*0.1, DAC_HIGH*1.2])\n",
    "axes[2].grid(True, alpha=0.3)\n",
    "axes[2].legend(loc='upper right')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print(f\"\\nPlot shows {plot_samples} samples ({plot_samples/DAC_SR*1e6:.2f} µs)\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "98ced6fd",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# ZOOM IN TO VERIFY 10 MHz CARRIER\n",
    "# ============================================================\n",
    "# Show detail of the carrier frequency\n",
    "\n",
    "# Calculate samples to show ~10 carrier cycles\n",
    "carrier_period_samples = int(DAC_SR / F_CARRIER_ACTUAL)\n",
    "zoom_samples = carrier_period_samples * 20  # Show 20 carrier cycles\n",
    "\n",
    "# Find a region where gate is HIGH\n",
    "start_idx = 0\n",
    "for i in range(len(gate_binary) - zoom_samples):\n",
    "    if gate_binary[i] > 0.5:  # Gate is HIGH\n",
    "        start_idx = i\n",
    "        break\n",
    "\n",
    "end_idx = start_idx + zoom_samples\n",
    "t_zoom_ns = t[start_idx:end_idx] * 1e9  # Time in nanoseconds\n",
    "\n",
    "fig, axes = plt.subplots(2, 1, figsize=(14, 6), sharex=True)\n",
    "\n",
    "# Plot Gate (should be constant HIGH in this region)\n",
    "axes[0].plot(t_zoom_ns, wave_gate[start_idx:end_idx], 'b-', linewidth=2)\n",
    "axes[0].set_ylabel('Gate (200 kHz)', fontsize=10)\n",
    "axes[0].grid(True, alpha=0.3)\n",
    "axes[0].set_title('Zoomed View: 10 MHz Carrier Detail', fontsize=14)\n",
    "\n",
    "# Plot Carrier with digital-style\n",
    "axes[1].step(t_zoom_ns, wave_gated_carrier[start_idx:end_idx], 'r-', linewidth=1.5, where='post')\n",
    "axes[1].set_ylabel('10 MHz Carrier', fontsize=10)\n",
    "axes[1].set_xlabel('Time (ns)', fontsize=10)\n",
    "axes[1].grid(True, alpha=0.3)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print(f\"Carrier period: {1e9/F_CARRIER_ACTUAL:.2f} ns ({carrier_period_samples} samples)\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "c73d648e",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# LOAD AND START DACs\n",
    "# ============================================================\n",
    "\n",
    "# Convert to int16 for the DAC\n",
    "wave_out1_i16 = wave_gated_carrier.astype(np.int16)  # DAC0: Gated 10 MHz\n",
    "wave_out2_i16 = wave_gate.astype(np.int16)          # DAC1: 200 kHz gate\n",
    "\n",
    "# Verify the waveform is binary (only 0 or DAC_HIGH)\n",
    "unique_vals_1 = np.unique(wave_out1_i16)\n",
    "unique_vals_2 = np.unique(wave_out2_i16)\n",
    "print(f\"Output 1 unique values: {unique_vals_1}\")\n",
    "print(f\"Output 2 unique values: {unique_vals_2}\")\n",
    "\n",
    "# CRITICAL: Load BOTH BRAMs BEFORE starting\n",
    "# This ensures they start from the same point\n",
    "ol.dac0_bram[:] = wave_out1_i16  # Output 1: Gated 10 MHz carrier\n",
    "ol.dac1_bram[:] = wave_out2_i16  # Output 2: 200 kHz gate signal\n",
    "print(\"\\nWaveforms loaded to both DAC BRAMs.\")\n",
    "\n",
    "# Start both DACs simultaneously\n",
    "# This single call ensures both start at the exact same moment\n",
    "ol.start_dacs()\n",
    "print(\"DACs started - outputting synchronized waveforms!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "98a817e1",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# STOP OUTPUT (Set to Zero)\n",
    "# ============================================================\n",
    "\n",
    "ol.dac0_bram[:] = np.zeros(N, dtype=np.int16)\n",
    "ol.dac1_bram[:] = np.zeros(N, dtype=np.int16)\n",
    "ol.start_dacs()\n",
    "print(\"DAC outputs stopped (set to 0).\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "143f5b52",
   "metadata": {},
   "source": [
    "---\n",
    "## Alternative Waveform Configurations\n",
    "\n",
    "Below are some variations you might find useful:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "90a341b7",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# OPTION A: Inverted Gate (Carrier ON when Gate is LOW)\n",
    "# ============================================================\n",
    "\n",
    "def generate_inverted_gate_waveforms():\n",
    "    \"\"\"Generate waveforms where carrier is ON when gate is LOW.\"\"\"\n",
    "    t = np.arange(N) / DAC_SR\n",
    "    \n",
    "    # Gate signal (200 kHz)\n",
    "    gate_raw = square(2 * np.pi * F_GATE_ACTUAL * t)\n",
    "    gate_binary = (gate_raw > 0).astype(np.float64)\n",
    "    \n",
    "    # Carrier signal (10 MHz)\n",
    "    carrier_raw = square(2 * np.pi * F_CARRIER_ACTUAL * t)\n",
    "    carrier_binary = (carrier_raw > 0).astype(np.float64)\n",
    "    \n",
    "    # Inverted gating: carrier ON when gate is LOW\n",
    "    gate_inverted = 1 - gate_binary\n",
    "    wave_gated = carrier_binary * gate_inverted * DAC_HIGH\n",
    "    wave_gate = gate_binary * DAC_HIGH\n",
    "    \n",
    "    return wave_gated.astype(np.int16), wave_gate.astype(np.int16)\n",
    "\n",
    "# Uncomment to use:\n",
    "# wave1_alt, wave2_alt = generate_inverted_gate_waveforms()\n",
    "# ol.dac0_bram[:] = wave1_alt\n",
    "# ol.dac1_bram[:] = wave2_alt\n",
    "# ol.start_dacs()\n",
    "print(\"Inverted gate option available (commented out).\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ad6a8869",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# OPTION B: Adjustable Duty Cycle\n",
    "# ============================================================\n",
    "\n",
    "def generate_custom_duty_waveforms(carrier_duty=0.5, gate_duty=0.5):\n",
    "    \"\"\"\n",
    "    Generate waveforms with custom duty cycles.\n",
    "    \n",
    "    Args:\n",
    "        carrier_duty: Duty cycle for 10 MHz carrier (0.0 to 1.0)\n",
    "        gate_duty: Duty cycle for 200 kHz gate (0.0 to 1.0)\n",
    "    \"\"\"\n",
    "    t = np.arange(N) / DAC_SR\n",
    "    \n",
    "    # Gate signal with custom duty cycle\n",
    "    gate_raw = square(2 * np.pi * F_GATE_ACTUAL * t, duty=gate_duty)\n",
    "    gate_binary = (gate_raw > 0).astype(np.float64)\n",
    "    \n",
    "    # Carrier signal with custom duty cycle\n",
    "    carrier_raw = square(2 * np.pi * F_CARRIER_ACTUAL * t, duty=carrier_duty)\n",
    "    carrier_binary = (carrier_raw > 0).astype(np.float64)\n",
    "    \n",
    "    # Gated carrier\n",
    "    wave_gated = carrier_binary * gate_binary * DAC_HIGH\n",
    "    wave_gate = gate_binary * DAC_HIGH\n",
    "    \n",
    "    return wave_gated.astype(np.int16), wave_gate.astype(np.int16)\n",
    "\n",
    "# Example: 25% duty cycle gate\n",
    "# wave1_25, wave2_25 = generate_custom_duty_waveforms(carrier_duty=0.5, gate_duty=0.25)\n",
    "print(\"Custom duty cycle option available.\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "97d77199",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# OPTION C: Single Edge Synchronization Test\n",
    "# ============================================================\n",
    "# Verify the rising edge of both signals align perfectly\n",
    "\n",
    "def generate_edge_test_waveforms():\n",
    "    \"\"\"\n",
    "    Generate waveforms where Output 1 pulses ONLY on Output 2's rising edge.\n",
    "    This is useful for verifying synchronization on an oscilloscope.\n",
    "    \"\"\"\n",
    "    t = np.arange(N) / DAC_SR\n",
    "    \n",
    "    # Gate signal (200 kHz)\n",
    "    gate_raw = square(2 * np.pi * F_GATE_ACTUAL * t)\n",
    "    gate_binary = (gate_raw > 0).astype(np.float64)\n",
    "    \n",
    "    # Detect rising edges (transition from 0 to 1)\n",
    "    gate_edges = np.diff(gate_binary, prepend=gate_binary[0])\n",
    "    rising_edges = (gate_edges > 0.5)\n",
    "    \n",
    "    # Create a short pulse (100 samples = 25 ns at 4 GS/s) at each rising edge\n",
    "    pulse_width = 100  # samples\n",
    "    wave_pulse = np.zeros(N)\n",
    "    edge_indices = np.where(rising_edges)[0]\n",
    "    for idx in edge_indices:\n",
    "        wave_pulse[idx:idx+pulse_width] = DAC_HIGH\n",
    "    \n",
    "    wave_gate = gate_binary * DAC_HIGH\n",
    "    \n",
    "    return wave_pulse.astype(np.int16), wave_gate.astype(np.int16)\n",
    "\n",
    "# Uncomment to test edge synchronization:\n",
    "# wave1_edge, wave2_edge = generate_edge_test_waveforms()\n",
    "# ol.dac0_bram[:] = wave1_edge\n",
    "# ol.dac1_bram[:] = wave2_edge\n",
    "# ol.start_dacs()\n",
    "print(\"Edge synchronization test option available.\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "caa66ae6",
   "metadata": {},
   "source": [
    "---\n",
    "## About Synchronization\n",
    "\n",
    "### Why This Works\n",
    "1. **Single Time Base**: Both waveforms are computed from the same `t = np.arange(N) / DAC_SR` array\n",
    "2. **Atomic Load**: Both BRAMs are loaded before either DAC starts\n",
    "3. **Simultaneous Start**: `ol.start_dacs()` triggers both DACs at the exact same clock edge\n",
    "4. **Common Clock**: Both DACs in this overlay share the same fabric clock\n",
    "\n",
    "### If You Need Even Tighter Synchronization (MTS)\n",
    "For applications requiring sub-nanosecond alignment across tiles:\n",
    "\n",
    "```python\n",
    "# Using MTS overlay instead:\n",
    "from rfsoc_mts import mtsOverlay\n",
    "ol = mtsOverlay('mts.bit')\n",
    "\n",
    "# Initialize MTS\n",
    "ol.init_tile_sync()\n",
    "ol.verify_clock_tree()\n",
    "ol.sync_tiles()  # This aligns all DAC/ADC tiles\n",
    "```\n",
    "\n",
    "However, for your application (driving transistors with digital signals), \n",
    "the `SeparateDacOverlay` with single-trigger start should provide sufficient synchronization.\n",
    "\n",
    "### Future: Streaming Mode\n",
    "For continuous/streaming operation (instead of BRAM playback):\n",
    "- You'd need to modify the FPGA design to accept AXI-Stream data\n",
    "- Use DMA to stream data from PS memory to PL\n",
    "- The key is ensuring both streams start from the same trigger\n",
    "\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4fa3ce01",
   "metadata": {},
   "source": [
    "## Summary\n",
    "\n",
    "| Output | Signal | Frequency | Purpose |\n",
    "|--------|--------|-----------|----------|\n",
    "| DAC0 | Gated 10 MHz | 10 MHz carrier, 200 kHz envelope | Burst pattern |\n",
    "| DAC1 | Square wave | 200 kHz | Gate/sync reference |\n",
    "\n",
    "The waveforms are inherently synchronized because:\n",
    "1. They share the same time axis\n",
    "2. The carrier is mathematically multiplied by the gate signal\n",
    "3. Both start from the same trigger command"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "pynq_venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.19"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
