<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-mxc › avic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>avic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.</span>
<span class="cm"> * Copyright 2008 Juergen Beisert, kernel@pengutronix.de</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version 2</span>
<span class="cm"> * of the License, or (at your option) any later version.</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,</span>
<span class="cm"> * MA  02110-1301, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>
<span class="cp">#include &lt;asm/exception.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#include &quot;irq-common.h&quot;</span>

<span class="cp">#define AVIC_INTCNTL		0x00	</span><span class="cm">/* int control reg */</span><span class="cp"></span>
<span class="cp">#define AVIC_NIMASK		0x04	</span><span class="cm">/* int mask reg */</span><span class="cp"></span>
<span class="cp">#define AVIC_INTENNUM		0x08	</span><span class="cm">/* int enable number reg */</span><span class="cp"></span>
<span class="cp">#define AVIC_INTDISNUM		0x0C	</span><span class="cm">/* int disable number reg */</span><span class="cp"></span>
<span class="cp">#define AVIC_INTENABLEH		0x10	</span><span class="cm">/* int enable reg high */</span><span class="cp"></span>
<span class="cp">#define AVIC_INTENABLEL		0x14	</span><span class="cm">/* int enable reg low */</span><span class="cp"></span>
<span class="cp">#define AVIC_INTTYPEH		0x18	</span><span class="cm">/* int type reg high */</span><span class="cp"></span>
<span class="cp">#define AVIC_INTTYPEL		0x1C	</span><span class="cm">/* int type reg low */</span><span class="cp"></span>
<span class="cp">#define AVIC_NIPRIORITY(x)	(0x20 + 4 * (7 - (x))) </span><span class="cm">/* int priority */</span><span class="cp"></span>
<span class="cp">#define AVIC_NIVECSR		0x40	</span><span class="cm">/* norm int vector/status */</span><span class="cp"></span>
<span class="cp">#define AVIC_FIVECSR		0x44	</span><span class="cm">/* fast int vector/status */</span><span class="cp"></span>
<span class="cp">#define AVIC_INTSRCH		0x48	</span><span class="cm">/* int source reg high */</span><span class="cp"></span>
<span class="cp">#define AVIC_INTSRCL		0x4C	</span><span class="cm">/* int source reg low */</span><span class="cp"></span>
<span class="cp">#define AVIC_INTFRCH		0x50	</span><span class="cm">/* int force reg high */</span><span class="cp"></span>
<span class="cp">#define AVIC_INTFRCL		0x54	</span><span class="cm">/* int force reg low */</span><span class="cp"></span>
<span class="cp">#define AVIC_NIPNDH		0x58	</span><span class="cm">/* norm int pending high */</span><span class="cp"></span>
<span class="cp">#define AVIC_NIPNDL		0x5C	</span><span class="cm">/* norm int pending low */</span><span class="cp"></span>
<span class="cp">#define AVIC_FIPNDH		0x60	</span><span class="cm">/* fast int pending high */</span><span class="cp"></span>
<span class="cp">#define AVIC_FIPNDL		0x64	</span><span class="cm">/* fast int pending low */</span><span class="cp"></span>

<span class="cp">#define AVIC_NUM_IRQS 64</span>

<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">avic_base</span><span class="p">;</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">avic_saved_mask_reg</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

<span class="cp">#ifdef CONFIG_MXC_IRQ_PRIOR</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">avic_irq_set_priority</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">prio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">temp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span> <span class="o">=</span> <span class="mh">0x0F</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span> <span class="o">%</span> <span class="mi">8</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">AVIC_NUM_IRQS</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">avic_base</span> <span class="o">+</span> <span class="n">AVIC_NIPRIORITY</span><span class="p">(</span><span class="n">irq</span> <span class="o">/</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">temp</span> <span class="o">|=</span> <span class="n">prio</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">avic_base</span> <span class="o">+</span> <span class="n">AVIC_NIPRIORITY</span><span class="p">(</span><span class="n">irq</span> <span class="o">/</span> <span class="mi">8</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_FIQ</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">avic_set_irq_fiq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irqt</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">AVIC_NUM_IRQS</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">AVIC_NUM_IRQS</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irqt</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">avic_base</span> <span class="o">+</span> <span class="n">AVIC_INTTYPEL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">irqt</span> <span class="o">|</span> <span class="p">(</span><span class="o">!!</span><span class="n">type</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">),</span> <span class="n">avic_base</span> <span class="o">+</span> <span class="n">AVIC_INTTYPEL</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">irq</span> <span class="o">-=</span> <span class="n">AVIC_NUM_IRQS</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">irqt</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">avic_base</span> <span class="o">+</span> <span class="n">AVIC_INTTYPEH</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">irqt</span> <span class="o">|</span> <span class="p">(</span><span class="o">!!</span><span class="n">type</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">),</span> <span class="n">avic_base</span> <span class="o">+</span> <span class="n">AVIC_INTTYPEH</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_FIQ */</span><span class="cp"></span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">mxc_extra_irq</span> <span class="n">avic_extra_irq</span> <span class="o">=</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_MXC_IRQ_PRIOR</span>
	<span class="p">.</span><span class="n">set_priority</span> <span class="o">=</span> <span class="n">avic_irq_set_priority</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_FIQ</span>
	<span class="p">.</span><span class="n">set_irq_fiq</span> <span class="o">=</span> <span class="n">avic_set_irq_fiq</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">avic_irq_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">irq_chip_type</span> <span class="o">*</span><span class="n">ct</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>

	<span class="n">avic_saved_mask_reg</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">avic_base</span> <span class="o">+</span> <span class="n">ct</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">gc</span><span class="o">-&gt;</span><span class="n">wake_active</span><span class="p">,</span> <span class="n">avic_base</span> <span class="o">+</span> <span class="n">ct</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">avic_irq_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">irq_chip_type</span> <span class="o">*</span><span class="n">ct</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">avic_saved_mask_reg</span><span class="p">[</span><span class="n">idx</span><span class="p">],</span> <span class="n">avic_base</span> <span class="o">+</span> <span class="n">ct</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#else</span>
<span class="cp">#define avic_irq_suspend NULL</span>
<span class="cp">#define avic_irq_resume NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span> <span class="nf">avic_init_gc</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_start</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip_type</span> <span class="o">*</span><span class="n">ct</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">irq_start</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>

	<span class="n">gc</span> <span class="o">=</span> <span class="n">irq_alloc_generic_chip</span><span class="p">(</span><span class="s">&quot;mxc-avic&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">irq_start</span><span class="p">,</span> <span class="n">avic_base</span><span class="p">,</span>
				    <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">private</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">avic_extra_irq</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">wake_enabled</span> <span class="o">=</span> <span class="n">IRQ_MSK</span><span class="p">(</span><span class="mi">32</span><span class="p">);</span>

	<span class="n">ct</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">irq_gc_mask_clr_bit</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">irq_gc_mask_set_bit</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">irq_gc_mask_clr_bit</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_set_wake</span> <span class="o">=</span> <span class="n">irq_gc_set_wake</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_suspend</span> <span class="o">=</span> <span class="n">avic_irq_suspend</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_resume</span> <span class="o">=</span> <span class="n">avic_irq_resume</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="o">!</span><span class="n">idx</span> <span class="o">?</span> <span class="n">AVIC_INTENABLEL</span> <span class="o">:</span> <span class="n">AVIC_INTENABLEH</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="n">ct</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">mask</span><span class="p">;</span>

	<span class="n">irq_setup_generic_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">,</span> <span class="n">IRQ_MSK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IRQ_NOREQUEST</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="n">__exception_irq_entry</span> <span class="nf">avic_handle_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">nivector</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">nivector</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">avic_base</span> <span class="o">+</span> <span class="n">AVIC_NIVECSR</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">nivector</span> <span class="o">==</span> <span class="mh">0xffff</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">handle_IRQ</span><span class="p">(</span><span class="n">nivector</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This function initializes the AVIC hardware and disables all the</span>
<span class="cm"> * interrupts. It registers the interrupt enable and disable functions</span>
<span class="cm"> * to the kernel for each interrupt source.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mxc_init_irq</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">irqbase</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">avic_base</span> <span class="o">=</span> <span class="n">irqbase</span><span class="p">;</span>

	<span class="cm">/* put the AVIC into the reset value with</span>
<span class="cm">	 * all interrupts disabled</span>
<span class="cm">	 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">avic_base</span> <span class="o">+</span> <span class="n">AVIC_INTCNTL</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x1f</span><span class="p">,</span> <span class="n">avic_base</span> <span class="o">+</span> <span class="n">AVIC_NIMASK</span><span class="p">);</span>

	<span class="cm">/* disable all interrupts */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">avic_base</span> <span class="o">+</span> <span class="n">AVIC_INTENABLEH</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">avic_base</span> <span class="o">+</span> <span class="n">AVIC_INTENABLEL</span><span class="p">);</span>

	<span class="cm">/* all IRQ no FIQ */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">avic_base</span> <span class="o">+</span> <span class="n">AVIC_INTTYPEH</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">avic_base</span> <span class="o">+</span> <span class="n">AVIC_INTTYPEL</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">AVIC_NUM_IRQS</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">avic_init_gc</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>

	<span class="cm">/* Set default priority value (0) for all IRQ&#39;s */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">avic_base</span> <span class="o">+</span> <span class="n">AVIC_NIPRIORITY</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>

<span class="cp">#ifdef CONFIG_FIQ</span>
	<span class="cm">/* Initialize FIQ */</span>
	<span class="n">init_FIQ</span><span class="p">();</span>
<span class="cp">#endif</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;MXC IRQ initialized</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
