# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../week2.gen/sources_1/ip/mmcm_50m" \
"../../../../week2.gen/sources_1/ip/vio_0/sim/vio_0.v" \
"../../../../week2.gen/sources_1/ip/ila_uart/sim/ila_uart.v" \
"../../../../week2.gen/sources_1/ip/mmcm_50m/mmcm_50m_clk_wiz.v" \
"../../../../week2.gen/sources_1/ip/mmcm_50m/mmcm_50m.v" \

sv xil_defaultlib  --include "../../../../week2.gen/sources_1/ip/mmcm_50m" \
"../../../../week2.srcs/sources_1/new/uart.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
