{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693337459927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693337459928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 16:30:59 2023 " "Processing started: Tue Aug 29 16:30:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693337459928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693337459928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693337459928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693337460255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693337460255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693337468187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693337468187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693337468213 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Divide2\[3..0\] Divide2 " "Bus \"Divide2\[3..0\]\" found using same base name as \"Divide2\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 632 0 96 649 "Divide2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1693337468215 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Divide " "Converted elements in bus name \"Divide\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Divide\[0\] Divide0 " "Converted element name(s) from \"Divide\[0\]\" to \"Divide0\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 200 456 535 217 "Divide\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1693337468220 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Divide\[1\] Divide1 " "Converted element name(s) from \"Divide\[1\]\" to \"Divide1\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 216 456 506 233 "Divide\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1693337468220 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Divide\[2\] Divide2 " "Converted element name(s) from \"Divide\[2\]\" to \"Divide2\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 232 456 506 249 "Divide\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1693337468220 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Divide\[3\] Divide3 " "Converted element name(s) from \"Divide\[3\]\" to \"Divide3\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 248 456 529 265 "Divide\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1693337468220 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 200 456 535 217 "Divide\[0\]" "" } { 216 456 506 233 "Divide\[1\]" "" } { 232 456 506 249 "Divide\[2\]" "" } { 248 456 529 265 "Divide\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1693337468220 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Divide2 " "Converted elements in bus name \"Divide2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Divide2\[3\] Divide23 " "Converted element name(s) from \"Divide2\[3\]\" to \"Divide23\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 200 808 864 217 "Divide2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1693337468220 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Divide2\[0\] Divide20 " "Converted element name(s) from \"Divide2\[0\]\" to \"Divide20\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 248 808 864 265 "Divide2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1693337468220 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Divide2\[1\] Divide21 " "Converted element name(s) from \"Divide2\[1\]\" to \"Divide21\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 232 808 864 249 "Divide2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1693337468220 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Divide2\[2\] Divide22 " "Converted element name(s) from \"Divide2\[2\]\" to \"Divide22\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 216 808 864 233 "Divide2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1693337468220 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Divide2\[3..0\] Divide23..0 " "Converted element name(s) from \"Divide2\[3..0\]\" to \"Divide23..0\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 632 0 96 649 "Divide2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1693337468220 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 200 808 864 217 "Divide2\[3\]" "" } { 248 808 864 265 "Divide2\[0\]" "" } { 232 808 864 249 "Divide2\[1\]" "" } { 216 808 864 233 "Divide2\[2\]" "" } { 632 0 96 649 "Divide2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1693337468220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 504 352 464 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693337468255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst " "Elaborated megafunction instantiation \"BUSMUX:inst\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 504 352 464 592 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693337468262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst " "Instantiated megafunction \"BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693337468263 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 504 352 464 592 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693337468263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693337468376 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst\|lpm_mux:\$00000 BUSMUX:inst " "Elaborated megafunction instantiation \"BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "ULA.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 504 352 464 592 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693337468385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "C:/Users/12547510/Documents/ULA/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693337468456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693337468456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc BUSMUX:inst\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"BUSMUX:inst\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693337468456 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somadorcompleto4bits.bdf 1 1 " "Using design file somadorcompleto4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somadorcompleto4bits " "Found entity 1: somadorcompleto4bits" {  } { { "somadorcompleto4bits.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/somadorcompleto4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693337468488 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693337468488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorcompleto4bits somadorcompleto4bits:inSAst " "Elaborating entity \"somadorcompleto4bits\" for hierarchy \"somadorcompleto4bits:inSAst\"" {  } { { "ULA.bdf" "inSAst" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { -160 304 448 32 "inSAst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693337468489 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst5 " "Primitive \"GND\" of instance \"inst5\" not used" {  } { { "somadorcompleto4bits.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/somadorcompleto4bits.bdf" { { 472 768 800 504 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1693337468490 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador.bdf 1 1 " "Using design file somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "somador.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693337468503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693337468503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador somadorcompleto4bits:inSAst\|Somador:inst3 " "Elaborating entity \"Somador\" for hierarchy \"somadorcompleto4bits:inSAst\|Somador:inst3\"" {  } { { "somadorcompleto4bits.bdf" "inst3" { Schematic "C:/Users/12547510/Documents/ULA/somadorcompleto4bits.bdf" { { 416 624 720 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693337468503 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtratorcompleto4bits.bdf 1 1 " "Using design file subtratorcompleto4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Subtratorcompleto4bits " "Found entity 1: Subtratorcompleto4bits" {  } { { "subtratorcompleto4bits.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/subtratorcompleto4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693337468520 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693337468520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtratorcompleto4bits Subtratorcompleto4bits:inst6 " "Elaborating entity \"Subtratorcompleto4bits\" for hierarchy \"Subtratorcompleto4bits:inst6\"" {  } { { "ULA.bdf" "inst6" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { -160 664 824 32 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693337468520 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "subtratorcompleto4bits.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/subtratorcompleto4bits.bdf" { { 536 768 800 568 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1693337468521 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtratorcompleto.bdf 1 1 " "Using design file subtratorcompleto.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Subtratorcompleto " "Found entity 1: Subtratorcompleto" {  } { { "subtratorcompleto.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/subtratorcompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693337468535 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693337468535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtratorcompleto Subtratorcompleto4bits:inst6\|Subtratorcompleto:inst " "Elaborating entity \"Subtratorcompleto\" for hierarchy \"Subtratorcompleto4bits:inst6\|Subtratorcompleto:inst\"" {  } { { "subtratorcompleto4bits.bdf" "inst" { Schematic "C:/Users/12547510/Documents/ULA/subtratorcompleto4bits.bdf" { { 144 8 104 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693337468535 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divide2.bdf 1 1 " "Using design file divide2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Divide2 " "Found entity 1: Divide2" {  } { { "divide2.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/divide2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693337468556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693337468556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divide2 Divide2:inst3 " "Elaborating entity \"Divide2\" for hierarchy \"Divide2:inst3\"" {  } { { "ULA.bdf" "inst3" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 184 664 808 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693337468557 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Input0 " "Pin \"Input0\" not connected" {  } { { "divide2.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/divide2.bdf" { { 136 128 296 152 "Input0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1693337468559 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Primitive \"GND\" of instance \"inst1\" not used" {  } { { "divide2.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/divide2.bdf" { { 168 368 400 200 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1693337468559 ""}
{ "Warning" "WSGN_SEARCH_FILE" "iwanttodie.bdf 1 1 " "Using design file iwanttodie.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 iwanttodie " "Found entity 1: iwanttodie" {  } { { "iwanttodie.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/iwanttodie.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693337468572 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693337468572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanttodie iwanttodie:inst7 " "Elaborating entity \"iwanttodie\" for hierarchy \"iwanttodie:inst7\"" {  } { { "ULA.bdf" "inst7" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 184 344 456 312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693337468572 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "IN3 " "Pin \"IN3\" not connected" {  } { { "iwanttodie.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/iwanttodie.bdf" { { 240 144 312 256 "IN3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1693337468573 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "iwanttodie.bdf" "" { Schematic "C:/Users/12547510/Documents/ULA/iwanttodie.bdf" { { 280 304 336 312 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1693337468573 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Vezes2\[3\] " "Node \"Vezes2\[3\]\" is missing source" {  } { { "ULA.bdf" "Vezes2\[3\]" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 512 0 96 529 "Vezes2\[3..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1693337468624 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Vezes2\[2\] " "Node \"Vezes2\[2\]\" is missing source" {  } { { "ULA.bdf" "Vezes2\[2\]" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 512 0 96 529 "Vezes2\[3..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1693337468624 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Vezes2\[1\] " "Node \"Vezes2\[1\]\" is missing source" {  } { { "ULA.bdf" "Vezes2\[1\]" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 512 0 96 529 "Vezes2\[3..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1693337468624 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Vezes2\[0\] " "Node \"Vezes2\[0\]\" is missing source" {  } { { "ULA.bdf" "Vezes2\[0\]" { Schematic "C:/Users/12547510/Documents/ULA/ULA.bdf" { { 512 0 96 529 "Vezes2\[3..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1693337468624 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693337468697 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 29 16:31:08 2023 " "Processing ended: Tue Aug 29 16:31:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693337468697 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693337468697 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693337468697 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693337468697 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 25 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 25 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693337469358 ""}
