Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Oct 12 17:51:02 2021
| Host         : LAPTOP-VAPUTUVT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 34 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.453        0.000                      0                   52        0.059        0.000                      0                   52        2.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 16.000}       32.000          31.250          
  clkfbout_clk_wiz_0_1  {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         32.453        0.000                      0                   52        0.189        0.000                      0                   52       19.500        0.000                       0                    36  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       24.466        0.000                      0                   52        0.189        0.000                      0                   52       15.500        0.000                       0                    36  
  clkfbout_clk_wiz_0_1                                                                                                                                                   20.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.453        0.000                      0                   52        0.059        0.000                      0                   52  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.453        0.000                      0                   52        0.059        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.453ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/img_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 3.352ns (46.697%)  route 3.826ns (53.303%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 f  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 f  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.161    -0.468    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    -0.344 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=2, routed)           0.507     0.163    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.287 f  u0_VGA_Ctrl/img_data[11]_i_2/O
                         net (fo=31, routed)          0.348     0.635    u0_VGA_Ctrl/img_data[11]_i_2_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I2_O)        0.124     0.759 r  u0_VGA_Ctrl/img_data2_carry__0_i_9/O
                         net (fo=18, routed)          0.851     1.609    u0_VGA_Ctrl/img_data2_carry__0_i_9_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I1_O)        0.124     1.733 r  u0_VGA_Ctrl/i__carry__0_i_18/O
                         net (fo=1, routed)           0.000     1.733    u0_VGA_Ctrl/img_data4[16]
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.283 r  u0_VGA_Ctrl/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.283    u0_VGA_Ctrl/i__carry__0_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.596 f  u0_VGA_Ctrl/i__carry__1_i_9/O[3]
                         net (fo=2, routed)           0.803     3.399    u0_frame_control/img_data3[14]
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.306     3.705 r  u0_frame_control/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     3.705    u0_frame_control/i__carry__1_i_5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.106 r  u0_frame_control/img_data2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.106    u0_frame_control/img_data2_inferred__0/i__carry__1_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.377 r  u0_frame_control/img_data2_inferred__0/i__carry__2/CO[0]
                         net (fo=2, routed)           0.317     4.695    u0_VGA_Ctrl/CO[0]
    SLICE_X33Y53         LUT6 (Prop_lut6_I4_O)        0.373     5.068 r  u0_VGA_Ctrl/img_data[11]_i_1/O
                         net (fo=1, routed)           0.000     5.068    u0_frame_control/D[0]
    SLICE_X33Y53         FDCE                                         r  u0_frame_control/img_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.487    38.137    u0_frame_control/CLK
    SLICE_X33Y53         FDCE                                         r  u0_frame_control/img_data_reg[11]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.130    37.490    
    SLICE_X33Y53         FDCE (Setup_fdce_C_D)        0.031    37.521    u0_frame_control/img_data_reg[11]
  -------------------------------------------------------------------
                         required time                         37.521    
                         arrival time                          -5.068    
  -------------------------------------------------------------------
                         slack                                 32.453    

Slack (MET) :             32.462ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/img_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 3.352ns (46.752%)  route 3.818ns (53.248%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 f  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 f  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.161    -0.468    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    -0.344 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=2, routed)           0.507     0.163    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.287 f  u0_VGA_Ctrl/img_data[11]_i_2/O
                         net (fo=31, routed)          0.348     0.635    u0_VGA_Ctrl/img_data[11]_i_2_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I2_O)        0.124     0.759 r  u0_VGA_Ctrl/img_data2_carry__0_i_9/O
                         net (fo=18, routed)          0.851     1.609    u0_VGA_Ctrl/img_data2_carry__0_i_9_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I1_O)        0.124     1.733 r  u0_VGA_Ctrl/i__carry__0_i_18/O
                         net (fo=1, routed)           0.000     1.733    u0_VGA_Ctrl/img_data4[16]
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.283 r  u0_VGA_Ctrl/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.283    u0_VGA_Ctrl/i__carry__0_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.596 f  u0_VGA_Ctrl/i__carry__1_i_9/O[3]
                         net (fo=2, routed)           0.803     3.399    u0_frame_control/img_data3[14]
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.306     3.705 r  u0_frame_control/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     3.705    u0_frame_control/i__carry__1_i_5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.106 r  u0_frame_control/img_data2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.106    u0_frame_control/img_data2_inferred__0/i__carry__1_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.377 r  u0_frame_control/img_data2_inferred__0/i__carry__2/CO[0]
                         net (fo=2, routed)           0.309     4.686    u0_frame_control/CO[0]
    SLICE_X35Y54         LUT2 (Prop_lut2_I1_O)        0.373     5.059 r  u0_frame_control/img_data[7]_i_1/O
                         net (fo=1, routed)           0.000     5.059    u0_frame_control/p_0_in0
    SLICE_X35Y54         FDCE                                         r  u0_frame_control/img_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.487    38.137    u0_frame_control/CLK
    SLICE_X35Y54         FDCE                                         r  u0_frame_control/img_data_reg[7]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.130    37.490    
    SLICE_X35Y54         FDCE (Setup_fdce_C_D)        0.031    37.521    u0_frame_control/img_data_reg[7]
  -------------------------------------------------------------------
                         required time                         37.521    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 32.462    

Slack (MET) :             33.888ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 1.138ns (19.652%)  route 4.653ns (80.348%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648     0.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191     1.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975     2.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.998     3.556    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I1_O)        0.124     3.680 r  u0_VGA_Ctrl/pos_x_back[0]_i_1/O
                         net (fo=1, routed)           0.000     3.680    u0_frame_control/pos_x_back_reg[9]_0[0]
    SLICE_X32Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    38.138    u0_frame_control/CLK
    SLICE_X32Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[0]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.130    37.491    
    SLICE_X32Y51         FDCE (Setup_fdce_C_D)        0.077    37.568    u0_frame_control/pos_x_back_reg[0]
  -------------------------------------------------------------------
                         required time                         37.568    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                 33.888    

Slack (MET) :             34.027ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.138ns (20.308%)  route 4.466ns (79.692%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648     0.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191     1.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975     2.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.811     3.369    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124     3.493 r  u0_VGA_Ctrl/pos_x_back[4]_i_1/O
                         net (fo=1, routed)           0.000     3.493    u0_frame_control/pos_x_back_reg[9]_0[4]
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    38.138    u0_frame_control/CLK
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[4]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.130    37.491    
    SLICE_X33Y52         FDCE (Setup_fdce_C_D)        0.029    37.520    u0_frame_control/pos_x_back_reg[4]
  -------------------------------------------------------------------
                         required time                         37.520    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                 34.027    

Slack (MET) :             34.227ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 1.182ns (21.868%)  route 4.223ns (78.132%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.456    -1.655 f  u0_VGA_Ctrl/v_cnt_reg[3]/Q
                         net (fo=25, routed)          1.104    -0.551    u0_VGA_Ctrl/v_cnt_reg__0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124    -0.427 r  u0_VGA_Ctrl/img_data2_carry__0_i_14/O
                         net (fo=5, routed)           0.704     0.277    u0_VGA_Ctrl/img_data2_carry__0_i_14_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.150     0.427 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.373     1.800    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.128 f  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.042     3.170    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124     3.294 r  u0_VGA_Ctrl/pos_x_back[7]_i_1/O
                         net (fo=1, routed)           0.000     3.294    u0_frame_control/pos_x_back_reg[9]_0[7]
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    38.138    u0_frame_control/CLK
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[7]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.130    37.491    
    SLICE_X33Y52         FDCE (Setup_fdce_C_D)        0.031    37.522    u0_frame_control/pos_x_back_reg[7]
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                 34.227    

Slack (MET) :             34.244ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 1.138ns (21.127%)  route 4.249ns (78.873%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648     0.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191     1.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975     2.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.594     3.152    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124     3.276 r  u0_VGA_Ctrl/pos_x_back[2]_i_1/O
                         net (fo=1, routed)           0.000     3.276    u0_frame_control/pos_x_back_reg[9]_0[2]
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    38.138    u0_frame_control/CLK
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[2]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.130    37.491    
    SLICE_X33Y51         FDCE (Setup_fdce_C_D)        0.029    37.520    u0_frame_control/pos_x_back_reg[2]
  -------------------------------------------------------------------
                         required time                         37.520    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 34.244    

Slack (MET) :             34.248ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 1.138ns (21.135%)  route 4.247ns (78.865%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648     0.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191     1.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975     2.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.592     3.150    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124     3.274 r  u0_VGA_Ctrl/pos_x_back[3]_i_1/O
                         net (fo=1, routed)           0.000     3.274    u0_frame_control/pos_x_back_reg[9]_0[3]
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    38.138    u0_frame_control/CLK
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[3]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.130    37.491    
    SLICE_X33Y51         FDCE (Setup_fdce_C_D)        0.031    37.522    u0_frame_control/pos_x_back_reg[3]
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                 34.248    

Slack (MET) :             34.293ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 1.138ns (21.130%)  route 4.248ns (78.870%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648     0.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191     1.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975     2.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.593     3.151    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124     3.275 r  u0_VGA_Ctrl/pos_x_back[1]_i_1/O
                         net (fo=1, routed)           0.000     3.275    u0_frame_control/pos_x_back_reg[9]_0[1]
    SLICE_X32Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    38.138    u0_frame_control/CLK
    SLICE_X32Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[1]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.130    37.491    
    SLICE_X32Y52         FDCE (Setup_fdce_C_D)        0.077    37.568    u0_frame_control/pos_x_back_reg[1]
  -------------------------------------------------------------------
                         required time                         37.568    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                 34.293    

Slack (MET) :             34.364ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.138ns (21.084%)  route 4.259ns (78.916%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 38.154 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648     0.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191     1.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.774     2.233    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124     2.357 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           0.806     3.163    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.287 r  u0_VGA_Ctrl/pos_x_back[8]_i_1/O
                         net (fo=1, routed)           0.000     3.287    u0_frame_control/pos_x_back_reg[9]_0[8]
    SLICE_X33Y49         FDCE                                         r  u0_frame_control/pos_x_back_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    38.154    u0_frame_control/CLK
    SLICE_X33Y49         FDCE                                         r  u0_frame_control/pos_x_back_reg[8]/C
                         clock pessimism             -0.402    37.752    
                         clock uncertainty           -0.130    37.622    
    SLICE_X33Y49         FDCE (Setup_fdce_C_D)        0.029    37.651    u0_frame_control/pos_x_back_reg[8]
  -------------------------------------------------------------------
                         required time                         37.651    
                         arrival time                          -3.287    
  -------------------------------------------------------------------
                         slack                                 34.364    

Slack (MET) :             34.394ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 1.182ns (22.565%)  route 4.056ns (77.435%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.456    -1.655 f  u0_VGA_Ctrl/v_cnt_reg[3]/Q
                         net (fo=25, routed)          1.104    -0.551    u0_VGA_Ctrl/v_cnt_reg__0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124    -0.427 r  u0_VGA_Ctrl/img_data2_carry__0_i_14/O
                         net (fo=5, routed)           0.704     0.277    u0_VGA_Ctrl/img_data2_carry__0_i_14_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.150     0.427 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.373     1.800    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.128 f  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.875     3.003    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.127 r  u0_VGA_Ctrl/pos_x_back[9]_i_1/O
                         net (fo=1, routed)           0.000     3.127    u0_frame_control/pos_x_back_reg[9]_0[9]
    SLICE_X33Y50         FDCE                                         r  u0_frame_control/pos_x_back_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    38.138    u0_frame_control/CLK
    SLICE_X33Y50         FDCE                                         r  u0_frame_control/pos_x_back_reg[9]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.130    37.491    
    SLICE_X33Y50         FDCE (Setup_fdce_C_D)        0.031    37.522    u0_frame_control/pos_x_back_reg[9]
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                 34.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u0_frame_control/pos_x_back_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.452%)  route 0.286ns (63.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.560    -0.449    u0_frame_control/CLK
    SLICE_X32Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.285 r  u0_frame_control/pos_x_back_reg[0]/Q
                         net (fo=1, routed)           0.286     0.001    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y20         RAMB18E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.171    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.201    -0.371    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.188    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.366%)  route 0.097ns (31.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  u0_VGA_Ctrl/h_cnt_reg[6]/Q
                         net (fo=14, routed)          0.097    -0.161    u0_VGA_Ctrl/h_cnt_reg_n_0_[6]
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.116 r  u0_VGA_Ctrl/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    u0_VGA_Ctrl/h_cnt[8]
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[8]/C
                         clock pessimism             -0.224    -0.409    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.092    -0.317    u0_VGA_Ctrl/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.143%)  route 0.098ns (31.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  u0_VGA_Ctrl/h_cnt_reg[6]/Q
                         net (fo=14, routed)          0.098    -0.160    u0_VGA_Ctrl/h_cnt_reg_n_0_[6]
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.115 r  u0_VGA_Ctrl/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    u0_VGA_Ctrl/h_cnt[5]
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/C
                         clock pessimism             -0.224    -0.409    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.091    -0.318    u0_VGA_Ctrl/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u0_VGA_Ctrl/h_cnt_reg[5]/Q
                         net (fo=13, routed)          0.156    -0.125    u0_VGA_Ctrl/h_cnt_reg_n_0_[5]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.080 r  u0_VGA_Ctrl/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    u0_VGA_Ctrl/h_cnt[9]
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[9]/C
                         clock pessimism             -0.224    -0.409    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.120    -0.289    u0_VGA_Ctrl/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u0_VGA_Ctrl/h_cnt_reg[5]/Q
                         net (fo=13, routed)          0.160    -0.121    u0_VGA_Ctrl/h_cnt_reg_n_0_[5]
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.045    -0.076 r  u0_VGA_Ctrl/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    u0_VGA_Ctrl/h_cnt[7]
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[7]/C
                         clock pessimism             -0.224    -0.409    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.121    -0.288    u0_VGA_Ctrl/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.978%)  route 0.159ns (46.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[0]/Q
                         net (fo=24, routed)          0.159    -0.116    u0_VGA_Ctrl/v_cnt_reg__0[0]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.071 r  u0_VGA_Ctrl/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    u0_VGA_Ctrl/p_0_in[1]
    SLICE_X37Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X37Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[1]/C
                         clock pessimism             -0.223    -0.403    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.092    -0.311    u0_VGA_Ctrl/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.634%)  route 0.196ns (51.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[3]/Q
                         net (fo=25, routed)          0.196    -0.078    u0_VGA_Ctrl/v_cnt_reg__0[3]
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.033 r  u0_VGA_Ctrl/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    u0_VGA_Ctrl/p_0_in[6]
    SLICE_X39Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X39Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[6]/C
                         clock pessimism             -0.220    -0.400    
    SLICE_X39Y49         FDCE (Hold_fdce_C_D)         0.092    -0.308    u0_VGA_Ctrl/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.109%)  route 0.236ns (55.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X37Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[1]/Q
                         net (fo=30, routed)          0.236    -0.039    u0_VGA_Ctrl/v_cnt_reg__0[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.006 r  u0_VGA_Ctrl/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.006    u0_VGA_Ctrl/p_0_in[5]
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
                         clock pessimism             -0.220    -0.400    
    SLICE_X38Y48         FDCE (Hold_fdce_C_D)         0.121    -0.279    u0_VGA_Ctrl/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.103%)  route 0.200ns (48.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X38Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.252 r  u0_VGA_Ctrl/v_cnt_reg[8]/Q
                         net (fo=10, routed)          0.200    -0.052    u0_VGA_Ctrl/v_cnt_reg__0[8]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.007 r  u0_VGA_Ctrl/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    u0_VGA_Ctrl/p_0_in[8]
    SLICE_X38Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X38Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[8]/C
                         clock pessimism             -0.236    -0.416    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.121    -0.295    u0_VGA_Ctrl/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.283%)  route 0.216ns (53.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X39Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[7]/Q
                         net (fo=14, routed)          0.216    -0.059    u0_VGA_Ctrl/v_cnt_reg__0[7]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.045    -0.014 r  u0_VGA_Ctrl/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    u0_VGA_Ctrl/p_0_in[7]
    SLICE_X39Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X39Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[7]/C
                         clock pessimism             -0.236    -0.416    
    SLICE_X39Y48         FDCE (Hold_fdce_C_D)         0.091    -0.325    u0_VGA_Ctrl/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u0_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y20    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y20    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  u0_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y50    u0_VGA_Ctrl/h_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y50    u0_VGA_Ctrl/h_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y50    u0_VGA_Ctrl/h_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y50    u0_VGA_Ctrl/h_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X38Y50    u0_VGA_Ctrl/h_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X39Y50    u0_VGA_Ctrl/h_cnt_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y53    u0_frame_control/img_data_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y48    u0_VGA_Ctrl/v_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y48    u0_VGA_Ctrl/v_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y48    u0_VGA_Ctrl/v_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y48    u0_VGA_Ctrl/v_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y48    u0_VGA_Ctrl/v_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y48    u0_VGA_Ctrl/v_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y49    u0_VGA_Ctrl/v_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y48    u0_VGA_Ctrl/v_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y49    u0_VGA_Ctrl/v_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y48    u0_VGA_Ctrl/v_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y48    u0_VGA_Ctrl/v_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y48    u0_VGA_Ctrl/v_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y48    u0_VGA_Ctrl/v_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y48    u0_VGA_Ctrl/v_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y48    u0_VGA_Ctrl/v_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y49    u0_VGA_Ctrl/v_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y48    u0_VGA_Ctrl/v_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y49    u0_VGA_Ctrl/v_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y48    u0_VGA_Ctrl/v_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u0_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u0_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       24.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.466ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/img_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 3.352ns (46.697%)  route 3.826ns (53.303%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 30.137 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 f  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 f  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.161    -0.468    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    -0.344 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=2, routed)           0.507     0.163    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.287 f  u0_VGA_Ctrl/img_data[11]_i_2/O
                         net (fo=31, routed)          0.348     0.635    u0_VGA_Ctrl/img_data[11]_i_2_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I2_O)        0.124     0.759 r  u0_VGA_Ctrl/img_data2_carry__0_i_9/O
                         net (fo=18, routed)          0.851     1.609    u0_VGA_Ctrl/img_data2_carry__0_i_9_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I1_O)        0.124     1.733 r  u0_VGA_Ctrl/i__carry__0_i_18/O
                         net (fo=1, routed)           0.000     1.733    u0_VGA_Ctrl/img_data4[16]
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.283 r  u0_VGA_Ctrl/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.283    u0_VGA_Ctrl/i__carry__0_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.596 f  u0_VGA_Ctrl/i__carry__1_i_9/O[3]
                         net (fo=2, routed)           0.803     3.399    u0_frame_control/img_data3[14]
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.306     3.705 r  u0_frame_control/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     3.705    u0_frame_control/i__carry__1_i_5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.106 r  u0_frame_control/img_data2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.106    u0_frame_control/img_data2_inferred__0/i__carry__1_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.377 r  u0_frame_control/img_data2_inferred__0/i__carry__2/CO[0]
                         net (fo=2, routed)           0.317     4.695    u0_VGA_Ctrl/CO[0]
    SLICE_X33Y53         LUT6 (Prop_lut6_I4_O)        0.373     5.068 r  u0_VGA_Ctrl/img_data[11]_i_1/O
                         net (fo=1, routed)           0.000     5.068    u0_frame_control/D[0]
    SLICE_X33Y53         FDCE                                         r  u0_frame_control/img_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.487    30.137    u0_frame_control/CLK
    SLICE_X33Y53         FDCE                                         r  u0_frame_control/img_data_reg[11]/C
                         clock pessimism             -0.517    29.620    
                         clock uncertainty           -0.117    29.503    
    SLICE_X33Y53         FDCE (Setup_fdce_C_D)        0.031    29.534    u0_frame_control/img_data_reg[11]
  -------------------------------------------------------------------
                         required time                         29.534    
                         arrival time                          -5.068    
  -------------------------------------------------------------------
                         slack                                 24.466    

Slack (MET) :             24.475ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/img_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 3.352ns (46.752%)  route 3.818ns (53.248%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 30.137 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 f  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 f  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.161    -0.468    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    -0.344 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=2, routed)           0.507     0.163    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.287 f  u0_VGA_Ctrl/img_data[11]_i_2/O
                         net (fo=31, routed)          0.348     0.635    u0_VGA_Ctrl/img_data[11]_i_2_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I2_O)        0.124     0.759 r  u0_VGA_Ctrl/img_data2_carry__0_i_9/O
                         net (fo=18, routed)          0.851     1.609    u0_VGA_Ctrl/img_data2_carry__0_i_9_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I1_O)        0.124     1.733 r  u0_VGA_Ctrl/i__carry__0_i_18/O
                         net (fo=1, routed)           0.000     1.733    u0_VGA_Ctrl/img_data4[16]
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.283 r  u0_VGA_Ctrl/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.283    u0_VGA_Ctrl/i__carry__0_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.596 f  u0_VGA_Ctrl/i__carry__1_i_9/O[3]
                         net (fo=2, routed)           0.803     3.399    u0_frame_control/img_data3[14]
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.306     3.705 r  u0_frame_control/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     3.705    u0_frame_control/i__carry__1_i_5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.106 r  u0_frame_control/img_data2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.106    u0_frame_control/img_data2_inferred__0/i__carry__1_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.377 r  u0_frame_control/img_data2_inferred__0/i__carry__2/CO[0]
                         net (fo=2, routed)           0.309     4.686    u0_frame_control/CO[0]
    SLICE_X35Y54         LUT2 (Prop_lut2_I1_O)        0.373     5.059 r  u0_frame_control/img_data[7]_i_1/O
                         net (fo=1, routed)           0.000     5.059    u0_frame_control/p_0_in0
    SLICE_X35Y54         FDCE                                         r  u0_frame_control/img_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.487    30.137    u0_frame_control/CLK
    SLICE_X35Y54         FDCE                                         r  u0_frame_control/img_data_reg[7]/C
                         clock pessimism             -0.517    29.620    
                         clock uncertainty           -0.117    29.503    
    SLICE_X35Y54         FDCE (Setup_fdce_C_D)        0.031    29.534    u0_frame_control/img_data_reg[7]
  -------------------------------------------------------------------
                         required time                         29.534    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 24.475    

Slack (MET) :             25.901ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 1.138ns (19.652%)  route 4.653ns (80.348%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 30.138 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648     0.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191     1.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975     2.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.998     3.556    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I1_O)        0.124     3.680 r  u0_VGA_Ctrl/pos_x_back[0]_i_1/O
                         net (fo=1, routed)           0.000     3.680    u0_frame_control/pos_x_back_reg[9]_0[0]
    SLICE_X32Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    30.138    u0_frame_control/CLK
    SLICE_X32Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[0]/C
                         clock pessimism             -0.517    29.621    
                         clock uncertainty           -0.117    29.504    
    SLICE_X32Y51         FDCE (Setup_fdce_C_D)        0.077    29.581    u0_frame_control/pos_x_back_reg[0]
  -------------------------------------------------------------------
                         required time                         29.581    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                 25.901    

Slack (MET) :             26.040ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.138ns (20.308%)  route 4.466ns (79.692%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 30.138 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648     0.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191     1.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975     2.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.811     3.369    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124     3.493 r  u0_VGA_Ctrl/pos_x_back[4]_i_1/O
                         net (fo=1, routed)           0.000     3.493    u0_frame_control/pos_x_back_reg[9]_0[4]
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    30.138    u0_frame_control/CLK
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[4]/C
                         clock pessimism             -0.517    29.621    
                         clock uncertainty           -0.117    29.504    
    SLICE_X33Y52         FDCE (Setup_fdce_C_D)        0.029    29.533    u0_frame_control/pos_x_back_reg[4]
  -------------------------------------------------------------------
                         required time                         29.533    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                 26.040    

Slack (MET) :             26.240ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 1.182ns (21.868%)  route 4.223ns (78.132%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 30.138 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.456    -1.655 f  u0_VGA_Ctrl/v_cnt_reg[3]/Q
                         net (fo=25, routed)          1.104    -0.551    u0_VGA_Ctrl/v_cnt_reg__0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124    -0.427 r  u0_VGA_Ctrl/img_data2_carry__0_i_14/O
                         net (fo=5, routed)           0.704     0.277    u0_VGA_Ctrl/img_data2_carry__0_i_14_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.150     0.427 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.373     1.800    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.128 f  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.042     3.170    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124     3.294 r  u0_VGA_Ctrl/pos_x_back[7]_i_1/O
                         net (fo=1, routed)           0.000     3.294    u0_frame_control/pos_x_back_reg[9]_0[7]
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    30.138    u0_frame_control/CLK
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[7]/C
                         clock pessimism             -0.517    29.621    
                         clock uncertainty           -0.117    29.504    
    SLICE_X33Y52         FDCE (Setup_fdce_C_D)        0.031    29.535    u0_frame_control/pos_x_back_reg[7]
  -------------------------------------------------------------------
                         required time                         29.535    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                 26.240    

Slack (MET) :             26.257ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 1.138ns (21.127%)  route 4.249ns (78.873%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 30.138 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648     0.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191     1.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975     2.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.594     3.152    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124     3.276 r  u0_VGA_Ctrl/pos_x_back[2]_i_1/O
                         net (fo=1, routed)           0.000     3.276    u0_frame_control/pos_x_back_reg[9]_0[2]
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    30.138    u0_frame_control/CLK
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[2]/C
                         clock pessimism             -0.517    29.621    
                         clock uncertainty           -0.117    29.504    
    SLICE_X33Y51         FDCE (Setup_fdce_C_D)        0.029    29.533    u0_frame_control/pos_x_back_reg[2]
  -------------------------------------------------------------------
                         required time                         29.533    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 26.257    

Slack (MET) :             26.261ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 1.138ns (21.135%)  route 4.247ns (78.865%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 30.138 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648     0.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191     1.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975     2.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.592     3.150    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124     3.274 r  u0_VGA_Ctrl/pos_x_back[3]_i_1/O
                         net (fo=1, routed)           0.000     3.274    u0_frame_control/pos_x_back_reg[9]_0[3]
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    30.138    u0_frame_control/CLK
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[3]/C
                         clock pessimism             -0.517    29.621    
                         clock uncertainty           -0.117    29.504    
    SLICE_X33Y51         FDCE (Setup_fdce_C_D)        0.031    29.535    u0_frame_control/pos_x_back_reg[3]
  -------------------------------------------------------------------
                         required time                         29.535    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                 26.261    

Slack (MET) :             26.306ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 1.138ns (21.130%)  route 4.248ns (78.870%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 30.138 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648     0.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191     1.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975     2.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.593     3.151    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124     3.275 r  u0_VGA_Ctrl/pos_x_back[1]_i_1/O
                         net (fo=1, routed)           0.000     3.275    u0_frame_control/pos_x_back_reg[9]_0[1]
    SLICE_X32Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    30.138    u0_frame_control/CLK
    SLICE_X32Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[1]/C
                         clock pessimism             -0.517    29.621    
                         clock uncertainty           -0.117    29.504    
    SLICE_X32Y52         FDCE (Setup_fdce_C_D)        0.077    29.581    u0_frame_control/pos_x_back_reg[1]
  -------------------------------------------------------------------
                         required time                         29.581    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                 26.306    

Slack (MET) :             26.378ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.138ns (21.084%)  route 4.259ns (78.916%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 30.154 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.593 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    -0.753    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.629 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648     0.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191     1.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.774     2.233    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124     2.357 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           0.806     3.163    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.287 r  u0_VGA_Ctrl/pos_x_back[8]_i_1/O
                         net (fo=1, routed)           0.000     3.287    u0_frame_control/pos_x_back_reg[9]_0[8]
    SLICE_X33Y49         FDCE                                         r  u0_frame_control/pos_x_back_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    30.154    u0_frame_control/CLK
    SLICE_X33Y49         FDCE                                         r  u0_frame_control/pos_x_back_reg[8]/C
                         clock pessimism             -0.402    29.752    
                         clock uncertainty           -0.117    29.635    
    SLICE_X33Y49         FDCE (Setup_fdce_C_D)        0.029    29.664    u0_frame_control/pos_x_back_reg[8]
  -------------------------------------------------------------------
                         required time                         29.664    
                         arrival time                          -3.287    
  -------------------------------------------------------------------
                         slack                                 26.378    

Slack (MET) :             26.408ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 1.182ns (22.565%)  route 4.056ns (77.435%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 30.138 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    -2.111    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.456    -1.655 f  u0_VGA_Ctrl/v_cnt_reg[3]/Q
                         net (fo=25, routed)          1.104    -0.551    u0_VGA_Ctrl/v_cnt_reg__0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124    -0.427 r  u0_VGA_Ctrl/img_data2_carry__0_i_14/O
                         net (fo=5, routed)           0.704     0.277    u0_VGA_Ctrl/img_data2_carry__0_i_14_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.150     0.427 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.373     1.800    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.128 f  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.875     3.003    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.127 r  u0_VGA_Ctrl/pos_x_back[9]_i_1/O
                         net (fo=1, routed)           0.000     3.127    u0_frame_control/pos_x_back_reg[9]_0[9]
    SLICE_X33Y50         FDCE                                         r  u0_frame_control/pos_x_back_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    30.138    u0_frame_control/CLK
    SLICE_X33Y50         FDCE                                         r  u0_frame_control/pos_x_back_reg[9]/C
                         clock pessimism             -0.517    29.621    
                         clock uncertainty           -0.117    29.504    
    SLICE_X33Y50         FDCE (Setup_fdce_C_D)        0.031    29.535    u0_frame_control/pos_x_back_reg[9]
  -------------------------------------------------------------------
                         required time                         29.535    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                 26.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u0_frame_control/pos_x_back_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.452%)  route 0.286ns (63.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.560    -0.449    u0_frame_control/CLK
    SLICE_X32Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.285 r  u0_frame_control/pos_x_back_reg[0]/Q
                         net (fo=1, routed)           0.286     0.001    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y20         RAMB18E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.171    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.201    -0.371    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.188    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.366%)  route 0.097ns (31.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  u0_VGA_Ctrl/h_cnt_reg[6]/Q
                         net (fo=14, routed)          0.097    -0.161    u0_VGA_Ctrl/h_cnt_reg_n_0_[6]
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.116 r  u0_VGA_Ctrl/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    u0_VGA_Ctrl/h_cnt[8]
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[8]/C
                         clock pessimism             -0.224    -0.409    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.092    -0.317    u0_VGA_Ctrl/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.143%)  route 0.098ns (31.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  u0_VGA_Ctrl/h_cnt_reg[6]/Q
                         net (fo=14, routed)          0.098    -0.160    u0_VGA_Ctrl/h_cnt_reg_n_0_[6]
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.115 r  u0_VGA_Ctrl/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    u0_VGA_Ctrl/h_cnt[5]
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/C
                         clock pessimism             -0.224    -0.409    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.091    -0.318    u0_VGA_Ctrl/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u0_VGA_Ctrl/h_cnt_reg[5]/Q
                         net (fo=13, routed)          0.156    -0.125    u0_VGA_Ctrl/h_cnt_reg_n_0_[5]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.080 r  u0_VGA_Ctrl/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    u0_VGA_Ctrl/h_cnt[9]
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[9]/C
                         clock pessimism             -0.224    -0.409    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.120    -0.289    u0_VGA_Ctrl/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u0_VGA_Ctrl/h_cnt_reg[5]/Q
                         net (fo=13, routed)          0.160    -0.121    u0_VGA_Ctrl/h_cnt_reg_n_0_[5]
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.045    -0.076 r  u0_VGA_Ctrl/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    u0_VGA_Ctrl/h_cnt[7]
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[7]/C
                         clock pessimism             -0.224    -0.409    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.121    -0.288    u0_VGA_Ctrl/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.978%)  route 0.159ns (46.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[0]/Q
                         net (fo=24, routed)          0.159    -0.116    u0_VGA_Ctrl/v_cnt_reg__0[0]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.071 r  u0_VGA_Ctrl/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    u0_VGA_Ctrl/p_0_in[1]
    SLICE_X37Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X37Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[1]/C
                         clock pessimism             -0.223    -0.403    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.092    -0.311    u0_VGA_Ctrl/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.634%)  route 0.196ns (51.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[3]/Q
                         net (fo=25, routed)          0.196    -0.078    u0_VGA_Ctrl/v_cnt_reg__0[3]
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.033 r  u0_VGA_Ctrl/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    u0_VGA_Ctrl/p_0_in[6]
    SLICE_X39Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X39Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[6]/C
                         clock pessimism             -0.220    -0.400    
    SLICE_X39Y49         FDCE (Hold_fdce_C_D)         0.092    -0.308    u0_VGA_Ctrl/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.109%)  route 0.236ns (55.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X37Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[1]/Q
                         net (fo=30, routed)          0.236    -0.039    u0_VGA_Ctrl/v_cnt_reg__0[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.006 r  u0_VGA_Ctrl/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.006    u0_VGA_Ctrl/p_0_in[5]
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
                         clock pessimism             -0.220    -0.400    
    SLICE_X38Y48         FDCE (Hold_fdce_C_D)         0.121    -0.279    u0_VGA_Ctrl/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.103%)  route 0.200ns (48.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X38Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.252 r  u0_VGA_Ctrl/v_cnt_reg[8]/Q
                         net (fo=10, routed)          0.200    -0.052    u0_VGA_Ctrl/v_cnt_reg__0[8]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.007 r  u0_VGA_Ctrl/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    u0_VGA_Ctrl/p_0_in[8]
    SLICE_X38Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X38Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[8]/C
                         clock pessimism             -0.236    -0.416    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.121    -0.295    u0_VGA_Ctrl/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.283%)  route 0.216ns (53.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X39Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[7]/Q
                         net (fo=14, routed)          0.216    -0.059    u0_VGA_Ctrl/v_cnt_reg__0[7]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.045    -0.014 r  u0_VGA_Ctrl/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    u0_VGA_Ctrl/p_0_in[7]
    SLICE_X39Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X39Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[7]/C
                         clock pessimism             -0.236    -0.416    
    SLICE_X39Y48         FDCE (Hold_fdce_C_D)         0.091    -0.325    u0_VGA_Ctrl/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { u0_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB18_X2Y20    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB18_X2Y20    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         32.000      29.845     BUFGCTRL_X0Y16  u0_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         32.000      30.751     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         32.000      31.000     SLICE_X37Y50    u0_VGA_Ctrl/h_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         32.000      31.000     SLICE_X37Y50    u0_VGA_Ctrl/h_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         32.000      31.000     SLICE_X37Y50    u0_VGA_Ctrl/h_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         32.000      31.000     SLICE_X37Y50    u0_VGA_Ctrl/h_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         32.000      31.000     SLICE_X38Y50    u0_VGA_Ctrl/h_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         32.000      31.000     SLICE_X39Y50    u0_VGA_Ctrl/h_cnt_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X33Y53    u0_frame_control/img_data_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X35Y54    u0_frame_control/img_data_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X36Y48    u0_VGA_Ctrl/v_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X37Y48    u0_VGA_Ctrl/v_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X38Y48    u0_VGA_Ctrl/v_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X36Y48    u0_VGA_Ctrl/v_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X39Y48    u0_VGA_Ctrl/v_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X38Y48    u0_VGA_Ctrl/v_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X39Y49    u0_VGA_Ctrl/v_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X39Y48    u0_VGA_Ctrl/v_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X33Y53    u0_frame_control/img_data_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X35Y54    u0_frame_control/img_data_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X32Y51    u0_frame_control/pos_x_back_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X32Y52    u0_frame_control/pos_x_back_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X33Y51    u0_frame_control/pos_x_back_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X33Y51    u0_frame_control/pos_x_back_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X33Y52    u0_frame_control/pos_x_back_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X32Y51    u0_frame_control/pos_x_back_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X33Y50    u0_frame_control/pos_x_back_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X33Y52    u0_frame_control/pos_x_back_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { u0_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         32.000      29.845     BUFGCTRL_X0Y17  u0_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         32.000      30.751     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         32.000      30.751     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        32.000      20.633     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/img_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        7.178ns  (logic 3.352ns (46.697%)  route 3.826ns (53.303%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 29.889 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    29.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    30.407 f  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    31.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    31.371 f  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.161    31.532    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    31.656 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=2, routed)           0.507    32.163    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124    32.287 f  u0_VGA_Ctrl/img_data[11]_i_2/O
                         net (fo=31, routed)          0.348    32.635    u0_VGA_Ctrl/img_data[11]_i_2_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I2_O)        0.124    32.759 r  u0_VGA_Ctrl/img_data2_carry__0_i_9/O
                         net (fo=18, routed)          0.851    33.609    u0_VGA_Ctrl/img_data2_carry__0_i_9_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I1_O)        0.124    33.733 r  u0_VGA_Ctrl/i__carry__0_i_18/O
                         net (fo=1, routed)           0.000    33.733    u0_VGA_Ctrl/img_data4[16]
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.283 r  u0_VGA_Ctrl/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.283    u0_VGA_Ctrl/i__carry__0_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.596 f  u0_VGA_Ctrl/i__carry__1_i_9/O[3]
                         net (fo=2, routed)           0.803    35.399    u0_frame_control/img_data3[14]
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.306    35.705 r  u0_frame_control/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    35.705    u0_frame_control/i__carry__1_i_5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.106 r  u0_frame_control/img_data2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.106    u0_frame_control/img_data2_inferred__0/i__carry__1_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.377 r  u0_frame_control/img_data2_inferred__0/i__carry__2/CO[0]
                         net (fo=2, routed)           0.317    36.695    u0_VGA_Ctrl/CO[0]
    SLICE_X33Y53         LUT6 (Prop_lut6_I4_O)        0.373    37.068 r  u0_VGA_Ctrl/img_data[11]_i_1/O
                         net (fo=1, routed)           0.000    37.068    u0_frame_control/D[0]
    SLICE_X33Y53         FDCE                                         r  u0_frame_control/img_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.487    38.137    u0_frame_control/CLK
    SLICE_X33Y53         FDCE                                         r  u0_frame_control/img_data_reg[11]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.130    37.490    
    SLICE_X33Y53         FDCE (Setup_fdce_C_D)        0.031    37.521    u0_frame_control/img_data_reg[11]
  -------------------------------------------------------------------
                         required time                         37.521    
                         arrival time                         -37.068    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/img_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        7.170ns  (logic 3.352ns (46.752%)  route 3.818ns (53.248%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 29.889 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    29.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    30.407 f  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    31.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    31.371 f  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.161    31.532    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    31.656 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=2, routed)           0.507    32.163    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124    32.287 f  u0_VGA_Ctrl/img_data[11]_i_2/O
                         net (fo=31, routed)          0.348    32.635    u0_VGA_Ctrl/img_data[11]_i_2_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I2_O)        0.124    32.759 r  u0_VGA_Ctrl/img_data2_carry__0_i_9/O
                         net (fo=18, routed)          0.851    33.609    u0_VGA_Ctrl/img_data2_carry__0_i_9_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I1_O)        0.124    33.733 r  u0_VGA_Ctrl/i__carry__0_i_18/O
                         net (fo=1, routed)           0.000    33.733    u0_VGA_Ctrl/img_data4[16]
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.283 r  u0_VGA_Ctrl/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.283    u0_VGA_Ctrl/i__carry__0_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.596 f  u0_VGA_Ctrl/i__carry__1_i_9/O[3]
                         net (fo=2, routed)           0.803    35.399    u0_frame_control/img_data3[14]
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.306    35.705 r  u0_frame_control/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    35.705    u0_frame_control/i__carry__1_i_5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.106 r  u0_frame_control/img_data2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.106    u0_frame_control/img_data2_inferred__0/i__carry__1_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.377 r  u0_frame_control/img_data2_inferred__0/i__carry__2/CO[0]
                         net (fo=2, routed)           0.309    36.686    u0_frame_control/CO[0]
    SLICE_X35Y54         LUT2 (Prop_lut2_I1_O)        0.373    37.059 r  u0_frame_control/img_data[7]_i_1/O
                         net (fo=1, routed)           0.000    37.059    u0_frame_control/p_0_in0
    SLICE_X35Y54         FDCE                                         r  u0_frame_control/img_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.487    38.137    u0_frame_control/CLK
    SLICE_X35Y54         FDCE                                         r  u0_frame_control/img_data_reg[7]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.130    37.490    
    SLICE_X35Y54         FDCE (Setup_fdce_C_D)        0.031    37.521    u0_frame_control/img_data_reg[7]
  -------------------------------------------------------------------
                         required time                         37.521    
                         arrival time                         -37.059    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.791ns  (logic 1.138ns (19.652%)  route 4.653ns (80.348%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 29.889 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    29.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    30.407 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    31.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    31.371 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648    32.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124    32.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191    33.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975    34.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    34.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.998    35.556    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I1_O)        0.124    35.680 r  u0_VGA_Ctrl/pos_x_back[0]_i_1/O
                         net (fo=1, routed)           0.000    35.680    u0_frame_control/pos_x_back_reg[9]_0[0]
    SLICE_X32Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    38.138    u0_frame_control/CLK
    SLICE_X32Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[0]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.130    37.491    
    SLICE_X32Y51         FDCE (Setup_fdce_C_D)        0.077    37.568    u0_frame_control/pos_x_back_reg[0]
  -------------------------------------------------------------------
                         required time                         37.568    
                         arrival time                         -35.680    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.604ns  (logic 1.138ns (20.308%)  route 4.466ns (79.692%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 29.889 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    29.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    30.407 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    31.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    31.371 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648    32.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124    32.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191    33.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975    34.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    34.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.811    35.369    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124    35.493 r  u0_VGA_Ctrl/pos_x_back[4]_i_1/O
                         net (fo=1, routed)           0.000    35.493    u0_frame_control/pos_x_back_reg[9]_0[4]
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    38.138    u0_frame_control/CLK
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[4]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.130    37.491    
    SLICE_X33Y52         FDCE (Setup_fdce_C_D)        0.029    37.520    u0_frame_control/pos_x_back_reg[4]
  -------------------------------------------------------------------
                         required time                         37.520    
                         arrival time                         -35.493    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.405ns  (logic 1.182ns (21.868%)  route 4.223ns (78.132%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 29.889 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    29.889    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.456    30.345 f  u0_VGA_Ctrl/v_cnt_reg[3]/Q
                         net (fo=25, routed)          1.104    31.449    u0_VGA_Ctrl/v_cnt_reg__0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124    31.573 r  u0_VGA_Ctrl/img_data2_carry__0_i_14/O
                         net (fo=5, routed)           0.704    32.277    u0_VGA_Ctrl/img_data2_carry__0_i_14_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.150    32.427 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.373    33.800    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328    34.128 f  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.042    35.171    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124    35.295 r  u0_VGA_Ctrl/pos_x_back[7]_i_1/O
                         net (fo=1, routed)           0.000    35.295    u0_frame_control/pos_x_back_reg[9]_0[7]
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    38.138    u0_frame_control/CLK
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[7]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.130    37.491    
    SLICE_X33Y52         FDCE (Setup_fdce_C_D)        0.031    37.522    u0_frame_control/pos_x_back_reg[7]
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                         -35.294    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.387ns  (logic 1.138ns (21.127%)  route 4.249ns (78.873%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 29.889 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    29.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    30.407 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    31.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    31.371 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648    32.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124    32.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191    33.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975    34.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    34.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.594    35.152    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    35.276 r  u0_VGA_Ctrl/pos_x_back[2]_i_1/O
                         net (fo=1, routed)           0.000    35.276    u0_frame_control/pos_x_back_reg[9]_0[2]
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    38.138    u0_frame_control/CLK
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[2]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.130    37.491    
    SLICE_X33Y51         FDCE (Setup_fdce_C_D)        0.029    37.520    u0_frame_control/pos_x_back_reg[2]
  -------------------------------------------------------------------
                         required time                         37.520    
                         arrival time                         -35.276    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.385ns  (logic 1.138ns (21.135%)  route 4.247ns (78.865%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 29.889 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    29.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    30.407 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    31.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    31.371 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648    32.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124    32.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191    33.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975    34.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    34.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.592    35.150    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124    35.274 r  u0_VGA_Ctrl/pos_x_back[3]_i_1/O
                         net (fo=1, routed)           0.000    35.274    u0_frame_control/pos_x_back_reg[9]_0[3]
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    38.138    u0_frame_control/CLK
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[3]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.130    37.491    
    SLICE_X33Y51         FDCE (Setup_fdce_C_D)        0.031    37.522    u0_frame_control/pos_x_back_reg[3]
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                         -35.274    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.386ns  (logic 1.138ns (21.130%)  route 4.248ns (78.870%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 29.889 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    29.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    30.407 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    31.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    31.371 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648    32.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124    32.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191    33.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975    34.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    34.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.593    35.151    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    35.275 r  u0_VGA_Ctrl/pos_x_back[1]_i_1/O
                         net (fo=1, routed)           0.000    35.275    u0_frame_control/pos_x_back_reg[9]_0[1]
    SLICE_X32Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    38.138    u0_frame_control/CLK
    SLICE_X32Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[1]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.130    37.491    
    SLICE_X32Y52         FDCE (Setup_fdce_C_D)        0.077    37.568    u0_frame_control/pos_x_back_reg[1]
  -------------------------------------------------------------------
                         required time                         37.568    
                         arrival time                         -35.275    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.397ns  (logic 1.138ns (21.084%)  route 4.259ns (78.916%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 38.154 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 29.889 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    29.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518    30.407 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840    31.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124    31.371 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648    32.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124    32.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191    33.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.774    34.233    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124    34.357 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           0.806    35.163    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I4_O)        0.124    35.287 r  u0_VGA_Ctrl/pos_x_back[8]_i_1/O
                         net (fo=1, routed)           0.000    35.287    u0_frame_control/pos_x_back_reg[9]_0[8]
    SLICE_X33Y49         FDCE                                         r  u0_frame_control/pos_x_back_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    38.154    u0_frame_control/CLK
    SLICE_X33Y49         FDCE                                         r  u0_frame_control/pos_x_back_reg[8]/C
                         clock pessimism             -0.402    37.752    
                         clock uncertainty           -0.130    37.622    
    SLICE_X33Y49         FDCE (Setup_fdce_C_D)        0.029    37.651    u0_frame_control/pos_x_back_reg[8]
  -------------------------------------------------------------------
                         required time                         37.651    
                         arrival time                         -35.287    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.238ns  (logic 1.182ns (22.565%)  route 4.056ns (77.435%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 29.889 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756    29.889    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.456    30.345 f  u0_VGA_Ctrl/v_cnt_reg[3]/Q
                         net (fo=25, routed)          1.104    31.449    u0_VGA_Ctrl/v_cnt_reg__0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124    31.573 r  u0_VGA_Ctrl/img_data2_carry__0_i_14/O
                         net (fo=5, routed)           0.704    32.277    u0_VGA_Ctrl/img_data2_carry__0_i_14_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.150    32.427 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.373    33.800    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328    34.128 f  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.875    35.003    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124    35.127 r  u0_VGA_Ctrl/pos_x_back[9]_i_1/O
                         net (fo=1, routed)           0.000    35.127    u0_frame_control/pos_x_back_reg[9]_0[9]
    SLICE_X33Y50         FDCE                                         r  u0_frame_control/pos_x_back_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488    38.138    u0_frame_control/CLK
    SLICE_X33Y50         FDCE                                         r  u0_frame_control/pos_x_back_reg[9]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.130    37.491    
    SLICE_X33Y50         FDCE (Setup_fdce_C_D)        0.031    37.522    u0_frame_control/pos_x_back_reg[9]
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                         -35.127    
  -------------------------------------------------------------------
                         slack                                  2.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u0_frame_control/pos_x_back_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.452%)  route 0.286ns (63.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.560    -0.449    u0_frame_control/CLK
    SLICE_X32Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.285 r  u0_frame_control/pos_x_back_reg[0]/Q
                         net (fo=1, routed)           0.286     0.001    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y20         RAMB18E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.171    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.201    -0.371    
                         clock uncertainty            0.130    -0.241    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.058    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.366%)  route 0.097ns (31.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  u0_VGA_Ctrl/h_cnt_reg[6]/Q
                         net (fo=14, routed)          0.097    -0.161    u0_VGA_Ctrl/h_cnt_reg_n_0_[6]
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.116 r  u0_VGA_Ctrl/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    u0_VGA_Ctrl/h_cnt[8]
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[8]/C
                         clock pessimism             -0.224    -0.409    
                         clock uncertainty            0.130    -0.279    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.092    -0.187    u0_VGA_Ctrl/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.143%)  route 0.098ns (31.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  u0_VGA_Ctrl/h_cnt_reg[6]/Q
                         net (fo=14, routed)          0.098    -0.160    u0_VGA_Ctrl/h_cnt_reg_n_0_[6]
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.115 r  u0_VGA_Ctrl/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    u0_VGA_Ctrl/h_cnt[5]
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/C
                         clock pessimism             -0.224    -0.409    
                         clock uncertainty            0.130    -0.279    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.091    -0.188    u0_VGA_Ctrl/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u0_VGA_Ctrl/h_cnt_reg[5]/Q
                         net (fo=13, routed)          0.156    -0.125    u0_VGA_Ctrl/h_cnt_reg_n_0_[5]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.080 r  u0_VGA_Ctrl/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    u0_VGA_Ctrl/h_cnt[9]
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[9]/C
                         clock pessimism             -0.224    -0.409    
                         clock uncertainty            0.130    -0.279    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.120    -0.159    u0_VGA_Ctrl/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u0_VGA_Ctrl/h_cnt_reg[5]/Q
                         net (fo=13, routed)          0.160    -0.121    u0_VGA_Ctrl/h_cnt_reg_n_0_[5]
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.045    -0.076 r  u0_VGA_Ctrl/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    u0_VGA_Ctrl/h_cnt[7]
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[7]/C
                         clock pessimism             -0.224    -0.409    
                         clock uncertainty            0.130    -0.279    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.121    -0.158    u0_VGA_Ctrl/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.978%)  route 0.159ns (46.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[0]/Q
                         net (fo=24, routed)          0.159    -0.116    u0_VGA_Ctrl/v_cnt_reg__0[0]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.071 r  u0_VGA_Ctrl/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    u0_VGA_Ctrl/p_0_in[1]
    SLICE_X37Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X37Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[1]/C
                         clock pessimism             -0.223    -0.403    
                         clock uncertainty            0.130    -0.273    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.092    -0.181    u0_VGA_Ctrl/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.634%)  route 0.196ns (51.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[3]/Q
                         net (fo=25, routed)          0.196    -0.078    u0_VGA_Ctrl/v_cnt_reg__0[3]
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.033 r  u0_VGA_Ctrl/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    u0_VGA_Ctrl/p_0_in[6]
    SLICE_X39Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X39Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[6]/C
                         clock pessimism             -0.220    -0.400    
                         clock uncertainty            0.130    -0.270    
    SLICE_X39Y49         FDCE (Hold_fdce_C_D)         0.092    -0.178    u0_VGA_Ctrl/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.109%)  route 0.236ns (55.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X37Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[1]/Q
                         net (fo=30, routed)          0.236    -0.039    u0_VGA_Ctrl/v_cnt_reg__0[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.006 r  u0_VGA_Ctrl/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.006    u0_VGA_Ctrl/p_0_in[5]
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
                         clock pessimism             -0.220    -0.400    
                         clock uncertainty            0.130    -0.270    
    SLICE_X38Y48         FDCE (Hold_fdce_C_D)         0.121    -0.149    u0_VGA_Ctrl/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.103%)  route 0.200ns (48.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X38Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.252 r  u0_VGA_Ctrl/v_cnt_reg[8]/Q
                         net (fo=10, routed)          0.200    -0.052    u0_VGA_Ctrl/v_cnt_reg__0[8]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.007 r  u0_VGA_Ctrl/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    u0_VGA_Ctrl/p_0_in[8]
    SLICE_X38Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X38Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[8]/C
                         clock pessimism             -0.236    -0.416    
                         clock uncertainty            0.130    -0.286    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.121    -0.165    u0_VGA_Ctrl/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.283%)  route 0.216ns (53.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X39Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[7]/Q
                         net (fo=14, routed)          0.216    -0.059    u0_VGA_Ctrl/v_cnt_reg__0[7]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.045    -0.014 r  u0_VGA_Ctrl/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    u0_VGA_Ctrl/p_0_in[7]
    SLICE_X39Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X39Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[7]/C
                         clock pessimism             -0.236    -0.416    
                         clock uncertainty            0.130    -0.286    
    SLICE_X39Y48         FDCE (Hold_fdce_C_D)         0.091    -0.195    u0_VGA_Ctrl/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/img_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.178ns  (logic 3.352ns (46.697%)  route 3.826ns (53.303%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 126.137 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 117.889 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756   117.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518   118.407 f  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840   119.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124   119.371 f  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.161   119.532    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124   119.656 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=2, routed)           0.507   120.163    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124   120.287 f  u0_VGA_Ctrl/img_data[11]_i_2/O
                         net (fo=31, routed)          0.348   120.635    u0_VGA_Ctrl/img_data[11]_i_2_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I2_O)        0.124   120.759 r  u0_VGA_Ctrl/img_data2_carry__0_i_9/O
                         net (fo=18, routed)          0.851   121.609    u0_VGA_Ctrl/img_data2_carry__0_i_9_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I1_O)        0.124   121.733 r  u0_VGA_Ctrl/i__carry__0_i_18/O
                         net (fo=1, routed)           0.000   121.733    u0_VGA_Ctrl/img_data4[16]
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.283 r  u0_VGA_Ctrl/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000   122.283    u0_VGA_Ctrl/i__carry__0_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   122.596 f  u0_VGA_Ctrl/i__carry__1_i_9/O[3]
                         net (fo=2, routed)           0.803   123.399    u0_frame_control/img_data3[14]
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.306   123.705 r  u0_frame_control/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000   123.705    u0_frame_control/i__carry__1_i_5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.106 r  u0_frame_control/img_data2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000   124.106    u0_frame_control/img_data2_inferred__0/i__carry__1_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   124.377 r  u0_frame_control/img_data2_inferred__0/i__carry__2/CO[0]
                         net (fo=2, routed)           0.317   124.695    u0_VGA_Ctrl/CO[0]
    SLICE_X33Y53         LUT6 (Prop_lut6_I4_O)        0.373   125.068 r  u0_VGA_Ctrl/img_data[11]_i_1/O
                         net (fo=1, routed)           0.000   125.068    u0_frame_control/D[0]
    SLICE_X33Y53         FDCE                                         r  u0_frame_control/img_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.487   126.137    u0_frame_control/CLK
    SLICE_X33Y53         FDCE                                         r  u0_frame_control/img_data_reg[11]/C
                         clock pessimism             -0.517   125.620    
                         clock uncertainty           -0.130   125.490    
    SLICE_X33Y53         FDCE (Setup_fdce_C_D)        0.031   125.521    u0_frame_control/img_data_reg[11]
  -------------------------------------------------------------------
                         required time                        125.521    
                         arrival time                        -125.068    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/img_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.170ns  (logic 3.352ns (46.752%)  route 3.818ns (53.248%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 126.137 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 117.889 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756   117.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518   118.407 f  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840   119.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124   119.371 f  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.161   119.532    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124   119.656 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=2, routed)           0.507   120.163    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124   120.287 f  u0_VGA_Ctrl/img_data[11]_i_2/O
                         net (fo=31, routed)          0.348   120.635    u0_VGA_Ctrl/img_data[11]_i_2_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I2_O)        0.124   120.759 r  u0_VGA_Ctrl/img_data2_carry__0_i_9/O
                         net (fo=18, routed)          0.851   121.609    u0_VGA_Ctrl/img_data2_carry__0_i_9_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I1_O)        0.124   121.733 r  u0_VGA_Ctrl/i__carry__0_i_18/O
                         net (fo=1, routed)           0.000   121.733    u0_VGA_Ctrl/img_data4[16]
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.283 r  u0_VGA_Ctrl/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000   122.283    u0_VGA_Ctrl/i__carry__0_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   122.596 f  u0_VGA_Ctrl/i__carry__1_i_9/O[3]
                         net (fo=2, routed)           0.803   123.399    u0_frame_control/img_data3[14]
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.306   123.705 r  u0_frame_control/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000   123.705    u0_frame_control/i__carry__1_i_5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.106 r  u0_frame_control/img_data2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000   124.106    u0_frame_control/img_data2_inferred__0/i__carry__1_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   124.377 r  u0_frame_control/img_data2_inferred__0/i__carry__2/CO[0]
                         net (fo=2, routed)           0.309   124.686    u0_frame_control/CO[0]
    SLICE_X35Y54         LUT2 (Prop_lut2_I1_O)        0.373   125.059 r  u0_frame_control/img_data[7]_i_1/O
                         net (fo=1, routed)           0.000   125.059    u0_frame_control/p_0_in0
    SLICE_X35Y54         FDCE                                         r  u0_frame_control/img_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.487   126.137    u0_frame_control/CLK
    SLICE_X35Y54         FDCE                                         r  u0_frame_control/img_data_reg[7]/C
                         clock pessimism             -0.517   125.620    
                         clock uncertainty           -0.130   125.490    
    SLICE_X35Y54         FDCE (Setup_fdce_C_D)        0.031   125.521    u0_frame_control/img_data_reg[7]
  -------------------------------------------------------------------
                         required time                        125.521    
                         arrival time                        -125.059    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.791ns  (logic 1.138ns (19.652%)  route 4.653ns (80.348%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 126.138 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 117.889 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756   117.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518   118.407 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840   119.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124   119.371 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648   120.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124   120.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191   121.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124   121.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975   122.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124   122.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.998   123.556    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I1_O)        0.124   123.680 r  u0_VGA_Ctrl/pos_x_back[0]_i_1/O
                         net (fo=1, routed)           0.000   123.680    u0_frame_control/pos_x_back_reg[9]_0[0]
    SLICE_X32Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488   126.138    u0_frame_control/CLK
    SLICE_X32Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[0]/C
                         clock pessimism             -0.517   125.621    
                         clock uncertainty           -0.130   125.491    
    SLICE_X32Y51         FDCE (Setup_fdce_C_D)        0.077   125.568    u0_frame_control/pos_x_back_reg[0]
  -------------------------------------------------------------------
                         required time                        125.568    
                         arrival time                        -123.680    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.604ns  (logic 1.138ns (20.308%)  route 4.466ns (79.692%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 126.138 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 117.889 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756   117.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518   118.407 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840   119.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124   119.371 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648   120.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124   120.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191   121.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124   121.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975   122.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124   122.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.811   123.369    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124   123.493 r  u0_VGA_Ctrl/pos_x_back[4]_i_1/O
                         net (fo=1, routed)           0.000   123.493    u0_frame_control/pos_x_back_reg[9]_0[4]
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488   126.138    u0_frame_control/CLK
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[4]/C
                         clock pessimism             -0.517   125.621    
                         clock uncertainty           -0.130   125.491    
    SLICE_X33Y52         FDCE (Setup_fdce_C_D)        0.029   125.520    u0_frame_control/pos_x_back_reg[4]
  -------------------------------------------------------------------
                         required time                        125.520    
                         arrival time                        -123.493    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.405ns  (logic 1.182ns (21.868%)  route 4.223ns (78.132%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 126.138 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 117.889 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756   117.889    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.456   118.345 f  u0_VGA_Ctrl/v_cnt_reg[3]/Q
                         net (fo=25, routed)          1.104   119.449    u0_VGA_Ctrl/v_cnt_reg__0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124   119.573 r  u0_VGA_Ctrl/img_data2_carry__0_i_14/O
                         net (fo=5, routed)           0.704   120.277    u0_VGA_Ctrl/img_data2_carry__0_i_14_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.150   120.427 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.373   121.800    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328   122.128 f  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.042   123.170    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124   123.294 r  u0_VGA_Ctrl/pos_x_back[7]_i_1/O
                         net (fo=1, routed)           0.000   123.294    u0_frame_control/pos_x_back_reg[9]_0[7]
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488   126.138    u0_frame_control/CLK
    SLICE_X33Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[7]/C
                         clock pessimism             -0.517   125.621    
                         clock uncertainty           -0.130   125.491    
    SLICE_X33Y52         FDCE (Setup_fdce_C_D)        0.031   125.522    u0_frame_control/pos_x_back_reg[7]
  -------------------------------------------------------------------
                         required time                        125.522    
                         arrival time                        -123.294    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.387ns  (logic 1.138ns (21.127%)  route 4.249ns (78.873%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 126.138 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 117.889 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756   117.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518   118.407 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840   119.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124   119.371 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648   120.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124   120.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191   121.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124   121.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975   122.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124   122.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.594   123.152    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124   123.276 r  u0_VGA_Ctrl/pos_x_back[2]_i_1/O
                         net (fo=1, routed)           0.000   123.276    u0_frame_control/pos_x_back_reg[9]_0[2]
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488   126.138    u0_frame_control/CLK
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[2]/C
                         clock pessimism             -0.517   125.621    
                         clock uncertainty           -0.130   125.491    
    SLICE_X33Y51         FDCE (Setup_fdce_C_D)        0.029   125.520    u0_frame_control/pos_x_back_reg[2]
  -------------------------------------------------------------------
                         required time                        125.520    
                         arrival time                        -123.276    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.385ns  (logic 1.138ns (21.135%)  route 4.247ns (78.865%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 126.138 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 117.889 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756   117.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518   118.407 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840   119.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124   119.371 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648   120.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124   120.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191   121.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124   121.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975   122.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124   122.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.592   123.150    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124   123.274 r  u0_VGA_Ctrl/pos_x_back[3]_i_1/O
                         net (fo=1, routed)           0.000   123.274    u0_frame_control/pos_x_back_reg[9]_0[3]
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488   126.138    u0_frame_control/CLK
    SLICE_X33Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[3]/C
                         clock pessimism             -0.517   125.621    
                         clock uncertainty           -0.130   125.491    
    SLICE_X33Y51         FDCE (Setup_fdce_C_D)        0.031   125.522    u0_frame_control/pos_x_back_reg[3]
  -------------------------------------------------------------------
                         required time                        125.522    
                         arrival time                        -123.274    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.386ns  (logic 1.138ns (21.130%)  route 4.248ns (78.870%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 126.138 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 117.889 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756   117.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518   118.407 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840   119.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124   119.371 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648   120.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124   120.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191   121.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124   121.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.975   122.434    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124   122.558 f  u0_VGA_Ctrl/pos_x_back[4]_i_2/O
                         net (fo=5, routed)           0.593   123.151    u0_VGA_Ctrl/pos_x_back[4]_i_2_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124   123.275 r  u0_VGA_Ctrl/pos_x_back[1]_i_1/O
                         net (fo=1, routed)           0.000   123.275    u0_frame_control/pos_x_back_reg[9]_0[1]
    SLICE_X32Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488   126.138    u0_frame_control/CLK
    SLICE_X32Y52         FDCE                                         r  u0_frame_control/pos_x_back_reg[1]/C
                         clock pessimism             -0.517   125.621    
                         clock uncertainty           -0.130   125.491    
    SLICE_X32Y52         FDCE (Setup_fdce_C_D)        0.077   125.568    u0_frame_control/pos_x_back_reg[1]
  -------------------------------------------------------------------
                         required time                        125.568    
                         arrival time                        -123.275    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.397ns  (logic 1.138ns (21.084%)  route 4.259ns (78.916%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 126.154 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 117.889 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756   117.889    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518   118.407 r  u0_VGA_Ctrl/v_cnt_reg[5]/Q
                         net (fo=15, routed)          0.840   119.247    u0_VGA_Ctrl/v_cnt_reg__0[5]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124   119.371 r  u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648   120.020    u0_VGA_Ctrl/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124   120.144 r  u0_VGA_Ctrl/pos_x_back[8]_i_4/O
                         net (fo=10, routed)          1.191   121.335    u0_VGA_Ctrl/pos_x_back[8]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124   121.459 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           0.774   122.233    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_18_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124   122.357 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           0.806   123.163    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I4_O)        0.124   123.287 r  u0_VGA_Ctrl/pos_x_back[8]_i_1/O
                         net (fo=1, routed)           0.000   123.287    u0_frame_control/pos_x_back_reg[9]_0[8]
    SLICE_X33Y49         FDCE                                         r  u0_frame_control/pos_x_back_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504   126.154    u0_frame_control/CLK
    SLICE_X33Y49         FDCE                                         r  u0_frame_control/pos_x_back_reg[8]/C
                         clock pessimism             -0.402   125.752    
                         clock uncertainty           -0.130   125.622    
    SLICE_X33Y49         FDCE (Setup_fdce_C_D)        0.029   125.651    u0_frame_control/pos_x_back_reg[8]
  -------------------------------------------------------------------
                         required time                        125.651    
                         arrival time                        -123.287    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/pos_x_back_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.238ns  (logic 1.182ns (22.565%)  route 4.056ns (77.435%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 126.138 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.111ns = ( 117.889 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.756   117.889    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.456   118.345 f  u0_VGA_Ctrl/v_cnt_reg[3]/Q
                         net (fo=25, routed)          1.104   119.449    u0_VGA_Ctrl/v_cnt_reg__0[3]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124   119.573 r  u0_VGA_Ctrl/img_data2_carry__0_i_14/O
                         net (fo=5, routed)           0.704   120.277    u0_VGA_Ctrl/img_data2_carry__0_i_14_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.150   120.427 r  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.373   121.800    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328   122.128 f  u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.875   123.003    u0_VGA_Ctrl/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124   123.127 r  u0_VGA_Ctrl/pos_x_back[9]_i_1/O
                         net (fo=1, routed)           0.000   123.127    u0_frame_control/pos_x_back_reg[9]_0[9]
    SLICE_X33Y50         FDCE                                         r  u0_frame_control/pos_x_back_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          1.488   126.138    u0_frame_control/CLK
    SLICE_X33Y50         FDCE                                         r  u0_frame_control/pos_x_back_reg[9]/C
                         clock pessimism             -0.517   125.621    
                         clock uncertainty           -0.130   125.491    
    SLICE_X33Y50         FDCE (Setup_fdce_C_D)        0.031   125.522    u0_frame_control/pos_x_back_reg[9]
  -------------------------------------------------------------------
                         required time                        125.522    
                         arrival time                        -123.127    
  -------------------------------------------------------------------
                         slack                                  2.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u0_frame_control/pos_x_back_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.452%)  route 0.286ns (63.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.560    -0.449    u0_frame_control/CLK
    SLICE_X32Y51         FDCE                                         r  u0_frame_control/pos_x_back_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.285 r  u0_frame_control/pos_x_back_reg[0]/Q
                         net (fo=1, routed)           0.286     0.001    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y20         RAMB18E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.171    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.201    -0.371    
                         clock uncertainty            0.130    -0.241    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.058    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.366%)  route 0.097ns (31.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  u0_VGA_Ctrl/h_cnt_reg[6]/Q
                         net (fo=14, routed)          0.097    -0.161    u0_VGA_Ctrl/h_cnt_reg_n_0_[6]
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.116 r  u0_VGA_Ctrl/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    u0_VGA_Ctrl/h_cnt[8]
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[8]/C
                         clock pessimism             -0.224    -0.409    
                         clock uncertainty            0.130    -0.279    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.092    -0.187    u0_VGA_Ctrl/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.143%)  route 0.098ns (31.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  u0_VGA_Ctrl/h_cnt_reg[6]/Q
                         net (fo=14, routed)          0.098    -0.160    u0_VGA_Ctrl/h_cnt_reg_n_0_[6]
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.115 r  u0_VGA_Ctrl/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    u0_VGA_Ctrl/h_cnt[5]
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/C
                         clock pessimism             -0.224    -0.409    
                         clock uncertainty            0.130    -0.279    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.091    -0.188    u0_VGA_Ctrl/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u0_VGA_Ctrl/h_cnt_reg[5]/Q
                         net (fo=13, routed)          0.156    -0.125    u0_VGA_Ctrl/h_cnt_reg_n_0_[5]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.080 r  u0_VGA_Ctrl/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    u0_VGA_Ctrl/h_cnt[9]
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[9]/C
                         clock pessimism             -0.224    -0.409    
                         clock uncertainty            0.130    -0.279    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.120    -0.159    u0_VGA_Ctrl/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.422    u0_VGA_Ctrl/CLK
    SLICE_X39Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u0_VGA_Ctrl/h_cnt_reg[5]/Q
                         net (fo=13, routed)          0.160    -0.121    u0_VGA_Ctrl/h_cnt_reg_n_0_[5]
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.045    -0.076 r  u0_VGA_Ctrl/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    u0_VGA_Ctrl/h_cnt[7]
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.185    u0_VGA_Ctrl/CLK
    SLICE_X38Y50         FDCE                                         r  u0_VGA_Ctrl/h_cnt_reg[7]/C
                         clock pessimism             -0.224    -0.409    
                         clock uncertainty            0.130    -0.279    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.121    -0.158    u0_VGA_Ctrl/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.978%)  route 0.159ns (46.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[0]/Q
                         net (fo=24, routed)          0.159    -0.116    u0_VGA_Ctrl/v_cnt_reg__0[0]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.071 r  u0_VGA_Ctrl/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    u0_VGA_Ctrl/p_0_in[1]
    SLICE_X37Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X37Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[1]/C
                         clock pessimism             -0.223    -0.403    
                         clock uncertainty            0.130    -0.273    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.092    -0.181    u0_VGA_Ctrl/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.634%)  route 0.196ns (51.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X36Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[3]/Q
                         net (fo=25, routed)          0.196    -0.078    u0_VGA_Ctrl/v_cnt_reg__0[3]
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.033 r  u0_VGA_Ctrl/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    u0_VGA_Ctrl/p_0_in[6]
    SLICE_X39Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X39Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[6]/C
                         clock pessimism             -0.220    -0.400    
                         clock uncertainty            0.130    -0.270    
    SLICE_X39Y49         FDCE (Hold_fdce_C_D)         0.092    -0.178    u0_VGA_Ctrl/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.109%)  route 0.236ns (55.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X37Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[1]/Q
                         net (fo=30, routed)          0.236    -0.039    u0_VGA_Ctrl/v_cnt_reg__0[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.006 r  u0_VGA_Ctrl/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.006    u0_VGA_Ctrl/p_0_in[5]
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X38Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[5]/C
                         clock pessimism             -0.220    -0.400    
                         clock uncertainty            0.130    -0.270    
    SLICE_X38Y48         FDCE (Hold_fdce_C_D)         0.121    -0.149    u0_VGA_Ctrl/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.103%)  route 0.200ns (48.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X38Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.252 r  u0_VGA_Ctrl/v_cnt_reg[8]/Q
                         net (fo=10, routed)          0.200    -0.052    u0_VGA_Ctrl/v_cnt_reg__0[8]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.007 r  u0_VGA_Ctrl/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    u0_VGA_Ctrl/p_0_in[8]
    SLICE_X38Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X38Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[8]/C
                         clock pessimism             -0.236    -0.416    
                         clock uncertainty            0.130    -0.286    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.121    -0.165    u0_VGA_Ctrl/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.283%)  route 0.216ns (53.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.416    u0_VGA_Ctrl/CLK
    SLICE_X39Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u0_VGA_Ctrl/v_cnt_reg[7]/Q
                         net (fo=14, routed)          0.216    -0.059    u0_VGA_Ctrl/v_cnt_reg__0[7]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.045    -0.014 r  u0_VGA_Ctrl/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    u0_VGA_Ctrl/p_0_in[7]
    SLICE_X39Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.180    u0_VGA_Ctrl/CLK
    SLICE_X39Y48         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[7]/C
                         clock pessimism             -0.236    -0.416    
                         clock uncertainty            0.130    -0.286    
    SLICE_X39Y48         FDCE (Hold_fdce_C_D)         0.091    -0.195    u0_VGA_Ctrl/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.181    





