.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* UartDebug_TXInternalInterrupt */
.set UartDebug_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UartDebug_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UartDebug_TXInternalInterrupt__INTC_MASK, 0x1000
.set UartDebug_TXInternalInterrupt__INTC_NUMBER, 12
.set UartDebug_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UartDebug_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set UartDebug_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UartDebug_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UartXbee_RXInternalInterrupt */
.set UartXbee_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UartXbee_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UartXbee_RXInternalInterrupt__INTC_MASK, 0x100000
.set UartXbee_RXInternalInterrupt__INTC_NUMBER, 20
.set UartXbee_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UartXbee_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_20
.set UartXbee_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UartXbee_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UartXbee_TXInternalInterrupt */
.set UartXbee_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UartXbee_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UartXbee_TXInternalInterrupt__INTC_MASK, 0x80
.set UartXbee_TXInternalInterrupt__INTC_NUMBER, 7
.set UartXbee_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UartXbee_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set UartXbee_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UartXbee_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PinLedRemoteBattLevelHigh */
.set PinLedRemoteBattLevelHigh__0__MASK, 0x20
.set PinLedRemoteBattLevelHigh__0__PC, CYREG_PRT5_PC5
.set PinLedRemoteBattLevelHigh__0__PORT, 5
.set PinLedRemoteBattLevelHigh__0__SHIFT, 5
.set PinLedRemoteBattLevelHigh__AG, CYREG_PRT5_AG
.set PinLedRemoteBattLevelHigh__AMUX, CYREG_PRT5_AMUX
.set PinLedRemoteBattLevelHigh__BIE, CYREG_PRT5_BIE
.set PinLedRemoteBattLevelHigh__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PinLedRemoteBattLevelHigh__BYP, CYREG_PRT5_BYP
.set PinLedRemoteBattLevelHigh__CTL, CYREG_PRT5_CTL
.set PinLedRemoteBattLevelHigh__DM0, CYREG_PRT5_DM0
.set PinLedRemoteBattLevelHigh__DM1, CYREG_PRT5_DM1
.set PinLedRemoteBattLevelHigh__DM2, CYREG_PRT5_DM2
.set PinLedRemoteBattLevelHigh__DR, CYREG_PRT5_DR
.set PinLedRemoteBattLevelHigh__INP_DIS, CYREG_PRT5_INP_DIS
.set PinLedRemoteBattLevelHigh__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PinLedRemoteBattLevelHigh__LCD_EN, CYREG_PRT5_LCD_EN
.set PinLedRemoteBattLevelHigh__MASK, 0x20
.set PinLedRemoteBattLevelHigh__PORT, 5
.set PinLedRemoteBattLevelHigh__PRT, CYREG_PRT5_PRT
.set PinLedRemoteBattLevelHigh__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PinLedRemoteBattLevelHigh__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PinLedRemoteBattLevelHigh__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PinLedRemoteBattLevelHigh__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PinLedRemoteBattLevelHigh__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PinLedRemoteBattLevelHigh__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PinLedRemoteBattLevelHigh__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PinLedRemoteBattLevelHigh__PS, CYREG_PRT5_PS
.set PinLedRemoteBattLevelHigh__SHIFT, 5
.set PinLedRemoteBattLevelHigh__SLW, CYREG_PRT5_SLW

/* PinLedBoardBattLevelHigh */
.set PinLedBoardBattLevelHigh__0__MASK, 0x10
.set PinLedBoardBattLevelHigh__0__PC, CYREG_PRT5_PC4
.set PinLedBoardBattLevelHigh__0__PORT, 5
.set PinLedBoardBattLevelHigh__0__SHIFT, 4
.set PinLedBoardBattLevelHigh__AG, CYREG_PRT5_AG
.set PinLedBoardBattLevelHigh__AMUX, CYREG_PRT5_AMUX
.set PinLedBoardBattLevelHigh__BIE, CYREG_PRT5_BIE
.set PinLedBoardBattLevelHigh__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PinLedBoardBattLevelHigh__BYP, CYREG_PRT5_BYP
.set PinLedBoardBattLevelHigh__CTL, CYREG_PRT5_CTL
.set PinLedBoardBattLevelHigh__DM0, CYREG_PRT5_DM0
.set PinLedBoardBattLevelHigh__DM1, CYREG_PRT5_DM1
.set PinLedBoardBattLevelHigh__DM2, CYREG_PRT5_DM2
.set PinLedBoardBattLevelHigh__DR, CYREG_PRT5_DR
.set PinLedBoardBattLevelHigh__INP_DIS, CYREG_PRT5_INP_DIS
.set PinLedBoardBattLevelHigh__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PinLedBoardBattLevelHigh__LCD_EN, CYREG_PRT5_LCD_EN
.set PinLedBoardBattLevelHigh__MASK, 0x10
.set PinLedBoardBattLevelHigh__PORT, 5
.set PinLedBoardBattLevelHigh__PRT, CYREG_PRT5_PRT
.set PinLedBoardBattLevelHigh__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PinLedBoardBattLevelHigh__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PinLedBoardBattLevelHigh__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PinLedBoardBattLevelHigh__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PinLedBoardBattLevelHigh__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PinLedBoardBattLevelHigh__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PinLedBoardBattLevelHigh__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PinLedBoardBattLevelHigh__PS, CYREG_PRT5_PS
.set PinLedBoardBattLevelHigh__SHIFT, 4
.set PinLedBoardBattLevelHigh__SLW, CYREG_PRT5_SLW

/* PinLedRemoteBattLevelLow */
.set PinLedRemoteBattLevelLow__0__MASK, 0x80
.set PinLedRemoteBattLevelLow__0__PC, CYREG_PRT5_PC7
.set PinLedRemoteBattLevelLow__0__PORT, 5
.set PinLedRemoteBattLevelLow__0__SHIFT, 7
.set PinLedRemoteBattLevelLow__AG, CYREG_PRT5_AG
.set PinLedRemoteBattLevelLow__AMUX, CYREG_PRT5_AMUX
.set PinLedRemoteBattLevelLow__BIE, CYREG_PRT5_BIE
.set PinLedRemoteBattLevelLow__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PinLedRemoteBattLevelLow__BYP, CYREG_PRT5_BYP
.set PinLedRemoteBattLevelLow__CTL, CYREG_PRT5_CTL
.set PinLedRemoteBattLevelLow__DM0, CYREG_PRT5_DM0
.set PinLedRemoteBattLevelLow__DM1, CYREG_PRT5_DM1
.set PinLedRemoteBattLevelLow__DM2, CYREG_PRT5_DM2
.set PinLedRemoteBattLevelLow__DR, CYREG_PRT5_DR
.set PinLedRemoteBattLevelLow__INP_DIS, CYREG_PRT5_INP_DIS
.set PinLedRemoteBattLevelLow__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PinLedRemoteBattLevelLow__LCD_EN, CYREG_PRT5_LCD_EN
.set PinLedRemoteBattLevelLow__MASK, 0x80
.set PinLedRemoteBattLevelLow__PORT, 5
.set PinLedRemoteBattLevelLow__PRT, CYREG_PRT5_PRT
.set PinLedRemoteBattLevelLow__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PinLedRemoteBattLevelLow__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PinLedRemoteBattLevelLow__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PinLedRemoteBattLevelLow__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PinLedRemoteBattLevelLow__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PinLedRemoteBattLevelLow__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PinLedRemoteBattLevelLow__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PinLedRemoteBattLevelLow__PS, CYREG_PRT5_PS
.set PinLedRemoteBattLevelLow__SHIFT, 7
.set PinLedRemoteBattLevelLow__SLW, CYREG_PRT5_SLW

/* PinLedRemoteBattLevelMed */
.set PinLedRemoteBattLevelMed__0__MASK, 0x40
.set PinLedRemoteBattLevelMed__0__PC, CYREG_PRT5_PC6
.set PinLedRemoteBattLevelMed__0__PORT, 5
.set PinLedRemoteBattLevelMed__0__SHIFT, 6
.set PinLedRemoteBattLevelMed__AG, CYREG_PRT5_AG
.set PinLedRemoteBattLevelMed__AMUX, CYREG_PRT5_AMUX
.set PinLedRemoteBattLevelMed__BIE, CYREG_PRT5_BIE
.set PinLedRemoteBattLevelMed__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PinLedRemoteBattLevelMed__BYP, CYREG_PRT5_BYP
.set PinLedRemoteBattLevelMed__CTL, CYREG_PRT5_CTL
.set PinLedRemoteBattLevelMed__DM0, CYREG_PRT5_DM0
.set PinLedRemoteBattLevelMed__DM1, CYREG_PRT5_DM1
.set PinLedRemoteBattLevelMed__DM2, CYREG_PRT5_DM2
.set PinLedRemoteBattLevelMed__DR, CYREG_PRT5_DR
.set PinLedRemoteBattLevelMed__INP_DIS, CYREG_PRT5_INP_DIS
.set PinLedRemoteBattLevelMed__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PinLedRemoteBattLevelMed__LCD_EN, CYREG_PRT5_LCD_EN
.set PinLedRemoteBattLevelMed__MASK, 0x40
.set PinLedRemoteBattLevelMed__PORT, 5
.set PinLedRemoteBattLevelMed__PRT, CYREG_PRT5_PRT
.set PinLedRemoteBattLevelMed__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PinLedRemoteBattLevelMed__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PinLedRemoteBattLevelMed__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PinLedRemoteBattLevelMed__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PinLedRemoteBattLevelMed__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PinLedRemoteBattLevelMed__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PinLedRemoteBattLevelMed__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PinLedRemoteBattLevelMed__PS, CYREG_PRT5_PS
.set PinLedRemoteBattLevelMed__SHIFT, 6
.set PinLedRemoteBattLevelMed__SLW, CYREG_PRT5_SLW

/* CapSense_CompCH0_ctComp */
.set CapSense_CompCH0_ctComp__CLK, CYREG_CMP0_CLK
.set CapSense_CompCH0_ctComp__CMP_MASK, 0x01
.set CapSense_CompCH0_ctComp__CMP_NUMBER, 0
.set CapSense_CompCH0_ctComp__CR, CYREG_CMP0_CR
.set CapSense_CompCH0_ctComp__LUT__CR, CYREG_LUT0_CR
.set CapSense_CompCH0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_CompCH0_ctComp__LUT__MSK_MASK, 0x01
.set CapSense_CompCH0_ctComp__LUT__MSK_SHIFT, 0
.set CapSense_CompCH0_ctComp__LUT__MX, CYREG_LUT0_MX
.set CapSense_CompCH0_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_CompCH0_ctComp__LUT__SR_MASK, 0x01
.set CapSense_CompCH0_ctComp__LUT__SR_SHIFT, 0
.set CapSense_CompCH0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_CompCH0_ctComp__PM_ACT_MSK, 0x01
.set CapSense_CompCH0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_CompCH0_ctComp__PM_STBY_MSK, 0x01
.set CapSense_CompCH0_ctComp__SW0, CYREG_CMP0_SW0
.set CapSense_CompCH0_ctComp__SW2, CYREG_CMP0_SW2
.set CapSense_CompCH0_ctComp__SW3, CYREG_CMP0_SW3
.set CapSense_CompCH0_ctComp__SW4, CYREG_CMP0_SW4
.set CapSense_CompCH0_ctComp__SW6, CYREG_CMP0_SW6
.set CapSense_CompCH0_ctComp__TR, CYREG_CMP0_TR
.set CapSense_CompCH0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set CapSense_CompCH0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set CapSense_CompCH0_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_CompCH0_ctComp__WRK_MASK, 0x01
.set CapSense_CompCH0_ctComp__WRK_SHIFT, 0

/* PinLedBoardBattLevelLow */
.set PinLedBoardBattLevelLow__0__MASK, 0x40
.set PinLedBoardBattLevelLow__0__PC, CYREG_PRT12_PC6
.set PinLedBoardBattLevelLow__0__PORT, 12
.set PinLedBoardBattLevelLow__0__SHIFT, 6
.set PinLedBoardBattLevelLow__AG, CYREG_PRT12_AG
.set PinLedBoardBattLevelLow__BIE, CYREG_PRT12_BIE
.set PinLedBoardBattLevelLow__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PinLedBoardBattLevelLow__BYP, CYREG_PRT12_BYP
.set PinLedBoardBattLevelLow__DM0, CYREG_PRT12_DM0
.set PinLedBoardBattLevelLow__DM1, CYREG_PRT12_DM1
.set PinLedBoardBattLevelLow__DM2, CYREG_PRT12_DM2
.set PinLedBoardBattLevelLow__DR, CYREG_PRT12_DR
.set PinLedBoardBattLevelLow__INP_DIS, CYREG_PRT12_INP_DIS
.set PinLedBoardBattLevelLow__MASK, 0x40
.set PinLedBoardBattLevelLow__PORT, 12
.set PinLedBoardBattLevelLow__PRT, CYREG_PRT12_PRT
.set PinLedBoardBattLevelLow__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PinLedBoardBattLevelLow__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PinLedBoardBattLevelLow__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PinLedBoardBattLevelLow__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PinLedBoardBattLevelLow__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PinLedBoardBattLevelLow__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PinLedBoardBattLevelLow__PS, CYREG_PRT12_PS
.set PinLedBoardBattLevelLow__SHIFT, 6
.set PinLedBoardBattLevelLow__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PinLedBoardBattLevelLow__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PinLedBoardBattLevelLow__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PinLedBoardBattLevelLow__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PinLedBoardBattLevelLow__SLW, CYREG_PRT12_SLW

/* PinLedBoardBattLevelMed */
.set PinLedBoardBattLevelMed__0__MASK, 0x80
.set PinLedBoardBattLevelMed__0__PC, CYREG_PRT12_PC7
.set PinLedBoardBattLevelMed__0__PORT, 12
.set PinLedBoardBattLevelMed__0__SHIFT, 7
.set PinLedBoardBattLevelMed__AG, CYREG_PRT12_AG
.set PinLedBoardBattLevelMed__BIE, CYREG_PRT12_BIE
.set PinLedBoardBattLevelMed__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PinLedBoardBattLevelMed__BYP, CYREG_PRT12_BYP
.set PinLedBoardBattLevelMed__DM0, CYREG_PRT12_DM0
.set PinLedBoardBattLevelMed__DM1, CYREG_PRT12_DM1
.set PinLedBoardBattLevelMed__DM2, CYREG_PRT12_DM2
.set PinLedBoardBattLevelMed__DR, CYREG_PRT12_DR
.set PinLedBoardBattLevelMed__INP_DIS, CYREG_PRT12_INP_DIS
.set PinLedBoardBattLevelMed__MASK, 0x80
.set PinLedBoardBattLevelMed__PORT, 12
.set PinLedBoardBattLevelMed__PRT, CYREG_PRT12_PRT
.set PinLedBoardBattLevelMed__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PinLedBoardBattLevelMed__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PinLedBoardBattLevelMed__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PinLedBoardBattLevelMed__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PinLedBoardBattLevelMed__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PinLedBoardBattLevelMed__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PinLedBoardBattLevelMed__PS, CYREG_PRT12_PS
.set PinLedBoardBattLevelMed__SHIFT, 7
.set PinLedBoardBattLevelMed__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PinLedBoardBattLevelMed__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PinLedBoardBattLevelMed__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PinLedBoardBattLevelMed__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PinLedBoardBattLevelMed__SLW, CYREG_PRT12_SLW

/* TimerMainTick_TimerUDB */
.set TimerMainTick_TimerUDB_nrstSts_stsreg__0__MASK, 0x01
.set TimerMainTick_TimerUDB_nrstSts_stsreg__0__POS, 0
.set TimerMainTick_TimerUDB_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set TimerMainTick_TimerUDB_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set TimerMainTick_TimerUDB_nrstSts_stsreg__2__MASK, 0x04
.set TimerMainTick_TimerUDB_nrstSts_stsreg__2__POS, 2
.set TimerMainTick_TimerUDB_nrstSts_stsreg__3__MASK, 0x08
.set TimerMainTick_TimerUDB_nrstSts_stsreg__3__POS, 3
.set TimerMainTick_TimerUDB_nrstSts_stsreg__MASK, 0x0D
.set TimerMainTick_TimerUDB_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set TimerMainTick_TimerUDB_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set TimerMainTick_TimerUDB_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* CapSense_MeasureCH0 */
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_REG, CYREG_B0_UDB03_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__A1_REG, CYREG_B0_UDB03_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_REG, CYREG_B0_UDB03_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__D1_REG, CYREG_B0_UDB03_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_REG, CYREG_B0_UDB03_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__F1_REG, CYREG_B0_UDB03_F1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_REG, CYREG_B0_UDB05_A0
.set CapSense_MeasureCH0_UDB_Window_u0__A1_REG, CYREG_B0_UDB05_A1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_REG, CYREG_B0_UDB05_D0
.set CapSense_MeasureCH0_UDB_Window_u0__D1_REG, CYREG_B0_UDB05_D1
.set CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set CapSense_MeasureCH0_UDB_Window_u0__F0_REG, CYREG_B0_UDB05_F0
.set CapSense_MeasureCH0_UDB_Window_u0__F1_REG, CYREG_B0_UDB05_F1
.set CapSense_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* UartDebug_IntClock */
.set UartDebug_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UartDebug_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UartDebug_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UartDebug_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UartDebug_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UartDebug_IntClock__PM_ACT_MSK, 0x02
.set UartDebug_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UartDebug_IntClock__PM_STBY_MSK, 0x02

/* CapSense_ClockGen */
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__0__MASK, 0x01
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__0__POS, 0
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__1__MASK, 0x02
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__1__POS, 1
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__2__MASK, 0x04
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__2__POS, 2
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__4__MASK, 0x10
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__4__POS, 4
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__COUNT_REG, CYREG_B0_UDB11_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__MASK, 0x17
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_REG, CYREG_B0_UDB12_CTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_REG, CYREG_B0_UDB12_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PERIOD_REG, CYREG_B0_UDB12_MSK
.set CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG, CYREG_B0_UDB12_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG, CYREG_B0_UDB12_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG, CYREG_B0_UDB12_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG, CYREG_B0_UDB12_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG, CYREG_B0_UDB12_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG, CYREG_B0_UDB12_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* CapSense_IntClock */
.set CapSense_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CapSense_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CapSense_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CapSense_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set CapSense_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CapSense_IntClock__PM_ACT_MSK, 0x01
.set CapSense_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CapSense_IntClock__PM_STBY_MSK, 0x01

/* UartXbee_IntClock */
.set UartXbee_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UartXbee_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UartXbee_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UartXbee_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UartXbee_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UartXbee_IntClock__PM_ACT_MSK, 0x04
.set UartXbee_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UartXbee_IntClock__PM_STBY_MSK, 0x04

/* CapSense_CmodCH0 */
.set CapSense_CmodCH0__0__MASK, 0x20
.set CapSense_CmodCH0__0__PC, CYREG_PRT4_PC5
.set CapSense_CmodCH0__0__PORT, 4
.set CapSense_CmodCH0__0__SHIFT, 5
.set CapSense_CmodCH0__AG, CYREG_PRT4_AG
.set CapSense_CmodCH0__AMUX, CYREG_PRT4_AMUX
.set CapSense_CmodCH0__BIE, CYREG_PRT4_BIE
.set CapSense_CmodCH0__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CapSense_CmodCH0__BYP, CYREG_PRT4_BYP
.set CapSense_CmodCH0__CTL, CYREG_PRT4_CTL
.set CapSense_CmodCH0__Cmod_CH0__MASK, 0x20
.set CapSense_CmodCH0__Cmod_CH0__PC, CYREG_PRT4_PC5
.set CapSense_CmodCH0__Cmod_CH0__PORT, 4
.set CapSense_CmodCH0__Cmod_CH0__SHIFT, 5
.set CapSense_CmodCH0__DM0, CYREG_PRT4_DM0
.set CapSense_CmodCH0__DM1, CYREG_PRT4_DM1
.set CapSense_CmodCH0__DM2, CYREG_PRT4_DM2
.set CapSense_CmodCH0__DR, CYREG_PRT4_DR
.set CapSense_CmodCH0__INP_DIS, CYREG_PRT4_INP_DIS
.set CapSense_CmodCH0__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CapSense_CmodCH0__LCD_EN, CYREG_PRT4_LCD_EN
.set CapSense_CmodCH0__PORT, 4
.set CapSense_CmodCH0__PRT, CYREG_PRT4_PRT
.set CapSense_CmodCH0__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CapSense_CmodCH0__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CapSense_CmodCH0__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CapSense_CmodCH0__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CapSense_CmodCH0__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CapSense_CmodCH0__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CapSense_CmodCH0__PS, CYREG_PRT4_PS
.set CapSense_CmodCH0__SLW, CYREG_PRT4_SLW

/* CapSense_IdacCH0 */
.set CapSense_IdacCH0__CR0, CYREG_DAC0_CR0
.set CapSense_IdacCH0__CR1, CYREG_DAC0_CR1
.set CapSense_IdacCH0__D, CYREG_DAC0_D
.set CapSense_IdacCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_IdacCH0__PM_ACT_MSK, 0x01
.set CapSense_IdacCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_IdacCH0__PM_STBY_MSK, 0x01
.set CapSense_IdacCH0__STROBE, CYREG_DAC0_STROBE
.set CapSense_IdacCH0__SW0, CYREG_DAC0_SW0
.set CapSense_IdacCH0__SW2, CYREG_DAC0_SW2
.set CapSense_IdacCH0__SW3, CYREG_DAC0_SW3
.set CapSense_IdacCH0__SW4, CYREG_DAC0_SW4
.set CapSense_IdacCH0__TR, CYREG_DAC0_TR
.set CapSense_IdacCH0__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set CapSense_IdacCH0__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set CapSense_IdacCH0__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set CapSense_IdacCH0__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set CapSense_IdacCH0__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set CapSense_IdacCH0__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set CapSense_IdacCH0__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set CapSense_IdacCH0__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set CapSense_IdacCH0__TRIM__TR, CYREG_FLSHID_MFG_CFG_DAC0_TR
.set CapSense_IdacCH0__TST, CYREG_DAC0_TST

/* CapSense_PortCH0 */
.set CapSense_PortCH0__0__AG, CYREG_PRT5_AG
.set CapSense_PortCH0__0__AMUX, CYREG_PRT5_AMUX
.set CapSense_PortCH0__0__BIE, CYREG_PRT5_BIE
.set CapSense_PortCH0__0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CapSense_PortCH0__0__BYP, CYREG_PRT5_BYP
.set CapSense_PortCH0__0__CTL, CYREG_PRT5_CTL
.set CapSense_PortCH0__0__DM0, CYREG_PRT5_DM0
.set CapSense_PortCH0__0__DM1, CYREG_PRT5_DM1
.set CapSense_PortCH0__0__DM2, CYREG_PRT5_DM2
.set CapSense_PortCH0__0__DR, CYREG_PRT5_DR
.set CapSense_PortCH0__0__INP_DIS, CYREG_PRT5_INP_DIS
.set CapSense_PortCH0__0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CapSense_PortCH0__0__LCD_EN, CYREG_PRT5_LCD_EN
.set CapSense_PortCH0__0__MASK, 0x04
.set CapSense_PortCH0__0__PC, CYREG_PRT5_PC2
.set CapSense_PortCH0__0__PORT, 5
.set CapSense_PortCH0__0__PRT, CYREG_PRT5_PRT
.set CapSense_PortCH0__0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CapSense_PortCH0__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CapSense_PortCH0__0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CapSense_PortCH0__0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CapSense_PortCH0__0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CapSense_PortCH0__0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CapSense_PortCH0__0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CapSense_PortCH0__0__PS, CYREG_PRT5_PS
.set CapSense_PortCH0__0__SHIFT, 2
.set CapSense_PortCH0__0__SLW, CYREG_PRT5_SLW
.set CapSense_PortCH0__1__AG, CYREG_PRT3_AG
.set CapSense_PortCH0__1__AMUX, CYREG_PRT3_AMUX
.set CapSense_PortCH0__1__BIE, CYREG_PRT3_BIE
.set CapSense_PortCH0__1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_PortCH0__1__BYP, CYREG_PRT3_BYP
.set CapSense_PortCH0__1__CTL, CYREG_PRT3_CTL
.set CapSense_PortCH0__1__DM0, CYREG_PRT3_DM0
.set CapSense_PortCH0__1__DM1, CYREG_PRT3_DM1
.set CapSense_PortCH0__1__DM2, CYREG_PRT3_DM2
.set CapSense_PortCH0__1__DR, CYREG_PRT3_DR
.set CapSense_PortCH0__1__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_PortCH0__1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_PortCH0__1__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_PortCH0__1__MASK, 0x80
.set CapSense_PortCH0__1__PC, CYREG_PRT3_PC7
.set CapSense_PortCH0__1__PORT, 3
.set CapSense_PortCH0__1__PRT, CYREG_PRT3_PRT
.set CapSense_PortCH0__1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_PortCH0__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_PortCH0__1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_PortCH0__1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_PortCH0__1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_PortCH0__1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_PortCH0__1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_PortCH0__1__PS, CYREG_PRT3_PS
.set CapSense_PortCH0__1__SHIFT, 7
.set CapSense_PortCH0__1__SLW, CYREG_PRT3_SLW
.set CapSense_PortCH0__2__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__2__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__2__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__2__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__2__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__2__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__2__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__2__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__2__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__2__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__2__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__2__MASK, 0x20
.set CapSense_PortCH0__2__PC, CYREG_PRT2_PC5
.set CapSense_PortCH0__2__PORT, 2
.set CapSense_PortCH0__2__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__2__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__2__SHIFT, 5
.set CapSense_PortCH0__2__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__3__AG, CYREG_PRT0_AG
.set CapSense_PortCH0__3__AMUX, CYREG_PRT0_AMUX
.set CapSense_PortCH0__3__BIE, CYREG_PRT0_BIE
.set CapSense_PortCH0__3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_PortCH0__3__BYP, CYREG_PRT0_BYP
.set CapSense_PortCH0__3__CTL, CYREG_PRT0_CTL
.set CapSense_PortCH0__3__DM0, CYREG_PRT0_DM0
.set CapSense_PortCH0__3__DM1, CYREG_PRT0_DM1
.set CapSense_PortCH0__3__DM2, CYREG_PRT0_DM2
.set CapSense_PortCH0__3__DR, CYREG_PRT0_DR
.set CapSense_PortCH0__3__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_PortCH0__3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_PortCH0__3__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_PortCH0__3__MASK, 0x80
.set CapSense_PortCH0__3__PC, CYREG_PRT0_PC7
.set CapSense_PortCH0__3__PORT, 0
.set CapSense_PortCH0__3__PRT, CYREG_PRT0_PRT
.set CapSense_PortCH0__3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_PortCH0__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_PortCH0__3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_PortCH0__3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_PortCH0__3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_PortCH0__3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_PortCH0__3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_PortCH0__3__PS, CYREG_PRT0_PS
.set CapSense_PortCH0__3__SHIFT, 7
.set CapSense_PortCH0__3__SLW, CYREG_PRT0_SLW
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__MASK, 0x20
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__PC, CYREG_PRT2_PC5
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__PORT, 2
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__SHIFT, 5
.set CapSense_PortCH0__ButtonAlarmOnOff__BTN__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__ButtonLightMode__BTN__AG, CYREG_PRT0_AG
.set CapSense_PortCH0__ButtonLightMode__BTN__AMUX, CYREG_PRT0_AMUX
.set CapSense_PortCH0__ButtonLightMode__BTN__BIE, CYREG_PRT0_BIE
.set CapSense_PortCH0__ButtonLightMode__BTN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_PortCH0__ButtonLightMode__BTN__BYP, CYREG_PRT0_BYP
.set CapSense_PortCH0__ButtonLightMode__BTN__CTL, CYREG_PRT0_CTL
.set CapSense_PortCH0__ButtonLightMode__BTN__DM0, CYREG_PRT0_DM0
.set CapSense_PortCH0__ButtonLightMode__BTN__DM1, CYREG_PRT0_DM1
.set CapSense_PortCH0__ButtonLightMode__BTN__DM2, CYREG_PRT0_DM2
.set CapSense_PortCH0__ButtonLightMode__BTN__DR, CYREG_PRT0_DR
.set CapSense_PortCH0__ButtonLightMode__BTN__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_PortCH0__ButtonLightMode__BTN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_PortCH0__ButtonLightMode__BTN__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_PortCH0__ButtonLightMode__BTN__MASK, 0x80
.set CapSense_PortCH0__ButtonLightMode__BTN__PC, CYREG_PRT0_PC7
.set CapSense_PortCH0__ButtonLightMode__BTN__PORT, 0
.set CapSense_PortCH0__ButtonLightMode__BTN__PRT, CYREG_PRT0_PRT
.set CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_PortCH0__ButtonLightMode__BTN__PS, CYREG_PRT0_PS
.set CapSense_PortCH0__ButtonLightMode__BTN__SHIFT, 7
.set CapSense_PortCH0__ButtonLightMode__BTN__SLW, CYREG_PRT0_SLW
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__AG, CYREG_PRT3_AG
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__AMUX, CYREG_PRT3_AMUX
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__BIE, CYREG_PRT3_BIE
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__BYP, CYREG_PRT3_BYP
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__CTL, CYREG_PRT3_CTL
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__DM0, CYREG_PRT3_DM0
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__DM1, CYREG_PRT3_DM1
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__DM2, CYREG_PRT3_DM2
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__DR, CYREG_PRT3_DR
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__MASK, 0x80
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__PC, CYREG_PRT3_PC7
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__PORT, 3
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__PRT, CYREG_PRT3_PRT
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__PS, CYREG_PRT3_PS
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__SHIFT, 7
.set CapSense_PortCH0__ButtonLightsOnOff__BTN__SLW, CYREG_PRT3_SLW
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__AG, CYREG_PRT5_AG
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__AMUX, CYREG_PRT5_AMUX
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__BIE, CYREG_PRT5_BIE
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__BYP, CYREG_PRT5_BYP
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__CTL, CYREG_PRT5_CTL
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__DM0, CYREG_PRT5_DM0
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__DM1, CYREG_PRT5_DM1
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__DM2, CYREG_PRT5_DM2
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__DR, CYREG_PRT5_DR
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__INP_DIS, CYREG_PRT5_INP_DIS
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__LCD_EN, CYREG_PRT5_LCD_EN
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__MASK, 0x04
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__PC, CYREG_PRT5_PC2
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__PORT, 5
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__PRT, CYREG_PRT5_PRT
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__PS, CYREG_PRT5_PS
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__SHIFT, 2
.set CapSense_PortCH0__ButtonMotorOnOff__BTN__SLW, CYREG_PRT5_SLW

/* CapSense_BufCH0 */
.set CapSense_BufCH0__CFG0, CYREG_CAPSL_CFG0
.set CapSense_BufCH0__CFG1, CYREG_CAPSL_CFG1
.set CapSense_BufCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_BufCH0__PM_ACT_MSK, 0x10
.set CapSense_BufCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_BufCH0__PM_STBY_MSK, 0x10

/* CapSense_IsrCH0 */
.set CapSense_IsrCH0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_IsrCH0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_IsrCH0__INTC_MASK, 0x2000
.set CapSense_IsrCH0__INTC_NUMBER, 13
.set CapSense_IsrCH0__INTC_PRIOR_NUM, 7
.set CapSense_IsrCH0__INTC_PRIOR_REG, CYREG_NVIC_PRI_13
.set CapSense_IsrCH0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_IsrCH0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PinThrottleVolt */
.set PinThrottleVolt__0__MASK, 0x08
.set PinThrottleVolt__0__PC, CYREG_PRT2_PC3
.set PinThrottleVolt__0__PORT, 2
.set PinThrottleVolt__0__SHIFT, 3
.set PinThrottleVolt__AG, CYREG_PRT2_AG
.set PinThrottleVolt__AMUX, CYREG_PRT2_AMUX
.set PinThrottleVolt__BIE, CYREG_PRT2_BIE
.set PinThrottleVolt__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PinThrottleVolt__BYP, CYREG_PRT2_BYP
.set PinThrottleVolt__CTL, CYREG_PRT2_CTL
.set PinThrottleVolt__DM0, CYREG_PRT2_DM0
.set PinThrottleVolt__DM1, CYREG_PRT2_DM1
.set PinThrottleVolt__DM2, CYREG_PRT2_DM2
.set PinThrottleVolt__DR, CYREG_PRT2_DR
.set PinThrottleVolt__INP_DIS, CYREG_PRT2_INP_DIS
.set PinThrottleVolt__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PinThrottleVolt__LCD_EN, CYREG_PRT2_LCD_EN
.set PinThrottleVolt__MASK, 0x08
.set PinThrottleVolt__PORT, 2
.set PinThrottleVolt__PRT, CYREG_PRT2_PRT
.set PinThrottleVolt__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PinThrottleVolt__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PinThrottleVolt__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PinThrottleVolt__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PinThrottleVolt__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PinThrottleVolt__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PinThrottleVolt__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PinThrottleVolt__PS, CYREG_PRT2_PS
.set PinThrottleVolt__SHIFT, 3
.set PinThrottleVolt__SLW, CYREG_PRT2_SLW

/* UartDebug_BUART */
.set UartDebug_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UartDebug_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UartDebug_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UartDebug_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UartDebug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UartDebug_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UartDebug_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UartDebug_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UartDebug_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set UartDebug_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set UartDebug_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UartDebug_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set UartDebug_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set UartDebug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UartDebug_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UartDebug_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set UartDebug_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set UartDebug_BUART_sTX_TxSts__0__MASK, 0x01
.set UartDebug_BUART_sTX_TxSts__0__POS, 0
.set UartDebug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UartDebug_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UartDebug_BUART_sTX_TxSts__1__MASK, 0x02
.set UartDebug_BUART_sTX_TxSts__1__POS, 1
.set UartDebug_BUART_sTX_TxSts__2__MASK, 0x04
.set UartDebug_BUART_sTX_TxSts__2__POS, 2
.set UartDebug_BUART_sTX_TxSts__3__MASK, 0x08
.set UartDebug_BUART_sTX_TxSts__3__POS, 3
.set UartDebug_BUART_sTX_TxSts__MASK, 0x0F
.set UartDebug_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set UartDebug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UartDebug_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB00_A0
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB00_A1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB00_D0
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB00_D1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB00_F0
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB00_F1

/* AdcSar_ADC_SAR */
.set AdcSar_ADC_SAR__CLK, CYREG_SAR0_CLK
.set AdcSar_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set AdcSar_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set AdcSar_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set AdcSar_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set AdcSar_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set AdcSar_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set AdcSar_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set AdcSar_ADC_SAR__CSR7, CYREG_SAR0_CSR7
.set AdcSar_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set AdcSar_ADC_SAR__PM_ACT_MSK, 0x01
.set AdcSar_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set AdcSar_ADC_SAR__PM_STBY_MSK, 0x01
.set AdcSar_ADC_SAR__SW0, CYREG_SAR0_SW0
.set AdcSar_ADC_SAR__SW2, CYREG_SAR0_SW2
.set AdcSar_ADC_SAR__SW3, CYREG_SAR0_SW3
.set AdcSar_ADC_SAR__SW4, CYREG_SAR0_SW4
.set AdcSar_ADC_SAR__SW6, CYREG_SAR0_SW6
.set AdcSar_ADC_SAR__TR0, CYREG_SAR0_TR0
.set AdcSar_ADC_SAR__TRIM__TR0, CYREG_FLSHID_MFG_CFG_SAR0_TR0
.set AdcSar_ADC_SAR__TRIM__TR1, CYREG_FLSHID_MFG_CFG_SAR0_TR1
.set AdcSar_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set AdcSar_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* AdcSar_theACLK */
.set AdcSar_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set AdcSar_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set AdcSar_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set AdcSar_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set AdcSar_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set AdcSar_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set AdcSar_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set AdcSar_theACLK__PM_ACT_MSK, 0x01
.set AdcSar_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set AdcSar_theACLK__PM_STBY_MSK, 0x01

/* PinUartDebugTx */
.set PinUartDebugTx__0__MASK, 0x04
.set PinUartDebugTx__0__PC, CYREG_PRT4_PC2
.set PinUartDebugTx__0__PORT, 4
.set PinUartDebugTx__0__SHIFT, 2
.set PinUartDebugTx__AG, CYREG_PRT4_AG
.set PinUartDebugTx__AMUX, CYREG_PRT4_AMUX
.set PinUartDebugTx__BIE, CYREG_PRT4_BIE
.set PinUartDebugTx__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PinUartDebugTx__BYP, CYREG_PRT4_BYP
.set PinUartDebugTx__CTL, CYREG_PRT4_CTL
.set PinUartDebugTx__DM0, CYREG_PRT4_DM0
.set PinUartDebugTx__DM1, CYREG_PRT4_DM1
.set PinUartDebugTx__DM2, CYREG_PRT4_DM2
.set PinUartDebugTx__DR, CYREG_PRT4_DR
.set PinUartDebugTx__INP_DIS, CYREG_PRT4_INP_DIS
.set PinUartDebugTx__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PinUartDebugTx__LCD_EN, CYREG_PRT4_LCD_EN
.set PinUartDebugTx__MASK, 0x04
.set PinUartDebugTx__PORT, 4
.set PinUartDebugTx__PRT, CYREG_PRT4_PRT
.set PinUartDebugTx__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PinUartDebugTx__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PinUartDebugTx__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PinUartDebugTx__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PinUartDebugTx__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PinUartDebugTx__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PinUartDebugTx__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PinUartDebugTx__PS, CYREG_PRT4_PS
.set PinUartDebugTx__SHIFT, 2
.set PinUartDebugTx__SLW, CYREG_PRT4_SLW

/* PinXbeeIsSleep */
.set PinXbeeIsSleep__0__MASK, 0x20
.set PinXbeeIsSleep__0__PC, CYREG_PRT1_PC5
.set PinXbeeIsSleep__0__PORT, 1
.set PinXbeeIsSleep__0__SHIFT, 5
.set PinXbeeIsSleep__AG, CYREG_PRT1_AG
.set PinXbeeIsSleep__AMUX, CYREG_PRT1_AMUX
.set PinXbeeIsSleep__BIE, CYREG_PRT1_BIE
.set PinXbeeIsSleep__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PinXbeeIsSleep__BYP, CYREG_PRT1_BYP
.set PinXbeeIsSleep__CTL, CYREG_PRT1_CTL
.set PinXbeeIsSleep__DM0, CYREG_PRT1_DM0
.set PinXbeeIsSleep__DM1, CYREG_PRT1_DM1
.set PinXbeeIsSleep__DM2, CYREG_PRT1_DM2
.set PinXbeeIsSleep__DR, CYREG_PRT1_DR
.set PinXbeeIsSleep__INP_DIS, CYREG_PRT1_INP_DIS
.set PinXbeeIsSleep__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PinXbeeIsSleep__LCD_EN, CYREG_PRT1_LCD_EN
.set PinXbeeIsSleep__MASK, 0x20
.set PinXbeeIsSleep__PORT, 1
.set PinXbeeIsSleep__PRT, CYREG_PRT1_PRT
.set PinXbeeIsSleep__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PinXbeeIsSleep__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PinXbeeIsSleep__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PinXbeeIsSleep__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PinXbeeIsSleep__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PinXbeeIsSleep__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PinXbeeIsSleep__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PinXbeeIsSleep__PS, CYREG_PRT1_PS
.set PinXbeeIsSleep__SHIFT, 5
.set PinXbeeIsSleep__SLW, CYREG_PRT1_SLW

/* UartXbee_BUART */
.set UartXbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UartXbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UartXbee_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB05_MSK
.set UartXbee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UartXbee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB05_ST
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set UartXbee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UartXbee_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB05_CTL
.set UartXbee_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set UartXbee_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB05_CTL
.set UartXbee_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set UartXbee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UartXbee_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB05_MSK
.set UartXbee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UartXbee_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UartXbee_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UartXbee_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UartXbee_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UartXbee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UartXbee_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UartXbee_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UartXbee_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UartXbee_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UartXbee_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UartXbee_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UartXbee_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UartXbee_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UartXbee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UartXbee_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UartXbee_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UartXbee_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UartXbee_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UartXbee_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UartXbee_BUART_sRX_RxSts__3__MASK, 0x08
.set UartXbee_BUART_sRX_RxSts__3__POS, 3
.set UartXbee_BUART_sRX_RxSts__4__MASK, 0x10
.set UartXbee_BUART_sRX_RxSts__4__POS, 4
.set UartXbee_BUART_sRX_RxSts__5__MASK, 0x20
.set UartXbee_BUART_sRX_RxSts__5__POS, 5
.set UartXbee_BUART_sRX_RxSts__MASK, 0x38
.set UartXbee_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set UartXbee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UartXbee_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set UartXbee_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UartXbee_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UartXbee_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UartXbee_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UartXbee_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UartXbee_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UartXbee_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UartXbee_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UartXbee_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set UartXbee_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set UartXbee_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UartXbee_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set UartXbee_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set UartXbee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UartXbee_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UartXbee_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set UartXbee_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set UartXbee_BUART_sTX_TxSts__0__MASK, 0x01
.set UartXbee_BUART_sTX_TxSts__0__POS, 0
.set UartXbee_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UartXbee_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set UartXbee_BUART_sTX_TxSts__1__MASK, 0x02
.set UartXbee_BUART_sTX_TxSts__1__POS, 1
.set UartXbee_BUART_sTX_TxSts__2__MASK, 0x04
.set UartXbee_BUART_sTX_TxSts__2__POS, 2
.set UartXbee_BUART_sTX_TxSts__3__MASK, 0x08
.set UartXbee_BUART_sTX_TxSts__3__POS, 3
.set UartXbee_BUART_sTX_TxSts__MASK, 0x0F
.set UartXbee_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB02_MSK
.set UartXbee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UartXbee_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB02_ST
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB01_A0
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB01_A1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB01_D0
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB01_D1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB01_F0
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB01_F1

/* PinLedInRange */
.set PinLedInRange__0__MASK, 0x20
.set PinLedInRange__0__PC, CYREG_PRT12_PC5
.set PinLedInRange__0__PORT, 12
.set PinLedInRange__0__SHIFT, 5
.set PinLedInRange__AG, CYREG_PRT12_AG
.set PinLedInRange__BIE, CYREG_PRT12_BIE
.set PinLedInRange__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PinLedInRange__BYP, CYREG_PRT12_BYP
.set PinLedInRange__DM0, CYREG_PRT12_DM0
.set PinLedInRange__DM1, CYREG_PRT12_DM1
.set PinLedInRange__DM2, CYREG_PRT12_DM2
.set PinLedInRange__DR, CYREG_PRT12_DR
.set PinLedInRange__INP_DIS, CYREG_PRT12_INP_DIS
.set PinLedInRange__MASK, 0x20
.set PinLedInRange__PORT, 12
.set PinLedInRange__PRT, CYREG_PRT12_PRT
.set PinLedInRange__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PinLedInRange__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PinLedInRange__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PinLedInRange__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PinLedInRange__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PinLedInRange__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PinLedInRange__PS, CYREG_PRT12_PS
.set PinLedInRange__SHIFT, 5
.set PinLedInRange__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PinLedInRange__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PinLedInRange__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PinLedInRange__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PinLedInRange__SLW, CYREG_PRT12_SLW

/* PinLedMotorOn */
.set PinLedMotorOn__0__MASK, 0x10
.set PinLedMotorOn__0__PC, CYREG_PRT12_PC4
.set PinLedMotorOn__0__PORT, 12
.set PinLedMotorOn__0__SHIFT, 4
.set PinLedMotorOn__AG, CYREG_PRT12_AG
.set PinLedMotorOn__BIE, CYREG_PRT12_BIE
.set PinLedMotorOn__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PinLedMotorOn__BYP, CYREG_PRT12_BYP
.set PinLedMotorOn__DM0, CYREG_PRT12_DM0
.set PinLedMotorOn__DM1, CYREG_PRT12_DM1
.set PinLedMotorOn__DM2, CYREG_PRT12_DM2
.set PinLedMotorOn__DR, CYREG_PRT12_DR
.set PinLedMotorOn__INP_DIS, CYREG_PRT12_INP_DIS
.set PinLedMotorOn__MASK, 0x10
.set PinLedMotorOn__PORT, 12
.set PinLedMotorOn__PRT, CYREG_PRT12_PRT
.set PinLedMotorOn__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PinLedMotorOn__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PinLedMotorOn__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PinLedMotorOn__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PinLedMotorOn__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PinLedMotorOn__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PinLedMotorOn__PS, CYREG_PRT12_PS
.set PinLedMotorOn__SHIFT, 4
.set PinLedMotorOn__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PinLedMotorOn__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PinLedMotorOn__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PinLedMotorOn__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PinLedMotorOn__SLW, CYREG_PRT12_SLW

/* PinUartXbeeRx */
.set PinUartXbeeRx__0__MASK, 0x20
.set PinUartXbeeRx__0__PC, CYREG_PRT3_PC5
.set PinUartXbeeRx__0__PORT, 3
.set PinUartXbeeRx__0__SHIFT, 5
.set PinUartXbeeRx__AG, CYREG_PRT3_AG
.set PinUartXbeeRx__AMUX, CYREG_PRT3_AMUX
.set PinUartXbeeRx__BIE, CYREG_PRT3_BIE
.set PinUartXbeeRx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PinUartXbeeRx__BYP, CYREG_PRT3_BYP
.set PinUartXbeeRx__CTL, CYREG_PRT3_CTL
.set PinUartXbeeRx__DM0, CYREG_PRT3_DM0
.set PinUartXbeeRx__DM1, CYREG_PRT3_DM1
.set PinUartXbeeRx__DM2, CYREG_PRT3_DM2
.set PinUartXbeeRx__DR, CYREG_PRT3_DR
.set PinUartXbeeRx__INP_DIS, CYREG_PRT3_INP_DIS
.set PinUartXbeeRx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PinUartXbeeRx__LCD_EN, CYREG_PRT3_LCD_EN
.set PinUartXbeeRx__MASK, 0x20
.set PinUartXbeeRx__PORT, 3
.set PinUartXbeeRx__PRT, CYREG_PRT3_PRT
.set PinUartXbeeRx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PinUartXbeeRx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PinUartXbeeRx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PinUartXbeeRx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PinUartXbeeRx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PinUartXbeeRx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PinUartXbeeRx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PinUartXbeeRx__PS, CYREG_PRT3_PS
.set PinUartXbeeRx__SHIFT, 5
.set PinUartXbeeRx__SLW, CYREG_PRT3_SLW

/* PinUartXbeeTx */
.set PinUartXbeeTx__0__MASK, 0x10
.set PinUartXbeeTx__0__PC, CYREG_PRT3_PC4
.set PinUartXbeeTx__0__PORT, 3
.set PinUartXbeeTx__0__SHIFT, 4
.set PinUartXbeeTx__AG, CYREG_PRT3_AG
.set PinUartXbeeTx__AMUX, CYREG_PRT3_AMUX
.set PinUartXbeeTx__BIE, CYREG_PRT3_BIE
.set PinUartXbeeTx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PinUartXbeeTx__BYP, CYREG_PRT3_BYP
.set PinUartXbeeTx__CTL, CYREG_PRT3_CTL
.set PinUartXbeeTx__DM0, CYREG_PRT3_DM0
.set PinUartXbeeTx__DM1, CYREG_PRT3_DM1
.set PinUartXbeeTx__DM2, CYREG_PRT3_DM2
.set PinUartXbeeTx__DR, CYREG_PRT3_DR
.set PinUartXbeeTx__INP_DIS, CYREG_PRT3_INP_DIS
.set PinUartXbeeTx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PinUartXbeeTx__LCD_EN, CYREG_PRT3_LCD_EN
.set PinUartXbeeTx__MASK, 0x10
.set PinUartXbeeTx__PORT, 3
.set PinUartXbeeTx__PRT, CYREG_PRT3_PRT
.set PinUartXbeeTx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PinUartXbeeTx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PinUartXbeeTx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PinUartXbeeTx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PinUartXbeeTx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PinUartXbeeTx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PinUartXbeeTx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PinUartXbeeTx__PS, CYREG_PRT3_PS
.set PinUartXbeeTx__SHIFT, 4
.set PinUartXbeeTx__SLW, CYREG_PRT3_SLW

/* PinXbeeSleep */
.set PinXbeeSleep__0__MASK, 0x10
.set PinXbeeSleep__0__PC, CYREG_PRT4_PC4
.set PinXbeeSleep__0__PORT, 4
.set PinXbeeSleep__0__SHIFT, 4
.set PinXbeeSleep__AG, CYREG_PRT4_AG
.set PinXbeeSleep__AMUX, CYREG_PRT4_AMUX
.set PinXbeeSleep__BIE, CYREG_PRT4_BIE
.set PinXbeeSleep__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PinXbeeSleep__BYP, CYREG_PRT4_BYP
.set PinXbeeSleep__CTL, CYREG_PRT4_CTL
.set PinXbeeSleep__DM0, CYREG_PRT4_DM0
.set PinXbeeSleep__DM1, CYREG_PRT4_DM1
.set PinXbeeSleep__DM2, CYREG_PRT4_DM2
.set PinXbeeSleep__DR, CYREG_PRT4_DR
.set PinXbeeSleep__INP_DIS, CYREG_PRT4_INP_DIS
.set PinXbeeSleep__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PinXbeeSleep__LCD_EN, CYREG_PRT4_LCD_EN
.set PinXbeeSleep__MASK, 0x10
.set PinXbeeSleep__PORT, 4
.set PinXbeeSleep__PRT, CYREG_PRT4_PRT
.set PinXbeeSleep__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PinXbeeSleep__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PinXbeeSleep__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PinXbeeSleep__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PinXbeeSleep__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PinXbeeSleep__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PinXbeeSleep__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PinXbeeSleep__PS, CYREG_PRT4_PS
.set PinXbeeSleep__SHIFT, 4
.set PinXbeeSleep__SLW, CYREG_PRT4_SLW

/* IsrMainTick */
.set IsrMainTick__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set IsrMainTick__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set IsrMainTick__INTC_MASK, 0x10000
.set IsrMainTick__INTC_NUMBER, 16
.set IsrMainTick__INTC_PRIOR_NUM, 7
.set IsrMainTick__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set IsrMainTick__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set IsrMainTick__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PinBattVolt */
.set PinBattVolt__0__MASK, 0x20
.set PinBattVolt__0__PC, CYREG_PRT0_PC5
.set PinBattVolt__0__PORT, 0
.set PinBattVolt__0__SHIFT, 5
.set PinBattVolt__AG, CYREG_PRT0_AG
.set PinBattVolt__AMUX, CYREG_PRT0_AMUX
.set PinBattVolt__BIE, CYREG_PRT0_BIE
.set PinBattVolt__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PinBattVolt__BYP, CYREG_PRT0_BYP
.set PinBattVolt__CTL, CYREG_PRT0_CTL
.set PinBattVolt__DM0, CYREG_PRT0_DM0
.set PinBattVolt__DM1, CYREG_PRT0_DM1
.set PinBattVolt__DM2, CYREG_PRT0_DM2
.set PinBattVolt__DR, CYREG_PRT0_DR
.set PinBattVolt__INP_DIS, CYREG_PRT0_INP_DIS
.set PinBattVolt__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PinBattVolt__LCD_EN, CYREG_PRT0_LCD_EN
.set PinBattVolt__MASK, 0x20
.set PinBattVolt__PORT, 0
.set PinBattVolt__PRT, CYREG_PRT0_PRT
.set PinBattVolt__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PinBattVolt__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PinBattVolt__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PinBattVolt__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PinBattVolt__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PinBattVolt__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PinBattVolt__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PinBattVolt__PS, CYREG_PRT0_PS
.set PinBattVolt__SHIFT, 5
.set PinBattVolt__SLW, CYREG_PRT0_SLW

/* PinLedAlarm */
.set PinLedAlarm__0__MASK, 0x80
.set PinLedAlarm__0__PC, CYREG_PRT2_PC7
.set PinLedAlarm__0__PORT, 2
.set PinLedAlarm__0__SHIFT, 7
.set PinLedAlarm__AG, CYREG_PRT2_AG
.set PinLedAlarm__AMUX, CYREG_PRT2_AMUX
.set PinLedAlarm__BIE, CYREG_PRT2_BIE
.set PinLedAlarm__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PinLedAlarm__BYP, CYREG_PRT2_BYP
.set PinLedAlarm__CTL, CYREG_PRT2_CTL
.set PinLedAlarm__DM0, CYREG_PRT2_DM0
.set PinLedAlarm__DM1, CYREG_PRT2_DM1
.set PinLedAlarm__DM2, CYREG_PRT2_DM2
.set PinLedAlarm__DR, CYREG_PRT2_DR
.set PinLedAlarm__INP_DIS, CYREG_PRT2_INP_DIS
.set PinLedAlarm__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PinLedAlarm__LCD_EN, CYREG_PRT2_LCD_EN
.set PinLedAlarm__MASK, 0x80
.set PinLedAlarm__PORT, 2
.set PinLedAlarm__PRT, CYREG_PRT2_PRT
.set PinLedAlarm__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PinLedAlarm__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PinLedAlarm__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PinLedAlarm__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PinLedAlarm__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PinLedAlarm__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PinLedAlarm__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PinLedAlarm__PS, CYREG_PRT2_PS
.set PinLedAlarm__SHIFT, 7
.set PinLedAlarm__SLW, CYREG_PRT2_SLW

/* AdcSar_IRQ */
.set AdcSar_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set AdcSar_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set AdcSar_IRQ__INTC_MASK, 0x400
.set AdcSar_IRQ__INTC_NUMBER, 10
.set AdcSar_IRQ__INTC_PRIOR_NUM, 7
.set AdcSar_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set AdcSar_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set AdcSar_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PinDebug */
.set PinDebug__0__MASK, 0x08
.set PinDebug__0__PC, CYREG_PRT4_PC3
.set PinDebug__0__PORT, 4
.set PinDebug__0__SHIFT, 3
.set PinDebug__AG, CYREG_PRT4_AG
.set PinDebug__AMUX, CYREG_PRT4_AMUX
.set PinDebug__BIE, CYREG_PRT4_BIE
.set PinDebug__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PinDebug__BYP, CYREG_PRT4_BYP
.set PinDebug__CTL, CYREG_PRT4_CTL
.set PinDebug__DM0, CYREG_PRT4_DM0
.set PinDebug__DM1, CYREG_PRT4_DM1
.set PinDebug__DM2, CYREG_PRT4_DM2
.set PinDebug__DR, CYREG_PRT4_DR
.set PinDebug__INP_DIS, CYREG_PRT4_INP_DIS
.set PinDebug__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PinDebug__LCD_EN, CYREG_PRT4_LCD_EN
.set PinDebug__MASK, 0x08
.set PinDebug__PORT, 4
.set PinDebug__PRT, CYREG_PRT4_PRT
.set PinDebug__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PinDebug__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PinDebug__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PinDebug__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PinDebug__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PinDebug__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PinDebug__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PinDebug__PS, CYREG_PRT4_PS
.set PinDebug__SHIFT, 3
.set PinDebug__SLW, CYREG_PRT4_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_MEMBER_5A, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PANTHER, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PANTHER
.set CYDEV_BOOTLOADER_CHECKSUM_BASIC, 0
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_APPLICATION_ID, 0x0000
.set CYDEV_APPLICATION_VERSION, 0x0000
.set CYDEV_BOOTLOADER_CHECKSUM, CYDEV_BOOTLOADER_CHECKSUM_BASIC
.set CYDEV_BOOTLOADER_CHECKSUM_CRC, 1
.set CYDEV_BOOTLOADER_FAST_VERIFY, 0
.set CYDEV_BOOTLOADER_VERSION, 0x0000
.set CYDEV_BOOTLOADER_WAIT_COMMAND, 1
.set CYDEV_BOOTLOADER_WAIT_TIME, 200
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x0E136069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PANTHER_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CUSTOM_ID, 0x00000000
.set CYDEV_DATA_CACHE_ENABLED, 0
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DBG_DBE
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x0400
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x1000
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CyBtldr_Custom_Interface, CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
