{"vcs1":{"timestamp_begin":1682946094.923341092, "rt":1.45, "ut":0.54, "st":0.24}}
{"vcselab":{"timestamp_begin":1682946096.459939714, "rt":0.96, "ut":0.33, "st":0.05}}
{"link":{"timestamp_begin":1682946097.484606424, "rt":0.69, "ut":0.37, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682946094.263627353}
{"VCS_COMP_START_TIME": 1682946094.263627353}
{"VCS_COMP_END_TIME": 1682946099.952178244}
{"VCS_USER_OPTIONS": "TESTBED.v divider_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 348996}}
{"stitch_vcselab": {"peak_mem": 222276}}
