<profile>

<section name = "Vivado HLS Report for 'doHistStretch'" level="0">
<item name = "Date">Fri Mar 31 01:10:16 2017
</item>
<item name = "Version">2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)</item>
<item name = "Project">hist_stretch</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 8.13, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">76832, 76832, 76833, 76833, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">76825, 76825, 27, 1, 1, 76800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 360</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 3, 1792, 2569</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 55</column>
<column name="Register">-, -, 200, 17</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, 1, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="doHistStretch_CRTL_BUS_s_axi_U">doHistStretch_CRTL_BUS_s_axi, 0, 0, 548, 700</column>
<column name="doHistStretch_fdiv_32ns_32ns_32_16_U1">doHistStretch_fdiv_32ns_32ns_32_16, 0, 0, 761, 994</column>
<column name="doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U0">doHistStretch_fmul_32ns_32ns_32_4_max_dsp, 0, 3, 143, 321</column>
<column name="doHistStretch_sitofp_32s_32_6_U2">doHistStretch_sitofp_32s_32_6, 0, 0, 340, 554</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="idxPixel_1_fu_202_p2">+, 0, 0, 17, 17, 1</column>
<column name="sh_assign_fu_282_p2">+, 0, 0, 9, 9, 8</column>
<column name="tmp_1_i_i_fu_296_p2">-, 0, 0, 8, 7, 8</column>
<column name="tmp_2_fu_185_p2">-, 0, 0, 9, 9, 9</column>
<column name="tmp_5_fu_240_p2">-, 0, 0, 9, 9, 9</column>
<column name="p_Val2_3_fu_341_p3">Select, 0, 0, 54, 1, 54</column>
<column name="sh_assign_1_fu_305_p3">Select, 0, 0, 9, 1, 9</column>
<column name="ap_sig_bdd_102">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_fu_196_p2">icmp, 0, 0, 21, 17, 17</column>
<column name="tmp_3_i_i_fu_325_p2">lshr, 0, 0, 63, 24, 24</column>
<column name="tmp_5_i_i_fu_335_p2">shl, 0, 0, 160, 54, 54</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">6, 9, 3, 27</column>
<column name="grp_fu_174_p0">32, 3, 32, 96</column>
<column name="idxPixel_reg_153">17, 2, 17, 34</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_ioackin_outStream_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it10">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it11">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it12">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it13">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it14">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it15">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it16">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it17">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it18">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it19">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it20">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it21">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it22">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it23">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it24">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it25">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it26">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it7">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it8">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it9">1, 0, 1, 0</column>
<column name="exitcond_reg_375">1, 0, 1, 0</column>
<column name="idxPixel_reg_153">17, 0, 17, 0</column>
<column name="loc_V_1_reg_435">23, 0, 23, 0</column>
<column name="loc_V_reg_429">8, 0, 8, 0</column>
<column name="tmp_6_reg_419">32, 0, 32, 0</column>
<column name="tmp_7_reg_424">32, 0, 32, 0</column>
<column name="tmp_cast_reg_360">8, 0, 9, 1</column>
<column name="tmp_dest_V_reg_409">6, 0, 6, 0</column>
<column name="tmp_id_V_reg_404">5, 0, 5, 0</column>
<column name="tmp_keep_V_reg_384">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_399">1, 0, 1, 0</column>
<column name="tmp_strb_V_reg_389">1, 0, 1, 0</column>
<column name="tmp_user_V_reg_394">2, 0, 2, 0</column>
<column name="xMax_minus_xMin_reg_370">32, 0, 32, 0</column>
<column name="exitcond_reg_375">0, 1, 1, 0</column>
<column name="tmp_dest_V_reg_409">0, 6, 6, 0</column>
<column name="tmp_id_V_reg_404">0, 5, 5, 0</column>
<column name="tmp_keep_V_reg_384">0, 1, 1, 0</column>
<column name="tmp_last_V_reg_399">0, 1, 1, 0</column>
<column name="tmp_strb_V_reg_389">0, 1, 1, 0</column>
<column name="tmp_user_V_reg_394">0, 2, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 6, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 6, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, doHistStretch, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, doHistStretch, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, doHistStretch, return value</column>
<column name="inStream_TDATA">in, 8, axis, inStream_V_data_V, pointer</column>
<column name="inStream_TVALID">in, 1, axis, inStream_V_data_V, pointer</column>
<column name="inStream_TREADY">out, 1, axis, inStream_V_dest_V, pointer</column>
<column name="inStream_TDEST">in, 6, axis, inStream_V_dest_V, pointer</column>
<column name="inStream_TKEEP">in, 1, axis, inStream_V_keep_V, pointer</column>
<column name="inStream_TSTRB">in, 1, axis, inStream_V_strb_V, pointer</column>
<column name="inStream_TUSER">in, 2, axis, inStream_V_user_V, pointer</column>
<column name="inStream_TLAST">in, 1, axis, inStream_V_last_V, pointer</column>
<column name="inStream_TID">in, 5, axis, inStream_V_id_V, pointer</column>
<column name="outStream_TDATA">out, 8, axis, outStream_V_data_V, pointer</column>
<column name="outStream_TREADY">in, 1, axis, outStream_V_data_V, pointer</column>
<column name="outStream_TVALID">out, 1, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TDEST">out, 6, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TKEEP">out, 1, axis, outStream_V_keep_V, pointer</column>
<column name="outStream_TSTRB">out, 1, axis, outStream_V_strb_V, pointer</column>
<column name="outStream_TUSER">out, 2, axis, outStream_V_user_V, pointer</column>
<column name="outStream_TLAST">out, 1, axis, outStream_V_last_V, pointer</column>
<column name="outStream_TID">out, 5, axis, outStream_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
