
*** Running vivado
    with args -log Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [c:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [c:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1386.230 ; gain = 624.078
Finished Parsing XDC File [c:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1386.230 ; gain = 1104.914
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-86] Your Implementation license expires in 20 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.663 . Memory (MB): peak = 1392.527 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 129f72442

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1394.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 129f72442

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1394.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bec59f0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1394.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1bec59f0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1394.613 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1bec59f0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1394.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1394.613 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1bec59f0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1394.613 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7e2d0d5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1394.613 ; gain = 0.000
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-1381] The checkpoint 'C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/impl_1/Top_opt.dcp' has been generated.
Command: report_drc -file Top_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/impl_1/Top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-86] Your Implementation license expires in 20 day(s)
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1408.824 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3d998166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1408.824 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1181307aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18cca6b20

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18cca6b20

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1408.824 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18cca6b20

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 136268fdf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 136268fdf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1632109e7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 154006320

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 154006320

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: fa89ae79

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: f3478a63

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 128882889

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1b2f02bc5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1b2f02bc5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1a9c82387

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1408.824 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a9c82387

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1408.824 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fa971f0f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: fa971f0f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1460.328 ; gain = 51.504
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.292. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1bdab3c1e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.516 ; gain = 51.691
Phase 4.1 Post Commit Optimization | Checksum: 1bdab3c1e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.516 ; gain = 51.691

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bdab3c1e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.516 ; gain = 51.691

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1bdab3c1e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.516 ; gain = 51.691

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 152025172

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.516 ; gain = 51.691
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 152025172

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.516 ; gain = 51.691
Ending Placer Task | Checksum: 786dd715

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.516 ; gain = 51.691
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1460.516 ; gain = 65.902
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1460.516 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/impl_1/Top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1460.516 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1460.516 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1460.516 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-86] Your Implementation license expires in 20 day(s)
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 774acf63 ConstDB: 0 ShapeSum: 12307b2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1481ee5b4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1481ee5b4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1481ee5b4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1481ee5b4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1862.855 ; gain = 354.973
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1259f81e3

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1862.855 ; gain = 354.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.252 | TNS=-13.242| WHS=0.907  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 102b5e7ef

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c6f1f300

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 786
 Number of Nodes with overlaps = 232
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.196 | TNS=-1.342 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c76b9b6d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 345
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.099 | TNS=-0.331 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21095e47d

Time (s): cpu = 00:01:12 ; elapsed = 00:00:45 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 248
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.029 | TNS=-0.063 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b46b35ac

Time (s): cpu = 00:01:15 ; elapsed = 00:00:47 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 286
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.045 | TNS=-0.089 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1269ebc21

Time (s): cpu = 00:01:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1862.855 ; gain = 354.973
Phase 4 Rip-up And Reroute | Checksum: 1269ebc21

Time (s): cpu = 00:01:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14de48250

Time (s): cpu = 00:01:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1862.855 ; gain = 354.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.053  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14de48250

Time (s): cpu = 00:01:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14de48250

Time (s): cpu = 00:01:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1862.855 ; gain = 354.973
Phase 5 Delay and Skew Optimization | Checksum: 14de48250

Time (s): cpu = 00:01:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e0f8323f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1862.855 ; gain = 354.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.053  | TNS=0.000  | WHS=1.456  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e0f8323f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1862.855 ; gain = 354.973
Phase 6 Post Hold Fix | Checksum: 1e0f8323f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.214952 %
  Global Horizontal Routing Utilization  = 0.115335 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a515549d

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a515549d

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16d7966e3

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1862.855 ; gain = 354.973

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.053  | TNS=0.000  | WHS=1.456  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16d7966e3

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1862.855 ; gain = 354.973
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1862.855 ; gain = 354.973

Routing Is Done.
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:00:54 . Memory (MB): peak = 1862.855 ; gain = 402.340
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.334 . Memory (MB): peak = 1862.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/impl_1/Top_routed.dcp' has been generated.
Command: report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/impl_1/Top_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file Top_methodology_drc_routed.rpt -rpx Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/impl_1/Top_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 17 15:18:44 2017...
