#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Oct 25 00:44:56 2016
# Process ID: 8272
# Current directory: C:/Users/birrur/ECE491/5lab/5lab.runs/synth_1
# Command line: vivado.exe -log mx_rcvr.vds -mode batch -messageDb vivado.pb -notrace -source mx_rcvr.tcl
# Log file: C:/Users/birrur/ECE491/5lab/5lab.runs/synth_1/mx_rcvr.vds
# Journal file: C:/Users/birrur/ECE491/5lab/5lab.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mx_rcvr.tcl -notrace
Command: synth_design -top mx_rcvr -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7180 
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/imports/sources_1/imports/lab2.srcs/sources_1/imports/lab1/clkenb.sv:35]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 326.223 ; gain = 118.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mx_rcvr' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:23]
	Parameter BIT_RATE bound to: 50000 - type: integer 
	Parameter PREAMBLE_PATTERN bound to: 128'b11111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111 
	Parameter SFD_PATTERN bound to: 256'b1111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111100000000111111110000000011111111000000001111111100000000111111111111111100000000000000001111111111111111000000001111111100000000 
	Parameter ONE_PATTERN bound to: 64'b1111111111111111111111111111111100000000000000000000000000000000 
	Parameter IDLE_PATTERN bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'FSMs' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/FSMs.sv:23]
INFO: [Synth 8-638] synthesizing module 'fsm_pll' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_pll.sv:24]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_pll.sv:71]
INFO: [Synth 8-256] done synthesizing module 'fsm_pll' (1#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_pll.sv:24]
INFO: [Synth 8-638] synthesizing module 'fsm_psfd' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_psfd.sv:25]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_psfd.sv:62]
INFO: [Synth 8-256] done synthesizing module 'fsm_psfd' (2#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_psfd.sv:25]
INFO: [Synth 8-638] synthesizing module 'fsm_data' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_data.sv:24]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_data.sv:60]
INFO: [Synth 8-226] default block is never used [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_data.sv:60]
INFO: [Synth 8-256] done synthesizing module 'fsm_data' (3#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_data.sv:24]
WARNING: [Synth 8-3848] Net clr_ferr in module/entity FSMs does not have driver. [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/FSMs.sv:31]
INFO: [Synth 8-256] done synthesizing module 'FSMs' (4#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/FSMs.sv:23]
INFO: [Synth 8-638] synthesizing module 'data_buffer' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/data_buffer.sv:23]
INFO: [Synth 8-256] done synthesizing module 'data_buffer' (5#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/data_buffer.sv:23]
INFO: [Synth 8-638] synthesizing module 'sync_input' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/sync_input.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sync_input' (6#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/sync_input.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkenb' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/imports/sources_1/imports/lab2.srcs/sources_1/imports/lab1/clkenb.sv:23]
	Parameter DIVFREQ bound to: 800000 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 125 - type: integer 
	Parameter DIVBITS bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkenb' (7#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/imports/sources_1/imports/lab2.srcs/sources_1/imports/lab1/clkenb.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkenb__parameterized0' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/imports/sources_1/imports/lab2.srcs/sources_1/imports/lab1/clkenb.sv:23]
	Parameter DIVFREQ bound to: 3200000 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 31 - type: integer 
	Parameter DIVBITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkenb__parameterized0' (7#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/imports/sources_1/imports/lab2.srcs/sources_1/imports/lab1/clkenb.sv:23]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/counter.sv:23]
	Parameter MAX bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (8#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/counter.sv:23]
	Parameter MAX bound to: 127 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (8#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/counter.sv:23]
	Parameter MAX bound to: 63 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (8#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-638] synthesizing module 'f_error' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/new/f_error.sv:23]
INFO: [Synth 8-256] done synthesizing module 'f_error' (9#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/imports/new/f_error.sv:23]
INFO: [Synth 8-638] synthesizing module 'correlator' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/correlator.sv:21]
	Parameter LEN bound to: 128 - type: integer 
	Parameter PATTERN bound to: 128'b11111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111 
	Parameter HTHRESH bound to: 8'b01100100 
	Parameter LTHRESH bound to: 3 - type: integer 
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'correlator' (10#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/correlator.sv:21]
WARNING: [Synth 8-350] instance 'U_PREAMBLE_CORR' of module 'correlator' requires 7 connections, but only 6 given [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:83]
INFO: [Synth 8-638] synthesizing module 'correlator__parameterized0' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/correlator.sv:21]
	Parameter LEN bound to: 256 - type: integer 
	Parameter PATTERN bound to: 256'b1111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111100000000111111110000000011111111000000001111111100000000111111111111111100000000000000001111111111111111000000001111111100000000 
	Parameter HTHRESH bound to: 8'b11001000 
	Parameter LTHRESH bound to: 3 - type: integer 
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'correlator__parameterized0' (10#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/correlator.sv:21]
WARNING: [Synth 8-350] instance 'U_SFD_CORR' of module 'correlator' requires 7 connections, but only 6 given [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:85]
INFO: [Synth 8-638] synthesizing module 'correlator__parameterized1' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/correlator.sv:21]
	Parameter LEN bound to: 64 - type: integer 
	Parameter PATTERN bound to: 64'b1111111111111111111111111111111100000000000000000000000000000000 
	Parameter HTHRESH bound to: 8'b00110010 
	Parameter LTHRESH bound to: 3 - type: integer 
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'correlator__parameterized1' (10#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/correlator.sv:21]
INFO: [Synth 8-638] synthesizing module 'correlator__parameterized2' [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/correlator.sv:21]
	Parameter LEN bound to: 64 - type: integer 
	Parameter PATTERN bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter HTHRESH bound to: 8'b00110010 
	Parameter LTHRESH bound to: 3 - type: integer 
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'correlator__parameterized2' (10#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/correlator.sv:21]
INFO: [Synth 8-256] done synthesizing module 'mx_rcvr' (11#1) [C:/Users/birrur/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:23]
WARNING: [Synth 8-3331] design fsm_psfd has unconnected port sample_count[5]
WARNING: [Synth 8-3331] design fsm_psfd has unconnected port sample_count[4]
WARNING: [Synth 8-3331] design fsm_psfd has unconnected port sample_count[3]
WARNING: [Synth 8-3331] design fsm_psfd has unconnected port sample_count[2]
WARNING: [Synth 8-3331] design fsm_psfd has unconnected port sample_count[1]
WARNING: [Synth 8-3331] design fsm_psfd has unconnected port sample_count[0]
WARNING: [Synth 8-3331] design FSMs has unconnected port clr_ferr
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 352.051 ; gain = 143.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 352.051 ; gain = 143.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 352.051 ; gain = 143.863
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_pll'
INFO: [Synth 8-5544] ROM "sample_inc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sample_dec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_psfd'
INFO: [Synth 8-5544] ROM "enable_pll" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slow_sample_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_count_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cardet" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_data'
INFO: [Synth 8-5544] ROM "data_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "set_ferr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "store_byte" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "store_bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enb" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                    WAIT |                              001 |                             0001
             FIND_MINMAX |                              010 |                             0010
         UPDATE_TIME_MAX |                              011 |                             0101
         UPDATE_TIME_MIN |                              100 |                             0110
                 INC_DEC |                              101 |                             1001
              UPDATE_MAX |                              110 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_pll'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                              111
                    IDLE |                              001 |                              000
          PREAMBLE_MATCH |                              010 |                              001
       RESET_SLOW_SAMPLE |                              011 |                              010
               SFD_MAYBE |                              100 |                              011
                STARTING |                              101 |                              100
                   START |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_psfd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
           START_RECIEVE |                              001 |                              001
               FOUND_ONE |                              010 |                              010
              FOUND_ZERO |                              011 |                              011
              STORE_DATA |                              100 |                              100
               BYTE_DONE |                              101 |                              101
           WAIT_FOR_NEXT |                              110 |                              110
                   ERROR |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_data'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 398.355 ; gain = 190.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
	 128 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	  64 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input    256 Bit         XORs := 1     
	   2 Input    128 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsm_pll 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      3 Bit        Muxes := 1     
Module fsm_psfd 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
Module fsm_data 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module data_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync_input 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clkenb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clkenb__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module f_error 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module correlator 
Detailed RTL Component Info : 
+---Adders : 
	 128 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
Module correlator__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	 256 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input    256 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
Module correlator__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	  64 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
Module correlator__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	  64 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 479.762 ; gain = 271.574
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U_SAMPLE/enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_SLOW_SAMPLE/enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_SLOW_SAMPLE/enb" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 479.895 ; gain = 271.707
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 479.895 ; gain = 271.707

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[0]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[1]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[2]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[3]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[4]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[5]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[0]' (FDRE) to 'U_SFD_CORR/shreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[1]' (FDRE) to 'U_SFD_CORR/shreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[2]' (FDRE) to 'U_SFD_CORR/shreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[3]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[4]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[5]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[6]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[7]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[8]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[8]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[6]' (FDRE) to 'U_SFD_CORR/shreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[7]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[9]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[10]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[10]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[11]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[11]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[12]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[12]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[13]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[13]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[14]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[14]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[8]' (FDRE) to 'U_SFD_CORR/shreg_reg[8]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[9]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[10]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[10]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[15]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[16]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[16]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[17]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[17]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[11]' (FDRE) to 'U_SFD_CORR/shreg_reg[11]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[12]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[12]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[18]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[18]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[19]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[19]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[20]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[20]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[13]' (FDRE) to 'U_SFD_CORR/shreg_reg[13]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[14]' (FDRE) to 'U_SFD_CORR/shreg_reg[14]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[15]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[21]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[21]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[22]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[22]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[23]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[23]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[24]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[24]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[25]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[25]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[26]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[26]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[16]' (FDRE) to 'U_SFD_CORR/shreg_reg[16]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[17]' (FDRE) to 'U_SFD_CORR/shreg_reg[17]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[18]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[18]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[19]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[19]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[27]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[27]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[28]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[28]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[29]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[29]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[30]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[30]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[31]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[32]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[32]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[20]' (FDRE) to 'U_SFD_CORR/shreg_reg[20]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[21]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[21]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[33]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[33]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[34]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[34]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[35]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[35]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[22]' (FDRE) to 'U_SFD_CORR/shreg_reg[22]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[23]' (FDRE) to 'U_SFD_CORR/shreg_reg[23]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[24]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[24]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[25]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[25]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[36]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[36]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[37]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[37]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[38]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[38]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[39]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[39]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[40]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[40]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[41]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[41]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[26]' (FDRE) to 'U_SFD_CORR/shreg_reg[26]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[27]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[27]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[28]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[28]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[42]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[42]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[43]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[43]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[44]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[44]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[29]' (FDRE) to 'U_SFD_CORR/shreg_reg[29]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[30]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[30]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[45]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[45]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[46]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[46]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[47]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[47]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[31]' (FDRE) to 'U_SFD_CORR/shreg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[32]' (FDRE) to 'U_SFD_CORR/shreg_reg[32]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[33]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[33]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[48]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[48]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[49]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[49]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[50]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[50]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[51]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[51]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[52]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[52]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[53]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[53]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[34]' (FDRE) to 'U_SFD_CORR/shreg_reg[34]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[35]' (FDRE) to 'U_SFD_CORR/shreg_reg[35]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[36]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[36]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[37]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[37]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[54]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[54]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[55]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[55]'
INFO: [Synth 8-3886] merging instance 'U_ONE_N_ZERO_CORR/shreg_reg[56]' (FDRE) to 'U_IDLE_N_ERROR_CORR/shreg_reg[56]'
INFO: [Synth 8-3886] merging instance 'U_PREAMBLE_CORR/shreg_reg[38]' (FDRE) to 'U_SFD_CORR/shreg_reg[38]'
INFO: [Synth 8-3886] merging instance 'U_SFD_CORR/shreg_reg[39]' (FDRE) to 'U_PREAMBLE_CORR/shreg_reg[39]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[57]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[57]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[58]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[58]'
INFO: [Synth 8-3886] merging instance 'U_IDLE_N_ERROR_CORR/shreg_reg[59]' (FDRE) to 'U_ONE_N_ZERO_CORR/shreg_reg[59]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[0]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[1]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[2]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[3]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[4]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[5]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[0]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[1]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[2]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[3]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[4]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[5]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[6]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[7]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[8]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[6]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[7]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[9]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[10]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[11]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[12]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[13]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[14]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[8]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[9]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[10]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[15]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[16]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[17]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[11]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[12]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[18]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[19]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[20]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[13]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[14]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[15]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[21]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[22]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[23]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[24]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[25]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[26]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[16]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[17]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[18]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[19]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[27]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[28]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[29]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[30]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[31]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[32]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[20]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[21]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[33]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[34]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[35]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[22]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[23]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[24]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[25]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[36]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[37]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[38]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[39]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[40]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[41]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[26]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[27]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[28]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[42]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[43]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[44]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[29]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[30]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[45]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[46]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[47]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[31]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[32]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[33]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[48]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[49]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[50]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[51]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[52]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[53]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[34]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[35]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[36]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[37]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[54]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[55]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_ONE_N_ZERO_CORR/shreg_reg[56]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_PREAMBLE_CORR/shreg_reg[38]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_SFD_CORR/shreg_reg[39]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[57]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[58]) is unused and will be removed from module mx_rcvr.
WARNING: [Synth 8-3332] Sequential element (U_IDLE_N_ERROR_CORR/shreg_reg[59]) is unused and will be removed from module mx_rcvr.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 579.906 ; gain = 371.719
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 579.906 ; gain = 371.719

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 579.906 ; gain = 371.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 588.254 ; gain = 380.066
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 588.254 ; gain = 380.066

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 588.254 ; gain = 380.066
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 588.254 ; gain = 380.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 588.254 ; gain = 380.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 588.254 ; gain = 380.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 588.254 ; gain = 380.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 588.254 ; gain = 380.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 588.254 ; gain = 380.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT2   |    11|
|4     |LUT3   |   327|
|5     |LUT4   |    18|
|6     |LUT5   |   308|
|7     |LUT6   |   186|
|8     |MUXF7  |     1|
|9     |FDRE   |   377|
|10    |IBUF   |     3|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+---------------------------+------+
|      |Instance              |Module                     |Cells |
+------+----------------------+---------------------------+------+
|1     |top                   |                           |  1248|
|2     |  U_BIT_COUNT         |counter                    |    10|
|3     |  U_DATA              |data_buffer                |    16|
|4     |  U_ERROR             |f_error                    |     1|
|5     |  U_FAST_COUNT        |counter__parameterized1    |    18|
|6     |  U_FSM               |FSMs                       |    37|
|7     |    U_DATA            |fsm_data                   |    19|
|8     |    U_DETECT          |fsm_psfd                   |     9|
|9     |    U_PLL             |fsm_pll                    |     9|
|10    |  U_IDLE_N_ERROR_CORR |correlator__parameterized2 |   183|
|11    |  U_ONE_N_ZERO_CORR   |correlator__parameterized1 |    63|
|12    |  U_PREAMBLE_CORR     |correlator                 |   251|
|13    |  U_SAMPLE            |clkenb__parameterized0     |    12|
|14    |  U_SFD_CORR          |correlator__parameterized0 |   603|
|15    |  U_SLOW_COUNT        |counter__parameterized0    |    19|
|16    |  U_SLOW_SAMPLE       |clkenb                     |    19|
|17    |  U_SYNC              |sync_input                 |     1|
+------+----------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 588.254 ; gain = 380.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 203 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 588.254 ; gain = 350.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 588.254 ; gain = 380.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 597.754 ; gain = 363.668
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 597.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 25 00:45:25 2016...
