====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 316                                    |
| Number of User Hierarchies                              | 48                                     |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 16                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mux_2x1_0'
  Processing 'full_adder_bypass_0'
  Processing 'ripple_carry_adder_bypass_0'
  Processing 'carry_bypass_adder'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'carry_bypass_adder' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'mux_2x1_7'
  Mapping 'mux_2x1_7'
  Structuring 'mux_2x1_6'
  Mapping 'mux_2x1_6'
  Structuring 'mux_2x1_5'
  Mapping 'mux_2x1_5'
  Structuring 'mux_2x1_4'
  Mapping 'mux_2x1_4'
  Structuring 'mux_2x1_3'
  Mapping 'mux_2x1_3'
  Structuring 'mux_2x1_2'
  Mapping 'mux_2x1_2'
  Structuring 'mux_2x1_1'
  Mapping 'mux_2x1_1'
  Structuring 'full_adder_bypass_31'
  Mapping 'full_adder_bypass_31'
  Structuring 'full_adder_bypass_30'
  Mapping 'full_adder_bypass_30'
  Structuring 'full_adder_bypass_29'
  Mapping 'full_adder_bypass_29'
  Structuring 'full_adder_bypass_28'
  Mapping 'full_adder_bypass_28'
  Structuring 'full_adder_bypass_27'
  Mapping 'full_adder_bypass_27'
  Structuring 'full_adder_bypass_26'
  Mapping 'full_adder_bypass_26'
  Structuring 'full_adder_bypass_25'
  Mapping 'full_adder_bypass_25'
  Structuring 'full_adder_bypass_24'
  Mapping 'full_adder_bypass_24'
  Structuring 'full_adder_bypass_23'
  Mapping 'full_adder_bypass_23'
  Structuring 'full_adder_bypass_22'
  Mapping 'full_adder_bypass_22'
  Structuring 'full_adder_bypass_21'
  Mapping 'full_adder_bypass_21'
  Structuring 'full_adder_bypass_20'
  Mapping 'full_adder_bypass_20'
  Structuring 'full_adder_bypass_19'
  Mapping 'full_adder_bypass_19'
  Structuring 'full_adder_bypass_18'
  Mapping 'full_adder_bypass_18'
  Structuring 'full_adder_bypass_17'
  Mapping 'full_adder_bypass_17'
  Structuring 'full_adder_bypass_16'
  Mapping 'full_adder_bypass_16'
  Structuring 'full_adder_bypass_15'
  Mapping 'full_adder_bypass_15'
  Structuring 'full_adder_bypass_14'
  Mapping 'full_adder_bypass_14'
  Structuring 'full_adder_bypass_13'
  Mapping 'full_adder_bypass_13'
  Structuring 'full_adder_bypass_12'
  Mapping 'full_adder_bypass_12'
  Structuring 'full_adder_bypass_11'
  Mapping 'full_adder_bypass_11'
  Structuring 'full_adder_bypass_10'
  Mapping 'full_adder_bypass_10'
  Structuring 'full_adder_bypass_9'
  Mapping 'full_adder_bypass_9'
  Structuring 'full_adder_bypass_8'
  Mapping 'full_adder_bypass_8'
  Structuring 'full_adder_bypass_7'
  Mapping 'full_adder_bypass_7'
  Structuring 'full_adder_bypass_6'
  Mapping 'full_adder_bypass_6'
  Structuring 'full_adder_bypass_5'
  Mapping 'full_adder_bypass_5'
  Structuring 'full_adder_bypass_4'
  Mapping 'full_adder_bypass_4'
  Structuring 'full_adder_bypass_3'
  Mapping 'full_adder_bypass_3'
  Structuring 'full_adder_bypass_2'
  Mapping 'full_adder_bypass_2'
  Structuring 'full_adder_bypass_1'
  Mapping 'full_adder_bypass_1'
  Structuring 'ripple_carry_adder_bypass_7'
  Mapping 'ripple_carry_adder_bypass_7'
  Structuring 'ripple_carry_adder_bypass_6'
  Mapping 'ripple_carry_adder_bypass_6'
  Structuring 'ripple_carry_adder_bypass_5'
  Mapping 'ripple_carry_adder_bypass_5'
  Structuring 'ripple_carry_adder_bypass_4'
  Mapping 'ripple_carry_adder_bypass_4'
  Structuring 'ripple_carry_adder_bypass_3'
  Mapping 'ripple_carry_adder_bypass_3'
  Structuring 'ripple_carry_adder_bypass_2'
  Mapping 'ripple_carry_adder_bypass_2'
  Structuring 'ripple_carry_adder_bypass_1'
  Mapping 'ripple_carry_adder_bypass_1'
  Structuring 'full_adder_bypass_0'
  Mapping 'full_adder_bypass_0'
  Structuring 'mux_2x1_0'
  Mapping 'mux_2x1_0'
  Structuring 'ripple_carry_adder_bypass_0'
  Mapping 'ripple_carry_adder_bypass_0'
  Structuring 'carry_bypass_adder'
  Mapping 'carry_bypass_adder'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
    0:00:01    1470.9      0.00       0.0       0.0                          
Loading db file '/home/user37/Downloads/Lab4/ref/models/saed90nm_typ_ht.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
