Analysis & Synthesis report for cpu
Wed Jul 20 20:55:16 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |cpu|Multiplicador:multiplicador_MIPS|Control:CON0|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Top-level Entity: |cpu
 18. Source assignments for Multiplicador:multiplicador_MIPS|Control:CON0
 19. Source assignments for datamemory:datamemory_MIPS|altsyncram:MemoryRam_rtl_0|altsyncram_e591:auto_generated
 20. Source assignments for instructionmemory:IM_MIPS|altsyncram:instructionInt_rtl_0|altsyncram_br71:auto_generated
 21. Parameter Settings for User Entity Instance: PLL:PLLGenerator|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: Multiplicador:multiplicador_MIPS|Control:CON0
 23. Parameter Settings for Inferred Entity Instance: datamemory:datamemory_MIPS|altsyncram:MemoryRam_rtl_0
 24. Parameter Settings for Inferred Entity Instance: instructionmemory:IM_MIPS|altsyncram:instructionInt_rtl_0
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "register:register_CTRL_3"
 28. Port Connectivity Checks: "Multiplicador:multiplicador_MIPS|ACC:ACC0"
 29. Port Connectivity Checks: "Multiplicador:multiplicador_MIPS"
 30. Port Connectivity Checks: "PLL:PLLGenerator"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jul 20 20:55:16 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; cpu                                         ;
; Top-level Entity Name              ; cpu                                         ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 2,922                                       ;
;     Total combinational functions  ; 1,895                                       ;
;     Dedicated logic registers      ; 1,314                                       ;
; Total registers                    ; 1314                                        ;
; Total pins                         ; 133                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF31I7AD  ;                    ;
; Top-level entity name                                            ; cpu                ; cpu                ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                        ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; cpu.v                                          ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v                                          ;         ;
; RegisterFile/registerfile.v                    ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/RegisterFile/registerfile.v                    ;         ;
; Register/register.v                            ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Register/register.v                            ;         ;
; PLL/PLL.v                                      ; yes             ; User Wizard-Generated File                            ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/PLL/PLL.v                                      ;         ;
; PC/PC.v                                        ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/PC/PC.v                                        ;         ;
; MUX/mux.v                                      ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX/mux.v                                      ;         ;
; Multiplicador/Counter/Counter.v                ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Counter/Counter.v                ;         ;
; Multiplicador/Control/Control.v                ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Control/Control.v                ;         ;
; Multiplicador/Adder/Adder.v                    ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Adder/Adder.v                    ;         ;
; Multiplicador/ACC/ACC.v                        ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/ACC/ACC.v                        ;         ;
; Multiplicador/Multiplicador.v                  ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Multiplicador.v                  ;         ;
; InstructionMemory/instructionmemory.v          ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory.v          ;         ;
; Extend/extend.v                                ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Extend/extend.v                                ;         ;
; DataMemory/DataMemory.v                        ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/DataMemory/DataMemory.v                        ;         ;
; Control/control.v                              ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v                              ;         ;
; ALU/alu.v                                      ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/ALU/alu.v                                      ;         ;
; ADDRDecoding/ADDRDecoding.v                    ; yes             ; User Verilog HDL File                                 ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/ADDRDecoding/ADDRDecoding.v                    ;         ;
; altpll.tdf                                     ; yes             ; Megafunction                                          ; d:/quartuslite/quartus/libraries/megafunctions/altpll.tdf                                           ;         ;
; aglobal181.inc                                 ; yes             ; Megafunction                                          ; d:/quartuslite/quartus/libraries/megafunctions/aglobal181.inc                                       ;         ;
; stratix_pll.inc                                ; yes             ; Megafunction                                          ; d:/quartuslite/quartus/libraries/megafunctions/stratix_pll.inc                                      ;         ;
; stratixii_pll.inc                              ; yes             ; Megafunction                                          ; d:/quartuslite/quartus/libraries/megafunctions/stratixii_pll.inc                                    ;         ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                                          ; d:/quartuslite/quartus/libraries/megafunctions/cycloneii_pll.inc                                    ;         ;
; db/pll_altpll.v                                ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/db/pll_altpll.v                                ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf                                       ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; d:/quartuslite/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; d:/quartuslite/quartus/libraries/megafunctions/lpm_mux.inc                                          ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; d:/quartuslite/quartus/libraries/megafunctions/lpm_decode.inc                                       ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; d:/quartuslite/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; d:/quartuslite/quartus/libraries/megafunctions/altrom.inc                                           ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; d:/quartuslite/quartus/libraries/megafunctions/altram.inc                                           ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; d:/quartuslite/quartus/libraries/megafunctions/altdpram.inc                                         ;         ;
; db/altsyncram_e591.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/db/altsyncram_e591.tdf                         ;         ;
; db/cpu.ram0_datamemory_1d545f57.hdl.mif        ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif        ;         ;
; db/altsyncram_br71.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/db/altsyncram_br71.tdf                         ;         ;
; db/cpu.ram0_instructionmemory_56655cf4.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/db/cpu.ram0_instructionmemory_56655cf4.hdl.mif ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 133              ;
; Total memory bits        ; 65536            ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Total PLLs               ; 1                ;
;     -- PLLs              ; 1                ;
;                          ;                  ;
; Maximum fan-out node     ; CLK_MUL          ;
; Maximum fan-out          ; 1379             ;
; Total fan-out            ; 12766            ;
; Average fan-out          ; 3.61             ;
+--------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                           ; Entity Name       ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+-------------------+--------------+
; |cpu                                      ; 1895 (205)          ; 1314 (0)                  ; 65536       ; 0            ; 0       ; 0         ; 0         ; 133  ; 0            ; |cpu                                                                                          ; cpu               ; work         ;
;    |ADDRDecoding:ADDRDecoding_MIPS|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|ADDRDecoding:ADDRDecoding_MIPS                                                           ; ADDRDecoding      ; work         ;
;    |Multiplicador:multiplicador_MIPS|     ; 66 (0)              ; 43 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:multiplicador_MIPS                                                         ; Multiplicador     ; work         ;
;       |ACC:ACC0|                          ; 35 (35)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:multiplicador_MIPS|ACC:ACC0                                                ; ACC               ; work         ;
;       |Adder:ADD0|                        ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:multiplicador_MIPS|Adder:ADD0                                              ; Adder             ; work         ;
;       |Control:CON0|                      ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:multiplicador_MIPS|Control:CON0                                            ; Control           ; work         ;
;       |Counter:COUNT0|                    ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:multiplicador_MIPS|Counter:COUNT0                                          ; Counter           ; work         ;
;    |PC:pc_MIPS|                           ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|PC:pc_MIPS                                                                               ; PC                ; work         ;
;    |PLL:PLLGenerator|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|PLL:PLLGenerator                                                                         ; PLL               ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|PLL:PLLGenerator|altpll:altpll_component                                                 ; altpll            ; work         ;
;          |PLL_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|PLL:PLLGenerator|altpll:altpll_component|PLL_altpll:auto_generated                       ; PLL_altpll        ; work         ;
;    |alu:alu_MIPS|                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|alu:alu_MIPS                                                                             ; alu               ; work         ;
;    |control:control_MIPS|                 ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|control:control_MIPS                                                                     ; control           ; work         ;
;    |datamemory:datamemory_MIPS|           ; 12 (12)             ; 33 (33)                   ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|datamemory:datamemory_MIPS                                                               ; datamemory        ; work         ;
;       |altsyncram:MemoryRam_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|datamemory:datamemory_MIPS|altsyncram:MemoryRam_rtl_0                                    ; altsyncram        ; work         ;
;          |altsyncram_e591:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|datamemory:datamemory_MIPS|altsyncram:MemoryRam_rtl_0|altsyncram_e591:auto_generated     ; altsyncram_e591   ; work         ;
;    |instructionmemory:IM_MIPS|            ; 0 (0)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|instructionmemory:IM_MIPS                                                                ; instructionmemory ; work         ;
;       |altsyncram:instructionInt_rtl_0|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|instructionmemory:IM_MIPS|altsyncram:instructionInt_rtl_0                                ; altsyncram        ; work         ;
;          |altsyncram_br71:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|instructionmemory:IM_MIPS|altsyncram:instructionInt_rtl_0|altsyncram_br71:auto_generated ; altsyncram_br71   ; work         ;
;    |mux:mux_Execute_1|                    ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|mux:mux_Execute_1                                                                        ; mux               ; work         ;
;    |mux:mux_Execute_2|                    ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|mux:mux_Execute_2                                                                        ; mux               ; work         ;
;    |mux:mux_out|                          ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|mux:mux_out                                                                              ; mux               ; work         ;
;    |register:register_A|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|register:register_A                                                                      ; register          ; work         ;
;    |register:register_B_1|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|register:register_B_1                                                                    ; register          ; work         ;
;    |register:register_B_2|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|register:register_B_2                                                                    ; register          ; work         ;
;    |register:register_CTRL_1|             ; 3 (3)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|register:register_CTRL_1                                                                 ; register          ; work         ;
;    |register:register_CTRL_2|             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|register:register_CTRL_2                                                                 ; register          ; work         ;
;    |register:register_CTRL_3|             ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|register:register_CTRL_3                                                                 ; register          ; work         ;
;    |register:register_D_1|                ; 2 (2)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|register:register_D_1                                                                    ; register          ; work         ;
;    |register:register_D_2|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|register:register_D_2                                                                    ; register          ; work         ;
;    |register:register_IMM|                ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|register:register_IMM                                                                    ; register          ; work         ;
;    |registerfile:registerfile_MIPS|       ; 1384 (1384)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|registerfile:registerfile_MIPS                                                           ; registerfile      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; datamemory:datamemory_MIPS|altsyncram:MemoryRam_rtl_0|altsyncram_e591:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; db/cpu.ram0_datamemory_1d545f57.hdl.mif        ;
; instructionmemory:IM_MIPS|altsyncram:instructionInt_rtl_0|altsyncram_br71:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 1024         ; 32           ; --           ; --           ; 32768 ; db/cpu.ram0_instructionmemory_56655cf4.hdl.mif ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |cpu|PLL:PLLGenerator ; PLL/PLL.v       ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |cpu|Multiplicador:multiplicador_MIPS|Control:CON0|state ;
+----------+----------+----------+----------+------------------------------+
; Name     ; state.S0 ; state.S2 ; state.S1 ; state.S3                     ;
+----------+----------+----------+----------+------------------------------+
; state.S3 ; 0        ; 0        ; 0        ; 0                            ;
; state.S1 ; 0        ; 0        ; 1        ; 1                            ;
; state.S2 ; 0        ; 1        ; 0        ; 1                            ;
; state.S0 ; 1        ; 0        ; 0        ; 1                            ;
+----------+----------+----------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                       ;
+--------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Multiplicador:multiplicador_MIPS|Control:CON0|state.S2 ; yes                                                              ; yes                                        ;
; Multiplicador:multiplicador_MIPS|Control:CON0|state.S0 ; yes                                                              ; yes                                        ;
; Multiplicador:multiplicador_MIPS|Control:CON0|state.S1 ; yes                                                              ; yes                                        ;
; Multiplicador:multiplicador_MIPS|Control:CON0|state.S3 ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4               ;                                                                  ;                                            ;
+--------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+-------------------------------------------------------+-------------------------------------------+
; Register name                                         ; Reason for Removal                        ;
+-------------------------------------------------------+-------------------------------------------+
; datamemory:datamemory_MIPS|AddrReg[9]                 ; Merged with register:register_D_2|out[9]  ;
; datamemory:datamemory_MIPS|AddrReg[8]                 ; Merged with register:register_D_2|out[8]  ;
; datamemory:datamemory_MIPS|AddrReg[7]                 ; Merged with register:register_D_2|out[7]  ;
; datamemory:datamemory_MIPS|AddrReg[6]                 ; Merged with register:register_D_2|out[6]  ;
; datamemory:datamemory_MIPS|AddrReg[5]                 ; Merged with register:register_D_2|out[5]  ;
; datamemory:datamemory_MIPS|AddrReg[4]                 ; Merged with register:register_D_2|out[4]  ;
; datamemory:datamemory_MIPS|AddrReg[3]                 ; Merged with register:register_D_2|out[3]  ;
; datamemory:datamemory_MIPS|AddrReg[2]                 ; Merged with register:register_D_2|out[2]  ;
; datamemory:datamemory_MIPS|AddrReg[1]                 ; Merged with register:register_D_2|out[1]  ;
; datamemory:datamemory_MIPS|AddrReg[0]                 ; Merged with register:register_D_2|out[0]  ;
; register:register_IMM|out[15..30]                     ; Merged with register:register_IMM|out[31] ;
; Multiplicador:multiplicador_MIPS|Control:CON0|state~5 ; Lost fanout                               ;
; Multiplicador:multiplicador_MIPS|Control:CON0|state~6 ; Lost fanout                               ;
; Total Number of Removed Registers = 28                ;                                           ;
+-------------------------------------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1314  ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 1282  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1094  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; datamemory:datamemory_MIPS|MemoryRam~1  ; 1       ;
; datamemory:datamemory_MIPS|MemoryRam~5  ; 1       ;
; datamemory:datamemory_MIPS|MemoryRam~7  ; 1       ;
; datamemory:datamemory_MIPS|MemoryRam~8  ; 1       ;
; datamemory:datamemory_MIPS|MemoryRam~9  ; 1       ;
; datamemory:datamemory_MIPS|MemoryRam~10 ; 1       ;
; datamemory:datamemory_MIPS|MemoryRam~11 ; 1       ;
; Total number of inverted registers = 7  ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                         ;
+----------------------------------------------+------------------------------------------------+------+
; Register Name                                ; Megafunction                                   ; Type ;
+----------------------------------------------+------------------------------------------------+------+
; instructionmemory:IM_MIPS|instruction[0..31] ; instructionmemory:IM_MIPS|instructionInt_rtl_0 ; RAM  ;
+----------------------------------------------+------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu|Multiplicador:multiplicador_MIPS|ACC:ACC0|Saidas[1]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cpu|Multiplicador:multiplicador_MIPS|Counter:COUNT0|n[2] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cpu|Multiplicador:multiplicador_MIPS|ACC:ACC0|Saidas[17] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |cpu|register:register_D_1|out[8]                         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |cpu|register:register_B_1|out[7]                         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |cpu|register:register_A|out[24]                          ;
; 65:1               ; 3 bits    ; 129 LEs       ; 12 LEs               ; 117 LEs                ; Yes        ; |cpu|register:register_CTRL_1|out[11]                     ;
; 65:1               ; 5 bits    ; 215 LEs       ; 10 LEs               ; 205 LEs                ; Yes        ; |cpu|register:register_CTRL_1|out[1]                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for Top-level Entity: |cpu                            ;
+------------------------------+-------+------+----------------------------+
; Assignment                   ; Value ; From ; To                         ;
+------------------------------+-------+------+----------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[31]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[31]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[30]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[30]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[29]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[29]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[28]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[28]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[27]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[27]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[26]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[26]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[25]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[25]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[24]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[24]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[23]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[23]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[22]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[22]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[21]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[21]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[20]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[20]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[19]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[19]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[18]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[18]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[17]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[17]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[16]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[16]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[15]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[15]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[14]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[14]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[13]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[13]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[12]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[12]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[11]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[11]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[10]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[10]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[9]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[9]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[8]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[8]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[7]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[7]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[6]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[6]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[5]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[5]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[4]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[4]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[3]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[3]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[2]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[2]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instruction[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instruction[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[31]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[31]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[30]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[30]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[29]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[29]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[28]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[28]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[27]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[27]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[26]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[26]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[25]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[25]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[24]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[24]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[23]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[23]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[22]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[22]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[21]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[21]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[20]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[20]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[19]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[19]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[18]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[18]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_A[0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_A[0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[31]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[31]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[30]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[30]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[29]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[29]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[28]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[28]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[27]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[27]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[26]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[26]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[25]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[25]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[24]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[24]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[23]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[23]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[22]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[22]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[21]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[21]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[20]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[20]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[19]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[19]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[18]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[18]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[17]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[17]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[16]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[16]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[15]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[15]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[14]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[14]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[13]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[13]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[12]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[12]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[11]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[11]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[10]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[10]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[9]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[9]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[8]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[8]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[7]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[7]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[6]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[6]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[5]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[5]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[4]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[4]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[3]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[3]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[2]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[2]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[1]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[1]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_B_1[0]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_B_1[0]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[31]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[31]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[30]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[30]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[29]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[29]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[28]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[28]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[27]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[27]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[26]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[26]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[25]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[25]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[24]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[24]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[23]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[23]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[22]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[22]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[21]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[21]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[20]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[20]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[19]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[19]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[18]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[18]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[17]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[17]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[16]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[16]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[15]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[15]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[14]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[14]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[13]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[13]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[12]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[12]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[11]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[11]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[10]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[10]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[9]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[9]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[8]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[8]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[7]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[7]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[6]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[6]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[5]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[5]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[4]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[4]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[3]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[3]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[2]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[2]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[1]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[1]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_D_1[0]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_D_1[0]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_register_ctrl_1[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_register_ctrl_1[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[31]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[31]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[30]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[30]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[29]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[29]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[28]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[28]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[27]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[27]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[26]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[26]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[25]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[25]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[24]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[24]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[23]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[23]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[22]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[22]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[21]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[21]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[20]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[20]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[19]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[19]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[18]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[18]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[17]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[17]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[16]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[16]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[15]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[15]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[14]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[14]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[13]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[13]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[12]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[12]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[11]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[11]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[10]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[10]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[9]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[9]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[8]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[8]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[7]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[7]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[6]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[6]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[5]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[5]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[4]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[4]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[3]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[3]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[2]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[2]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_mult[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_mult[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[31]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[31]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[30]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[30]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[29]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[29]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[28]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[28]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[27]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[27]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[26]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[26]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[25]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[25]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[24]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[24]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[23]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[23]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[22]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[22]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[21]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[21]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[20]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[20]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[19]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[19]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[18]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[18]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; output_datamemory[0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; output_datamemory[0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; CLK_SYS                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; CLK_SYS                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; CLK_MUL                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; CLK_MUL                    ;
+------------------------------+-------+------+----------------------------+


+----------------------------------------------------------------------+
; Source assignments for Multiplicador:multiplicador_MIPS|Control:CON0 ;
+-------------------+-------+------+-----------------------------------+
; Assignment        ; Value ; From ; To                                ;
+-------------------+-------+------+-----------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; state.S0                          ;
; PRESERVE_REGISTER ; on    ; -    ; state.S1                          ;
; PRESERVE_REGISTER ; on    ; -    ; state.S2                          ;
; PRESERVE_REGISTER ; on    ; -    ; state.S3                          ;
+-------------------+-------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for datamemory:datamemory_MIPS|altsyncram:MemoryRam_rtl_0|altsyncram_e591:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for instructionmemory:IM_MIPS|altsyncram:instructionInt_rtl_0|altsyncram_br71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLLGenerator|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------------+
; Parameter Name                ; Value                 ; Type                          ;
+-------------------------------+-----------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                       ;
; PLL_TYPE                      ; AUTO                  ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 10000                 ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                       ;
; LOCK_HIGH                     ; 1                     ; Untyped                       ;
; LOCK_LOW                      ; 1                     ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                       ;
; SKIP_VCO                      ; OFF                   ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                       ;
; BANDWIDTH                     ; 0                     ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                       ;
; DOWN_SPREAD                   ; 0                     ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 34                    ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                       ;
; DPA_DIVIDER                   ; 0                     ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                       ;
; VCO_MIN                       ; 0                     ; Untyped                       ;
; VCO_MAX                       ; 0                     ; Untyped                       ;
; VCO_CENTER                    ; 0                     ; Untyped                       ;
; PFD_MIN                       ; 0                     ; Untyped                       ;
; PFD_MAX                       ; 0                     ; Untyped                       ;
; M_INITIAL                     ; 0                     ; Untyped                       ;
; M                             ; 0                     ; Untyped                       ;
; N                             ; 1                     ; Untyped                       ;
; M2                            ; 1                     ; Untyped                       ;
; N2                            ; 1                     ; Untyped                       ;
; SS                            ; 1                     ; Untyped                       ;
; C0_HIGH                       ; 0                     ; Untyped                       ;
; C1_HIGH                       ; 0                     ; Untyped                       ;
; C2_HIGH                       ; 0                     ; Untyped                       ;
; C3_HIGH                       ; 0                     ; Untyped                       ;
; C4_HIGH                       ; 0                     ; Untyped                       ;
; C5_HIGH                       ; 0                     ; Untyped                       ;
; C6_HIGH                       ; 0                     ; Untyped                       ;
; C7_HIGH                       ; 0                     ; Untyped                       ;
; C8_HIGH                       ; 0                     ; Untyped                       ;
; C9_HIGH                       ; 0                     ; Untyped                       ;
; C0_LOW                        ; 0                     ; Untyped                       ;
; C1_LOW                        ; 0                     ; Untyped                       ;
; C2_LOW                        ; 0                     ; Untyped                       ;
; C3_LOW                        ; 0                     ; Untyped                       ;
; C4_LOW                        ; 0                     ; Untyped                       ;
; C5_LOW                        ; 0                     ; Untyped                       ;
; C6_LOW                        ; 0                     ; Untyped                       ;
; C7_LOW                        ; 0                     ; Untyped                       ;
; C8_LOW                        ; 0                     ; Untyped                       ;
; C9_LOW                        ; 0                     ; Untyped                       ;
; C0_INITIAL                    ; 0                     ; Untyped                       ;
; C1_INITIAL                    ; 0                     ; Untyped                       ;
; C2_INITIAL                    ; 0                     ; Untyped                       ;
; C3_INITIAL                    ; 0                     ; Untyped                       ;
; C4_INITIAL                    ; 0                     ; Untyped                       ;
; C5_INITIAL                    ; 0                     ; Untyped                       ;
; C6_INITIAL                    ; 0                     ; Untyped                       ;
; C7_INITIAL                    ; 0                     ; Untyped                       ;
; C8_INITIAL                    ; 0                     ; Untyped                       ;
; C9_INITIAL                    ; 0                     ; Untyped                       ;
; C0_MODE                       ; BYPASS                ; Untyped                       ;
; C1_MODE                       ; BYPASS                ; Untyped                       ;
; C2_MODE                       ; BYPASS                ; Untyped                       ;
; C3_MODE                       ; BYPASS                ; Untyped                       ;
; C4_MODE                       ; BYPASS                ; Untyped                       ;
; C5_MODE                       ; BYPASS                ; Untyped                       ;
; C6_MODE                       ; BYPASS                ; Untyped                       ;
; C7_MODE                       ; BYPASS                ; Untyped                       ;
; C8_MODE                       ; BYPASS                ; Untyped                       ;
; C9_MODE                       ; BYPASS                ; Untyped                       ;
; C0_PH                         ; 0                     ; Untyped                       ;
; C1_PH                         ; 0                     ; Untyped                       ;
; C2_PH                         ; 0                     ; Untyped                       ;
; C3_PH                         ; 0                     ; Untyped                       ;
; C4_PH                         ; 0                     ; Untyped                       ;
; C5_PH                         ; 0                     ; Untyped                       ;
; C6_PH                         ; 0                     ; Untyped                       ;
; C7_PH                         ; 0                     ; Untyped                       ;
; C8_PH                         ; 0                     ; Untyped                       ;
; C9_PH                         ; 0                     ; Untyped                       ;
; L0_HIGH                       ; 1                     ; Untyped                       ;
; L1_HIGH                       ; 1                     ; Untyped                       ;
; G0_HIGH                       ; 1                     ; Untyped                       ;
; G1_HIGH                       ; 1                     ; Untyped                       ;
; G2_HIGH                       ; 1                     ; Untyped                       ;
; G3_HIGH                       ; 1                     ; Untyped                       ;
; E0_HIGH                       ; 1                     ; Untyped                       ;
; E1_HIGH                       ; 1                     ; Untyped                       ;
; E2_HIGH                       ; 1                     ; Untyped                       ;
; E3_HIGH                       ; 1                     ; Untyped                       ;
; L0_LOW                        ; 1                     ; Untyped                       ;
; L1_LOW                        ; 1                     ; Untyped                       ;
; G0_LOW                        ; 1                     ; Untyped                       ;
; G1_LOW                        ; 1                     ; Untyped                       ;
; G2_LOW                        ; 1                     ; Untyped                       ;
; G3_LOW                        ; 1                     ; Untyped                       ;
; E0_LOW                        ; 1                     ; Untyped                       ;
; E1_LOW                        ; 1                     ; Untyped                       ;
; E2_LOW                        ; 1                     ; Untyped                       ;
; E3_LOW                        ; 1                     ; Untyped                       ;
; L0_INITIAL                    ; 1                     ; Untyped                       ;
; L1_INITIAL                    ; 1                     ; Untyped                       ;
; G0_INITIAL                    ; 1                     ; Untyped                       ;
; G1_INITIAL                    ; 1                     ; Untyped                       ;
; G2_INITIAL                    ; 1                     ; Untyped                       ;
; G3_INITIAL                    ; 1                     ; Untyped                       ;
; E0_INITIAL                    ; 1                     ; Untyped                       ;
; E1_INITIAL                    ; 1                     ; Untyped                       ;
; E2_INITIAL                    ; 1                     ; Untyped                       ;
; E3_INITIAL                    ; 1                     ; Untyped                       ;
; L0_MODE                       ; BYPASS                ; Untyped                       ;
; L1_MODE                       ; BYPASS                ; Untyped                       ;
; G0_MODE                       ; BYPASS                ; Untyped                       ;
; G1_MODE                       ; BYPASS                ; Untyped                       ;
; G2_MODE                       ; BYPASS                ; Untyped                       ;
; G3_MODE                       ; BYPASS                ; Untyped                       ;
; E0_MODE                       ; BYPASS                ; Untyped                       ;
; E1_MODE                       ; BYPASS                ; Untyped                       ;
; E2_MODE                       ; BYPASS                ; Untyped                       ;
; E3_MODE                       ; BYPASS                ; Untyped                       ;
; L0_PH                         ; 0                     ; Untyped                       ;
; L1_PH                         ; 0                     ; Untyped                       ;
; G0_PH                         ; 0                     ; Untyped                       ;
; G1_PH                         ; 0                     ; Untyped                       ;
; G2_PH                         ; 0                     ; Untyped                       ;
; G3_PH                         ; 0                     ; Untyped                       ;
; E0_PH                         ; 0                     ; Untyped                       ;
; E1_PH                         ; 0                     ; Untyped                       ;
; E2_PH                         ; 0                     ; Untyped                       ;
; E3_PH                         ; 0                     ; Untyped                       ;
; M_PH                          ; 0                     ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; CLK0_COUNTER                  ; G0                    ; Untyped                       ;
; CLK1_COUNTER                  ; G0                    ; Untyped                       ;
; CLK2_COUNTER                  ; G0                    ; Untyped                       ;
; CLK3_COUNTER                  ; G0                    ; Untyped                       ;
; CLK4_COUNTER                  ; G0                    ; Untyped                       ;
; CLK5_COUNTER                  ; G0                    ; Untyped                       ;
; CLK6_COUNTER                  ; E0                    ; Untyped                       ;
; CLK7_COUNTER                  ; E1                    ; Untyped                       ;
; CLK8_COUNTER                  ; E2                    ; Untyped                       ;
; CLK9_COUNTER                  ; E3                    ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                       ;
; M_TIME_DELAY                  ; 0                     ; Untyped                       ;
; N_TIME_DELAY                  ; 0                     ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                       ;
; VCO_POST_SCALE                ; 0                     ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX         ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                       ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV GX         ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplicador:multiplicador_MIPS|Control:CON0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; S0             ; 0     ; Signed Integer                                                    ;
; S1             ; 1     ; Signed Integer                                                    ;
; S2             ; 2     ; Signed Integer                                                    ;
; S3             ; 3     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datamemory:datamemory_MIPS|altsyncram:MemoryRam_rtl_0 ;
+------------------------------------+-----------------------------------------+-------------------------+
; Parameter Name                     ; Value                                   ; Type                    ;
+------------------------------------+-----------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT                             ; Untyped                 ;
; WIDTH_A                            ; 32                                      ; Untyped                 ;
; WIDTHAD_A                          ; 10                                      ; Untyped                 ;
; NUMWORDS_A                         ; 1024                                    ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                 ;
; WIDTH_B                            ; 1                                       ; Untyped                 ;
; WIDTHAD_B                          ; 1                                       ; Untyped                 ;
; NUMWORDS_B                         ; 1                                       ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                 ;
; BYTE_SIZE                          ; 8                                       ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                 ;
; INIT_FILE                          ; db/cpu.ram0_datamemory_1d545f57.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX                           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_e591                         ; Untyped                 ;
+------------------------------------+-----------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instructionmemory:IM_MIPS|altsyncram:instructionInt_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------+
; Parameter Name                     ; Value                                          ; Type                 ;
+------------------------------------+------------------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped              ;
; OPERATION_MODE                     ; ROM                                            ; Untyped              ;
; WIDTH_A                            ; 32                                             ; Untyped              ;
; WIDTHAD_A                          ; 10                                             ; Untyped              ;
; NUMWORDS_A                         ; 1024                                           ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped              ;
; WIDTH_B                            ; 1                                              ; Untyped              ;
; WIDTHAD_B                          ; 1                                              ; Untyped              ;
; NUMWORDS_B                         ; 1                                              ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped              ;
; BYTE_SIZE                          ; 8                                              ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped              ;
; INIT_FILE                          ; db/cpu.ram0_instructionmemory_56655cf4.hdl.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                  ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_br71                                ; Untyped              ;
+------------------------------------+------------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; PLL:PLLGenerator|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 2                                                         ;
; Entity Instance                           ; datamemory:datamemory_MIPS|altsyncram:MemoryRam_rtl_0     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; instructionmemory:IM_MIPS|altsyncram:instructionInt_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 32                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:register_CTRL_3"                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[31..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplicador:multiplicador_MIPS|ACC:ACC0"                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Saidas[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplicador:multiplicador_MIPS"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Idle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:PLLGenerator"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 133                         ;
; cycloneiii_ff         ; 1314                        ;
;     CLR               ; 219                         ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 1056                        ;
;     ENA CLR SLD       ; 6                           ;
; cycloneiii_lcell_comb ; 1895                        ;
;     arith             ; 61                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 48                          ;
;     normal            ; 1834                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 150                         ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 216                         ;
;         4 data inputs ; 1425                        ;
; cycloneiii_ram_block  ; 64                          ;
; cycloneiv_pll         ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 8.10                        ;
; Average LUT depth     ; 4.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jul 20 20:55:05 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: TB File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file registerfile/registerfile.v
    Info (12023): Found entity 1: registerfile File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/RegisterFile/registerfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register/register.v
    Info (12023): Found entity 1: register File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Register/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: PLL File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/PLL/PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pc/pc.v
    Info (12023): Found entity 1: PC File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/PC/PC.v Line: 1
Warning (12090): Entity "mux" obtained from "MUX/mux.v" instead of from Quartus Prime megafunction library File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux/mux.v
    Info (12023): Found entity 1: mux File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador/counter/counter.v
    Info (12023): Found entity 1: Counter File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Counter/Counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador/control/control.v
    Info (12023): Found entity 1: Control File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Control/Control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador/adder/adder.v
    Info (12023): Found entity 1: Adder File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Adder/Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador/acc/acc.v
    Info (12023): Found entity 1: ACC File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/ACC/ACC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador/multiplicador.v
    Info (12023): Found entity 1: Multiplicador File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Multiplicador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory/instructionmemory.v
    Info (12023): Found entity 1: instructionmemory File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend/extend.v
    Info (12023): Found entity 1: extend File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Extend/extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory/datamemory.v
    Info (12023): Found entity 1: datamemory File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/DataMemory/DataMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control/control.v
    Info (12023): Found entity 1: control File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu.v
    Info (12023): Found entity 1: alu File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/ALU/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addrdecoding/addrdecoding.v
    Info (12023): Found entity 1: ADDRDecoding File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/ADDRDecoding/ADDRDecoding.v Line: 1
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLLGenerator" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 59
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLLGenerator|altpll:altpll_component" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/PLL/PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "PLL:PLLGenerator|altpll:altpll_component" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/PLL/PLL.v Line: 107
Info (12133): Instantiated megafunction "PLL:PLLGenerator|altpll:altpll_component" with the following parameter: File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/PLL/PLL.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "34"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLLGenerator|altpll:altpll_component|PLL_altpll:auto_generated" File: d:/quartuslite/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "PC" for hierarchy "PC:pc_MIPS" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 66
Info (12128): Elaborating entity "instructionmemory" for hierarchy "instructionmemory:IM_MIPS" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 73
Warning (10030): Net "instructionInt.data_a" at instructionmemory.v(6) has no driver or initial value, using a default initial value '0' File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory.v Line: 6
Warning (10030): Net "instructionInt.waddr_a" at instructionmemory.v(6) has no driver or initial value, using a default initial value '0' File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory.v Line: 6
Warning (10030): Net "instructionInt.we_a" at instructionmemory.v(6) has no driver or initial value, using a default initial value '0' File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory.v Line: 6
Info (12128): Elaborating entity "registerfile" for hierarchy "registerfile:registerfile_MIPS" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 88
Warning (10240): Verilog HDL Always Construct warning at registerfile.v(15): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/RegisterFile/registerfile.v Line: 15
Info (12128): Elaborating entity "control" for hierarchy "control:control_MIPS" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 93
Warning (10036): Verilog HDL or VHDL warning at control.v(6): object "a_reg" assigned a value but never read File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 6
Warning (10036): Verilog HDL or VHDL warning at control.v(6): object "b_reg" assigned a value but never read File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 6
Warning (10235): Verilog HDL Always Construct warning at control.v(70): variable "op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 70
Warning (10235): Verilog HDL Always Construct warning at control.v(74): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 74
Warning (10235): Verilog HDL Always Construct warning at control.v(75): variable "rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 75
Warning (10230): Verilog HDL assignment warning at control.v(75): truncated value with size 5 to match size of target (1) File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 75
Warning (10235): Verilog HDL Always Construct warning at control.v(76): variable "rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 76
Warning (10230): Verilog HDL assignment warning at control.v(76): truncated value with size 5 to match size of target (1) File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 76
Warning (10235): Verilog HDL Always Construct warning at control.v(81): variable "rd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 81
Warning (10235): Verilog HDL Always Construct warning at control.v(83): variable "funct" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 83
Warning (10235): Verilog HDL Always Construct warning at control.v(122): variable "rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 122
Warning (10230): Verilog HDL assignment warning at control.v(122): truncated value with size 5 to match size of target (1) File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 122
Warning (10235): Verilog HDL Always Construct warning at control.v(131): variable "rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 131
Warning (10235): Verilog HDL Always Construct warning at control.v(136): variable "rs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 136
Warning (10230): Verilog HDL assignment warning at control.v(136): truncated value with size 5 to match size of target (1) File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 136
Warning (10235): Verilog HDL Always Construct warning at control.v(137): variable "rt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 137
Warning (10230): Verilog HDL assignment warning at control.v(137): truncated value with size 5 to match size of target (1) File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v Line: 137
Info (12128): Elaborating entity "extend" for hierarchy "extend:extend_MIPS" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 98
Info (12128): Elaborating entity "register" for hierarchy "register:register_A" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 105
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_MIPS" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 136
Info (12128): Elaborating entity "Multiplicador" for hierarchy "Multiplicador:multiplicador_MIPS" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 147
Info (12128): Elaborating entity "ACC" for hierarchy "Multiplicador:multiplicador_MIPS|ACC:ACC0" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Multiplicador.v Line: 20
Info (12128): Elaborating entity "Adder" for hierarchy "Multiplicador:multiplicador_MIPS|Adder:ADD0" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Multiplicador.v Line: 25
Info (12128): Elaborating entity "Counter" for hierarchy "Multiplicador:multiplicador_MIPS|Counter:COUNT0" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Multiplicador.v Line: 31
Warning (10230): Verilog HDL assignment warning at Counter.v(20): truncated value with size 32 to match size of target (6) File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Counter/Counter.v Line: 20
Info (12128): Elaborating entity "Control" for hierarchy "Multiplicador:multiplicador_MIPS|Control:CON0" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Multiplicador.v Line: 43
Info (12128): Elaborating entity "mux" for hierarchy "mux:mux_Execute_1" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 154
Info (12128): Elaborating entity "ADDRDecoding" for hierarchy "ADDRDecoding:ADDRDecoding_MIPS" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 191
Warning (10230): Verilog HDL assignment warning at ADDRDecoding.v(7): truncated value with size 32 to match size of target (21) File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/ADDRDecoding/ADDRDecoding.v Line: 7
Warning (10230): Verilog HDL assignment warning at ADDRDecoding.v(35): truncated value with size 21 to match size of target (1) File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/ADDRDecoding/ADDRDecoding.v Line: 35
Info (12128): Elaborating entity "datamemory" for hierarchy "datamemory:datamemory_MIPS" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 200
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "output_buf_memory[0]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[1]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[2]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[3]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[4]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[5]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[6]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[7]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[8]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[9]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[10]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[11]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[12]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[13]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[14]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[15]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[16]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[17]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[18]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[19]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[20]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[21]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[22]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[23]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[24]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[25]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[26]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[27]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[28]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[29]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[30]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
    Warning (13049): Converted tri-state buffer "output_buf_memory[31]" feeding internal logic into a wire File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 39
Warning (276021): Created node "datamemory:datamemory_MIPS|MemoryRam" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design. File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/DataMemory/DataMemory.v Line: 9
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datamemory:datamemory_MIPS|MemoryRam_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/cpu.ram0_datamemory_1d545f57.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instructionmemory:IM_MIPS|instructionInt_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/cpu.ram0_instructionmemory_56655cf4.hdl.mif
Info (12130): Elaborated megafunction instantiation "datamemory:datamemory_MIPS|altsyncram:MemoryRam_rtl_0"
Info (12133): Instantiated megafunction "datamemory:datamemory_MIPS|altsyncram:MemoryRam_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/cpu.ram0_datamemory_1d545f57.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e591.tdf
    Info (12023): Found entity 1: altsyncram_e591 File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/db/altsyncram_e591.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "instructionmemory:IM_MIPS|altsyncram:instructionInt_rtl_0"
Info (12133): Instantiated megafunction "instructionmemory:IM_MIPS|altsyncram:instructionInt_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_br71.tdf
    Info (12023): Found entity 1: altsyncram_br71 File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/db/altsyncram_br71.tdf Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "output_register_D_1[11]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[9]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[8]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[10]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[0]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[1]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[2]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[3]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[4]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[5]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[6]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[7]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[12]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[13]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[14]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[15]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[16]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[17]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[18]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[19]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[20]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[21]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[22]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[23]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[24]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[25]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[26]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[27]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[28]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[29]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[30]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_D_1[31]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 15
    Info (17048): Logic cell "output_register_ctrl_1[7]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 16
    Info (17048): Logic cell "output_register_B_1[0]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[1]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[2]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[3]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[4]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[5]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[6]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[7]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[8]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[9]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[10]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[11]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[12]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[13]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[14]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[15]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[16]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[17]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[18]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[19]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[20]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[21]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[22]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[23]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[24]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[25]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[26]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[27]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[28]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[29]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[30]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_B_1[31]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 14
    Info (17048): Logic cell "output_register_ctrl_1[10]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 16
    Info (17048): Logic cell "output_register_A[11]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_register_ctrl_1[9]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 16
    Info (17048): Logic cell "output_register_ctrl_1[11]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 16
    Info (17048): Logic cell "output_register_ctrl_1[8]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 16
    Info (17048): Logic cell "output_register_A[10]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_register_A[9]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_register_A[8]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_register_A[7]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_register_A[6]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_register_A[5]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_register_A[4]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_register_A[3]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_register_A[2]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_register_A[1]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_register_A[0]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[11]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_mult[9]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_mult[8]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_mult[10]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_mult[0]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_mult[1]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_mult[2]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_mult[3]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_mult[4]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_mult[5]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_mult[6]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_mult[7]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[12]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[12]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[13]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[13]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[14]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[14]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[15]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[15]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[16]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[16]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[17]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[17]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[18]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[18]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[19]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[19]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[20]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[20]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[21]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[21]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[22]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[22]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[23]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[23]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[24]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[24]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[25]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[25]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[26]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[26]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[27]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[27]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[28]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[28]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[29]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[29]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[30]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[30]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_A[31]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 13
    Info (17048): Logic cell "output_mult[31]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 17
    Info (17048): Logic cell "output_register_ctrl_1[6]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 16
    Info (17048): Logic cell "output_register_ctrl_1[5]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 16
    Info (17048): Logic cell "output_register_ctrl_1[0]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 16
    Info (17048): Logic cell "output_register_ctrl_1[1]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 16
    Info (17048): Logic cell "output_register_ctrl_1[2]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 16
    Info (17048): Logic cell "output_register_ctrl_1[4]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 16
    Info (17048): Logic cell "output_register_ctrl_1[3]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 16
Info (144001): Generated suppressed messages file D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/output_files/cpu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Data_BUS_READ[0]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[1]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[2]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[3]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[4]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[5]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[6]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[7]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[8]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[9]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[10]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[11]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[12]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[13]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[14]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[15]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[16]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[17]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[18]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[19]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[20]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[21]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[22]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[23]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[24]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[25]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[26]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[27]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[28]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[29]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[30]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
    Warning (15610): No output dependent on input pin "Data_BUS_READ[31]" File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v Line: 8
Info (21057): Implemented 3234 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 98 output pins
    Info (21061): Implemented 3036 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 4890 megabytes
    Info: Processing ended: Wed Jul 20 20:55:16 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/output_files/cpu.map.smsg.


