Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Nov  3 22:52:37 2016
| Host         : eecs-digital-22 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
| Design       : XADCdemo
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            4 |
| Yes          | No                    | No                     |              15 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+------------------+------------------+----------------+
|         Clock Signal         | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+---------------+------------------+------------------+----------------+
|  instance_name/inst/clk_out1 | x/vsyncoff    | x/vsyncon        |                1 |              1 |
|  instance_name/inst/clk_out1 | x/hsyncoff    | x/hsyncon        |                1 |              1 |
|  segment1/XLXI_47/Q_reg[2]   |               |                  |                2 |              3 |
|  instance_name/inst/clk_out1 | x/hreset      | x/displayY0      |                3 |             10 |
|  instance_name/inst/clk_out1 |               | x/hreset         |                4 |             11 |
|  instance_name/inst/clk_out1 | load          |                  |                6 |             15 |
|  instance_name/inst/clk_out1 |               |                  |               36 |            102 |
+------------------------------+---------------+------------------+------------------+----------------+


