{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554342169156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554342169187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 19:42:49 2019 " "Processing started: Wed Apr 03 19:42:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554342169187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342169187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_ALU -c DE10_LITE_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_ALU -c DE10_LITE_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342169187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554342170015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554342170015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.v 6 6 " "Found 6 design units, including 6 entities, in source file arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183140 ""} { "Info" "ISGN_ENTITY_NAME" "2 ripple_carry_adder " "Found entity 2: ripple_carry_adder" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183140 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtract " "Found entity 3: subtract" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183140 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiply_by_2 " "Found entity 4: multiply_by_2" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183140 ""} { "Info" "ISGN_ENTITY_NAME" "5 divide_by_2 " "Found entity 5: divide_by_2" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183140 ""} { "Info" "ISGN_ENTITY_NAME" "6 multiply " "Found entity 6: multiply" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342183140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342183172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparison.v 4 4 " "Found 4 design units, including 4 entities, in source file comparison.v" { { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "Comparison.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Comparison.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183203 ""} { "Info" "ISGN_ENTITY_NAME" "2 greater_than " "Found entity 2: greater_than" {  } { { "Comparison.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Comparison.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183203 ""} { "Info" "ISGN_ENTITY_NAME" "3 less_than " "Found entity 3: less_than" {  } { { "Comparison.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Comparison.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183203 ""} { "Info" "ISGN_ENTITY_NAME" "4 max " "Found entity 4: max" {  } { { "Comparison.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Comparison.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342183203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical.v 4 4 " "Found 4 design units, including 4 entities, in source file logical.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_and " "Found entity 1: m_and" {  } { { "Logical.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Logical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183218 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_or " "Found entity 2: m_or" {  } { { "Logical.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Logical.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183218 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_xor " "Found entity 3: m_xor" {  } { { "Logical.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Logical.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183218 ""} { "Info" "ISGN_ENTITY_NAME" "4 m_not " "Found entity 4: m_not" {  } { { "Logical.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Logical.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342183218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 4 4 " "Found 4 design units, including 4 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_mux " "Found entity 1: arithmetic_mux" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183265 ""} { "Info" "ISGN_ENTITY_NAME" "2 logical_mux " "Found entity 2: logical_mux" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183265 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparison_mux " "Found entity 3: comparison_mux" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183265 ""} { "Info" "ISGN_ENTITY_NAME" "4 main " "Found entity 4: main" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342183265 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "magic.v(8) " "Verilog HDL information at magic.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "magic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/magic.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554342183297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic.v 1 1 " "Found 1 design units, including 1 entities, in source file magic.v" { { "Info" "ISGN_ENTITY_NAME" "1 magic_mode " "Found entity 1: magic_mode" {  } { { "magic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/magic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342183297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out Arithmetic.v(80) " "Verilog HDL Implicit Net warning at Arithmetic.v(80): created implicit net for \"carry_out\"" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_add Arithmetic.v(162) " "Verilog HDL Implicit Net warning at Arithmetic.v(162): created implicit net for \"wire_add\"" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183297 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_alu.v 1 1 " "Using design file de10_lite_alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_ALU " "Found entity 1: DE10_LITE_ALU" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342183515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554342183515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_ALU " "Elaborating entity \"DE10_LITE_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554342183531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 de10_lite_alu.v(65) " "Verilog HDL assignment warning at de10_lite_alu.v(65): truncated value with size 32 to match size of target (2)" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554342183531 "|DE10_LITE_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 de10_lite_alu.v(76) " "Verilog HDL assignment warning at de10_lite_alu.v(76): truncated value with size 32 to match size of target (2)" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554342183531 "|DE10_LITE_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:a_seg " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:a_seg\"" {  } { { "de10_lite_alu.v" "a_seg" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183531 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(15) " "Verilog HDL Always Construct warning at SevenSegment.v(15): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(16) " "Verilog HDL Always Construct warning at SevenSegment.v(16): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(17) " "Verilog HDL Always Construct warning at SevenSegment.v(17): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(18) " "Verilog HDL Always Construct warning at SevenSegment.v(18): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(19) " "Verilog HDL Always Construct warning at SevenSegment.v(19): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(20) " "Verilog HDL Always Construct warning at SevenSegment.v(20): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(21) " "Verilog HDL Always Construct warning at SevenSegment.v(21): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(22) " "Verilog HDL Always Construct warning at SevenSegment.v(22): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(23) " "Verilog HDL Always Construct warning at SevenSegment.v(23): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(24) " "Verilog HDL Always Construct warning at SevenSegment.v(24): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(25) " "Verilog HDL Always Construct warning at SevenSegment.v(25): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(26) " "Verilog HDL Always Construct warning at SevenSegment.v(26): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(27) " "Verilog HDL Always Construct warning at SevenSegment.v(27): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(28) " "Verilog HDL Always Construct warning at SevenSegment.v(28): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(29) " "Verilog HDL Always Construct warning at SevenSegment.v(29): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(30) " "Verilog HDL Always Construct warning at SevenSegment.v(30): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:m " "Elaborating entity \"main\" for hierarchy \"main:m\"" {  } { { "de10_lite_alu.v" "m" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183547 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "am_out Multiplexer.v(165) " "Verilog HDL Always Construct warning at Multiplexer.v(165): variable \"am_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "log_out Multiplexer.v(166) " "Verilog HDL Always Construct warning at Multiplexer.v(166): variable \"log_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "comp_out Multiplexer.v(167) " "Verilog HDL Always Construct warning at Multiplexer.v(167): variable \"comp_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "magic_out Multiplexer.v(168) " "Verilog HDL Always Construct warning at Multiplexer.v(168): variable \"magic_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_mux main:m\|arithmetic_mux:am " "Elaborating entity \"arithmetic_mux\" for hierarchy \"main:m\|arithmetic_mux:am\"" {  } { { "Multiplexer.v" "am" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adder_out Multiplexer.v(28) " "Verilog HDL Always Construct warning at Multiplexer.v(28): variable \"adder_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adder_out Multiplexer.v(29) " "Verilog HDL Always Construct warning at Multiplexer.v(29): variable \"adder_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_out Multiplexer.v(31) " "Verilog HDL Always Construct warning at Multiplexer.v(31): variable \"sub_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mult_out Multiplexer.v(33) " "Verilog HDL Always Construct warning at Multiplexer.v(33): variable \"mult_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mult_out Multiplexer.v(34) " "Verilog HDL Always Construct warning at Multiplexer.v(34): variable \"mult_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_out Multiplexer.v(37) " "Verilog HDL Always Construct warning at Multiplexer.v(37): variable \"div_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_out Multiplexer.v(38) " "Verilog HDL Always Construct warning at Multiplexer.v(38): variable \"div_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Multiplexer.v(25) " "Verilog HDL Always Construct warning at Multiplexer.v(25): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Multiplexer.v(25) " "Inferred latch for \"out\[4\]\" at Multiplexer.v(25)" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Multiplexer.v(25) " "Inferred latch for \"out\[5\]\" at Multiplexer.v(25)" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Multiplexer.v(25) " "Inferred latch for \"out\[6\]\" at Multiplexer.v(25)" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Multiplexer.v(25) " "Inferred latch for \"out\[7\]\" at Multiplexer.v(25)" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Multiplexer.v(25) " "Inferred latch for \"out\[8\]\" at Multiplexer.v(25)" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342183562 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder main:m\|arithmetic_mux:am\|ripple_carry_adder:adder " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"main:m\|arithmetic_mux:am\|ripple_carry_adder:adder\"" {  } { { "Multiplexer.v" "adder" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder main:m\|arithmetic_mux:am\|ripple_carry_adder:adder\|full_adder:gen1\[0\].f_a " "Elaborating entity \"full_adder\" for hierarchy \"main:m\|arithmetic_mux:am\|ripple_carry_adder:adder\|full_adder:gen1\[0\].f_a\"" {  } { { "Arithmetic.v" "gen1\[0\].f_a" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract main:m\|arithmetic_mux:am\|subtract:sub " "Elaborating entity \"subtract\" for hierarchy \"main:m\|arithmetic_mux:am\|subtract:sub\"" {  } { { "Multiplexer.v" "sub" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply_by_2 main:m\|arithmetic_mux:am\|multiply_by_2:m2 " "Elaborating entity \"multiply_by_2\" for hierarchy \"main:m\|arithmetic_mux:am\|multiply_by_2:m2\"" {  } { { "Multiplexer.v" "m2" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_2 main:m\|arithmetic_mux:am\|divide_by_2:d2 " "Elaborating entity \"divide_by_2\" for hierarchy \"main:m\|arithmetic_mux:am\|divide_by_2:d2\"" {  } { { "Multiplexer.v" "d2" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_mux main:m\|logical_mux:lm " "Elaborating entity \"logical_mux\" for hierarchy \"main:m\|logical_mux:lm\"" {  } { { "Multiplexer.v" "lm" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183656 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_out Multiplexer.v(68) " "Verilog HDL Always Construct warning at Multiplexer.v(68): variable \"and_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183656 "|DE10_LITE_ALU|main:m|logical_mux:lm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_out Multiplexer.v(69) " "Verilog HDL Always Construct warning at Multiplexer.v(69): variable \"or_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183656 "|DE10_LITE_ALU|main:m|logical_mux:lm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x_out Multiplexer.v(70) " "Verilog HDL Always Construct warning at Multiplexer.v(70): variable \"x_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183656 "|DE10_LITE_ALU|main:m|logical_mux:lm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "not_out Multiplexer.v(71) " "Verilog HDL Always Construct warning at Multiplexer.v(71): variable \"not_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183656 "|DE10_LITE_ALU|main:m|logical_mux:lm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_and main:m\|logical_mux:lm\|m_and:ad " "Elaborating entity \"m_and\" for hierarchy \"main:m\|logical_mux:lm\|m_and:ad\"" {  } { { "Multiplexer.v" "ad" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_or main:m\|logical_mux:lm\|m_or:o " "Elaborating entity \"m_or\" for hierarchy \"main:m\|logical_mux:lm\|m_or:o\"" {  } { { "Multiplexer.v" "o" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_xor main:m\|logical_mux:lm\|m_xor:x " "Elaborating entity \"m_xor\" for hierarchy \"main:m\|logical_mux:lm\|m_xor:x\"" {  } { { "Multiplexer.v" "x" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_not main:m\|logical_mux:lm\|m_not:n " "Elaborating entity \"m_not\" for hierarchy \"main:m\|logical_mux:lm\|m_not:n\"" {  } { { "Multiplexer.v" "n" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparison_mux main:m\|comparison_mux:cm " "Elaborating entity \"comparison_mux\" for hierarchy \"main:m\|comparison_mux:cm\"" {  } { { "Multiplexer.v" "cm" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183703 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "eq_out Multiplexer.v(99) " "Verilog HDL Always Construct warning at Multiplexer.v(99): variable \"eq_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183703 "|DE10_LITE_ALU|main:m|comparison_mux:cm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gt_out Multiplexer.v(100) " "Verilog HDL Always Construct warning at Multiplexer.v(100): variable \"gt_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183703 "|DE10_LITE_ALU|main:m|comparison_mux:cm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lt_out Multiplexer.v(101) " "Verilog HDL Always Construct warning at Multiplexer.v(101): variable \"lt_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183703 "|DE10_LITE_ALU|main:m|comparison_mux:cm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "max_out Multiplexer.v(102) " "Verilog HDL Always Construct warning at Multiplexer.v(102): variable \"max_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342183703 "|DE10_LITE_ALU|main:m|comparison_mux:cm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal main:m\|comparison_mux:cm\|equal:eq " "Elaborating entity \"equal\" for hierarchy \"main:m\|comparison_mux:cm\|equal:eq\"" {  } { { "Multiplexer.v" "eq" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "greater_than main:m\|comparison_mux:cm\|greater_than:gt " "Elaborating entity \"greater_than\" for hierarchy \"main:m\|comparison_mux:cm\|greater_than:gt\"" {  } { { "Multiplexer.v" "gt" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "less_than main:m\|comparison_mux:cm\|less_than:lt " "Elaborating entity \"less_than\" for hierarchy \"main:m\|comparison_mux:cm\|less_than:lt\"" {  } { { "Multiplexer.v" "lt" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max main:m\|comparison_mux:cm\|max:max_m " "Elaborating entity \"max\" for hierarchy \"main:m\|comparison_mux:cm\|max:max_m\"" {  } { { "Multiplexer.v" "max_m" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magic_mode main:m\|magic_mode:mm_mux " "Elaborating entity \"magic_mode\" for hierarchy \"main:m\|magic_mode:mm_mux\"" {  } { { "Multiplexer.v" "mm_mux" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342183781 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554342184359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:m\|arithmetic_mux:am\|out\[4\] " "Latch main:m\|arithmetic_mux:am\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554342184375 ""}  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554342184375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:m\|arithmetic_mux:am\|out\[5\] " "Latch main:m\|arithmetic_mux:am\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554342184375 ""}  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554342184375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:m\|arithmetic_mux:am\|out\[6\] " "Latch main:m\|arithmetic_mux:am\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554342184375 ""}  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554342184375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:m\|arithmetic_mux:am\|out\[7\] " "Latch main:m\|arithmetic_mux:am\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554342184375 ""}  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554342184375 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342184437 "|DE10_LITE_ALU|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554342184437 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554342184531 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554342185125 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/DE10_LITE_ALU.map.smsg " "Generated suppressed messages file Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/DE10_LITE_ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342185188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554342185359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342185359 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554342185468 "|DE10_LITE_ALU|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554342185468 "|DE10_LITE_ALU|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554342185468 "|DE10_LITE_ALU|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554342185468 "|DE10_LITE_ALU|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554342185468 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554342185468 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554342185468 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554342185468 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554342185468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554342185500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 19:43:05 2019 " "Processing ended: Wed Apr 03 19:43:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554342185500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554342185500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554342185500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342185500 ""}
