
projects/funcGen-project/out/funcGen-project.elf:     file format elf32-littlearm
projects/funcGen-project/out/funcGen-project.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0014b9

Program Header:
0x70000001 off    0x00011c44 vaddr 0x1a001c44 paddr 0x1a001c44 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010038 vaddr 0x10000038 paddr 0x10000038 align 2**16
         filesz 0x00000000 memsz 0x00000048 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00001c4c memsz 0x00001c4c flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a001c4c align 2**16
         filesz 0x00000038 memsz 0x00000038 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001c44  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000038  10000000  1a001c4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020038  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020038  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020038  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020038  2**2
                  CONTENTS
  6 .bss          00000048  10000038  10000038  00010038  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020038  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020038  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020038  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020038  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a001c44  1a001c44  00011c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00020038  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00020038  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00020038  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00020038  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00020038  2**2
                  CONTENTS
 17 .noinit       00000000  10000080  10000080  00020038  2**2
                  CONTENTS
 18 .debug_info   00010c37  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 00002a81  00000000  00000000  00030c6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    00006df9  00000000  00000000  000336f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000938  00000000  00000000  0003a4e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 000009c0  00000000  00000000  0003ae21  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000811f  00000000  00000000  0003b7e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   0000b3fc  00000000  00000000  00043900  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    0001e3af  00000000  00000000  0004ecfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      00000079  00000000  00000000  0006d0ab  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000034  00000000  00000000  0006d124  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00001770  00000000  00000000  0006d158  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000038 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a001c44 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000080 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 FuncGen.c
1a000300 l     F .text	00000016 clearInEvents
1a000316 l     F .text	00000006 enact_form_region_SQUARE
1a00031c l     F .text	00000006 enact_form_region_SINOIDAL
1a000322 l     F .text	00000006 enact_form_region_TRIANGULAR
1a000328 l     F .text	00000006 enact_control_region_VOLTAGE
1a00032e l     F .text	00000006 enact_control_region_FREQUENCY
1a000334 l     F .text	0000000a enact_TEC_PRESSED
1a00033e l     F .text	00000012 enseq_form_region_SQUARE_default
1a000350 l     F .text	00000012 enseq_form_region_SINOIDAL_default
1a000362 l     F .text	00000012 enseq_form_region_TRIANGULAR_default
1a000374 l     F .text	00000012 enseq_control_region_VOLTAGE_default
1a000386 l     F .text	00000012 enseq_control_region_FREQUENCY_default
1a000398 l     F .text	0000000a enseq_TEC_NOT_PRESSED_default
1a0003a2 l     F .text	00000012 enseq_TEC_PRESSED_default
1a0003b4 l     F .text	0000000a enseq_TEC_VALIDATION_default
1a0003be l     F .text	0000000a enseq_main_region_WAIT_default
1a0003c8 l     F .text	00000008 exseq_form_region_SQUARE
1a0003d0 l     F .text	00000008 exseq_form_region_SINOIDAL
1a0003d8 l     F .text	00000008 exseq_form_region_TRIANGULAR
1a0003e0 l     F .text	0000000a exseq_control_region_VOLTAGE
1a0003ea l     F .text	0000000a exseq_control_region_FREQUENCY
1a0003f4 l     F .text	0000000a exseq_TEC_NOT_PRESSED
1a0003fe l     F .text	0000000a exseq_TEC_PRESSED
1a000408 l     F .text	0000000a exseq_TEC_VALIDATION
1a000412 l     F .text	0000000a exseq_main_region_WAIT
1a00041c l     F .text	00000008 react_form_region__entry_Default
1a000424 l     F .text	00000008 enseq_form_region_default
1a00042c l     F .text	00000008 react_control_region__entry_Default
1a000434 l     F .text	00000008 enseq_control_region_default
1a00043c l     F .text	00000008 react_TEC__entry_Default
1a000444 l     F .text	00000008 enseq_TEC_default
1a00044c l     F .text	00000008 react_main_region__entry_Default
1a000454 l     F .text	00000008 enseq_main_region_default
1a00045c l     F .text	00000004 react
1a000460 l     F .text	00000026 form_region_SQUARE_react
1a000486 l     F .text	00000026 form_region_SINOIDAL_react
1a0004ac l     F .text	00000026 form_region_TRIANGULAR_react
1a0004d2 l     F .text	0000001e TEC_PRESSED_react
1a0004f0 l     F .text	0000002e TEC_VALIDATION_react
1a00051e l     F .text	0000007a main_region_WAIT_react
1a000598 l     F .text	0000004a control_region_VOLTAGE_react
1a0005e2 l     F .text	0000004a control_region_FREQUENCY_react
1a00062c l     F .text	0000000c exact_TEC_DEBOUNCE
1a000638 l     F .text	00000010 exseq_TEC_DEBOUNCE
1a000648 l     F .text	00000020 TEC_DEBOUNCE_react
1a000668 l     F .text	00000010 enact_TEC_DEBOUNCE
1a000678 l     F .text	00000012 enseq_TEC_DEBOUNCE_default
1a00068a l     F .text	0000001e TEC_NOT_PRESSED_react
00000000 l    df *ABS*	00000000 board_sysinit.c
1a001ad0 l     O .text	00000004 InitClkStates
1a001ad4 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a000864 l     F .text	00000044 Board_LED_Init
1a0008a8 l     F .text	00000040 Board_TEC_Init
1a0008e8 l     F .text	00000040 Board_GPIO_Init
1a000928 l     F .text	00000030 Board_ADC_Init
1a000958 l     F .text	00000038 Board_SPI_Init
1a000990 l     F .text	00000024 Board_I2C_Init
1a001b4c l     O .text	00000008 GpioButtons
1a001b54 l     O .text	0000000c GpioLeds
1a001b60 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000a44 l     F .text	000000a0 pll_calc_divs
1a000ae4 l     F .text	0000010c pll_get_frac
1a000bf0 l     F .text	00000048 Chip_Clock_FindBaseClock
1a000e5c l     F .text	00000022 Chip_Clock_GetDivRate
10000038 l     O .bss	00000008 audio_usb_pll_freq
1a001b80 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a000fc8 l     F .text	00000014 Chip_SSP_GetClockIndex
1a000fdc l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a00107c l     F .text	0000002c Chip_UART_GetIndex
1a001bec l     O .text	00000008 UART_BClock
1a001bf4 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000000 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a00125c l     F .text	00000014 Chip_ADC_GetClockIndex
1a001270 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a001bfc l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 main.c
10000044 l     O .bss	00000028 statechart
00000000 l    df *ABS*	00000000 TimerTicks.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a001c44 l       .bss_RAM5	00000000 __init_array_end
1a001c44 l       .bss_RAM5	00000000 __preinit_array_end
1a001c44 l       .bss_RAM5	00000000 __init_array_start
1a001c44 l       .bss_RAM5	00000000 __preinit_array_start
1a000c84 g     F .text	0000001c Chip_Clock_GetDividerSource
10000040 g     O .bss	00000001 SysTick_Time_Flag
1a000178  w    F .text	00000002 TIMER2_IRQHandler
1a000186  w    F .text	00000002 DebugMon_Handler
1a000178  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a000178  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a000178  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a000178  w    F .text	00000002 I2C0_IRQHandler
1a00155c g     F .text	0000000c funcGenIface_opAddF
1a00017c  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a001316 g     F .text	0000000c Chip_ADC_SetResolution
1a0015a4 g     F .text	0000000c SysTick_Handler
1a0014b4  w    F .text	00000002 initialise_monitor_handles
1a000178  w    F .text	00000002 SDIO_IRQHandler
1a000178  w    F .text	00000002 ATIMER_IRQHandler
1a000188  w    F .text	00000002 PendSV_Handler
1a00017a  w    F .text	00000002 NMI_Handler
1a001c4c g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a000178  w    F .text	00000002 I2C1_IRQHandler
1a000178  w    F .text	00000002 UART1_IRQHandler
1a000178  w    F .text	00000002 GPIO5_IRQHandler
1a000178  w    F .text	00000002 CAN1_IRQHandler
53ff63cc g       *ABS*	00000000 __valid_user_code_checksum
1a001544 g     F .text	0000000c funcGenIface_opAddV
1a001c4c g       .ARM.exidx	00000000 _etext
1a000178  w    F .text	00000002 USB1_IRQHandler
1a000178  w    F .text	00000002 I2S0_IRQHandler
1a00173c g     F .text	00000044 UpdateTimers
1a0006e8 g     F .text	000000b6 funcGen_runCycle
1a000178  w    F .text	00000002 TIMER3_IRQHandler
1a000f00 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a000178  w    F .text	00000002 UART0_IRQHandler
1a0001aa g     F .text	00000012 bss_init
1a0016ee g     F .text	00000028 IsPendEvent
1a000178  w    F .text	00000002 SGPIO_IRQHandler
1a001716 g     F .text	00000026 MarkAsAttEvent
1a001780 g     F .text	00000000 .hidden __aeabi_uldivmod
10000080 g       .noinit	00000000 _noinit
1000006c g     O .bss	00000004 SystemCoreClock
1a0010a8 g     F .text	00000054 Chip_UART_Init
1a000178  w    F .text	00000002 ADC0_IRQHandler
1a000182  w    F .text	00000002 UsageFault_Handler
1a000f7c g     F .text	0000004c Chip_Clock_GetRate
1a000178  w    F .text	00000002 GPIO6_IRQHandler
1a0007ec g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a0017b0 g     F .text	000002c2 .hidden __udivmoddi4
1a001b48 g     O .text	00000004 ExtRateIn
1a000178  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000178  w    F .text	00000002 GPIO1_IRQHandler
1a000178  w    F .text	00000002 SSP0_IRQHandler
1a001c44 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a001a78 g     F .text	00000048 __libc_init_array
1a000178  w    F .text	00000002 ADC1_IRQHandler
1a0009fc g     F .text	00000030 Board_Init
1a001542  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a000178  w    F .text	00000002 RTC_IRQHandler
10000080 g       .bss	00000000 _ebss
1a000178  w    F .text	00000002 TIMER0_IRQHandler
1a0014b8 g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a000178  w    F .text	00000002 SPI_IRQHandler
1a001220 g     F .text	0000003c Chip_I2C_SetClockRate
1a000178  w    F .text	00000002 LCD_IRQHandler
1a0006cc g     F .text	0000001c funcGen_enter
1a000c38 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018c g     F .text	0000001e data_init
1a000178  w    F .text	00000002 TIMER1_IRQHandler
1a001574 g     F .text	0000001c funcGen_setTimer
1a0011f8 g     F .text	00000028 Chip_I2C_Init
1a001684 g     F .text	00000034 SetNewTimerTick
1a000178  w    F .text	00000002 UART2_IRQHandler
1a000df4 g     F .text	00000068 Chip_Clock_GetMainPLLHz
1a000ff4 g     F .text	00000012 Chip_SSP_SetClockRate
1a000178  w    F .text	00000002 GPIO2_IRQHandler
1a000ed8 g     F .text	00000028 Chip_Clock_GetBaseClock
10000038 g       .bss	00000000 _bss
1a0012e4 g     F .text	00000032 Chip_ADC_SetSampleRate
1a000178  w    F .text	00000002 I2S1_IRQHandler
1a001006 g     F .text	0000003e Chip_SSP_SetBitRate
1a000a2c g     F .text	00000002 Chip_GPIO_Init
1a001b74 g     O .text	00000004 OscRateIn
10000080 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a000178  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a001a74  w    F .text	00000002 .hidden __aeabi_ldiv0
1a000178  w    F .text	00000002 USB0_IRQHandler
1a000178  w    F .text	00000002 GPIO3_IRQHandler
1a000178  w    F .text	00000002 SCT_IRQHandler
1a000ca0 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001ac0 g     F .text	00000010 memset
1a00017e  w    F .text	00000002 MemManage_Handler
1a0015b0 g     F .text	000000b0 main
1a000178  w    F .text	00000002 WDT_IRQHandler
1a0016b8 g     F .text	00000036 UnsetTimerTick
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000184  w    F .text	00000002 SVC_Handler
1a0006a8 g     F .text	00000024 funcGen_init
1a000178  w    F .text	00000002 GPIO7_IRQHandler
1a000f0c g     F .text	0000003c Chip_Clock_EnableOpts
1a000cbc g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000d74 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a00147c g     F .text	00000038 SystemInit
1a000178  w    F .text	00000002 SPIFI_IRQHandler
1a000178  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a001540  w    F .text	00000002 _fini
1a0012a4 g     F .text	00000040 Chip_ADC_Init
1a0007b4 g     F .text	00000038 Board_SetupMuxing
1a0010fc g     F .text	000000dc Chip_UART_SetBaudFDR
1a000178  w    F .text	00000002 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
10000070 g     O .bss	00000010 ticks
1a0007a0 g     F .text	00000012 funcGen_raiseTimeEvent
1a000178  w    F .text	00000002 CAN0_IRQHandler
1a001660 g     F .text	00000024 InitTimerTicks
10000000 g       .data	00000000 _data
1a000178 g       .text	00000000 __section_table_end
1a001044 g     F .text	00000038 Chip_SSP_Init
1a000178  w    F .text	00000002 GINT0_IRQHandler
1a000178  w    F .text	00000002 DAC_IRQHandler
1a0009b4 g     F .text	00000024 Board_Debug_Init
10000038 g       .data	00000000 _edata
1a0011d8 g     F .text	00000020 Chip_I2C_EventHandler
1a000178  w    F .text	00000002 M0SUB_IRQHandler
1a001324 g     F .text	00000158 Chip_SetupCoreClock
1a000178  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a000a30 g     F .text	00000014 SystemCoreClockUpdate
1a000178  w    F .text	00000002 DMA_IRQHandler
1a000178  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a001568 g     F .text	0000000c funcGenIface_opSubF
1a001a74  w    F .text	00000002 .hidden __aeabi_idiv0
1a000180  w    F .text	00000002 BusFault_Handler
1a000f48 g     F .text	00000034 Chip_Clock_Enable
1a000178  w    F .text	00000002 UART3_IRQHandler
1a000178  w    F .text	00000002 MCPWM_IRQHandler
1a0009d8 g     F .text	00000024 Board_LED_Set
1a000178  w    F .text	00000002 M0APP_IRQHandler
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a000178  w    F .text	00000002 GINT1_IRQHandler
1a001590 g     F .text	00000014 funcGen_unsetTimer
1a000e80 g     F .text	00000058 Chip_Clock_SetBaseClock
1a000178  w    F .text	00000002 GPIO4_IRQHandler
1a001550 g     F .text	0000000c funcGenIface_opSubV
1a000858 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 b9 14 00 1a 7b 01 00 1a 7d 01 00 1a     ........{...}...
1a000010:	7f 01 00 1a 81 01 00 1a 83 01 00 1a cc 63 ff 53     .............c.S
	...
1a00002c:	85 01 00 1a 87 01 00 1a 00 00 00 00 89 01 00 1a     ................
1a00003c:	a5 15 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	79 01 00 1a 79 01 00 1a 79 01 00 1a 00 00 00 00     y...y...y.......
1a000050:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a000060:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a000070:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a000080:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a000090:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000a0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000b0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000c0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000d0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000e0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000f0:	00 00 00 00 79 01 00 1a 79 01 00 1a 79 01 00 1a     ....y...y...y...
1a000100:	00 00 00 00 79 01 00 1a 79 01 00 1a 79 01 00 1a     ....y...y...y...
1a000110:	79 01 00 1a                                         y...

1a000114 <__data_section_table>:
1a000114:	1a001c4c 	.word	0x1a001c4c
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000038 	.word	0x00000038
1a000120:	1a001c4c 	.word	0x1a001c4c
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a001c4c 	.word	0x1a001c4c
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a001c4c 	.word	0x1a001c4c
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a001c4c 	.word	0x1a001c4c
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000038 	.word	0x10000038
1a000154:	00000048 	.word	0x00000048
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <ADC0_IRQHandler>:
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
1a000178:	e7fe      	b.n	1a000178 <ADC0_IRQHandler>

1a00017a <NMI_Handler>:

}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
1a00017a:	e7fe      	b.n	1a00017a <NMI_Handler>

1a00017c <HardFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
1a00017c:	e7fe      	b.n	1a00017c <HardFault_Handler>

1a00017e <MemManage_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
1a00017e:	e7fe      	b.n	1a00017e <MemManage_Handler>

1a000180 <BusFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
1a000180:	e7fe      	b.n	1a000180 <BusFault_Handler>

1a000182 <UsageFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler>

1a000184 <SVC_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
1a000184:	e7fe      	b.n	1a000184 <SVC_Handler>

1a000186 <DebugMon_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler>

1a000188 <PendSV_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler>
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
1a00018a:	e7fe      	b.n	1a00018a <PendSV_Handler+0x2>

1a00018c <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018c:	2300      	movs	r3, #0
1a00018e:	4293      	cmp	r3, r2
1a000190:	d20a      	bcs.n	1a0001a8 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000192:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000194:	f850 4b04 	ldr.w	r4, [r0], #4
1a000198:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	3304      	adds	r3, #4
1a00019e:	4293      	cmp	r3, r2
1a0001a0:	d3f8      	bcc.n	1a000194 <data_init+0x8>
}
1a0001a2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a6:	4770      	bx	lr
1a0001a8:	4770      	bx	lr

1a0001aa <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001aa:	2300      	movs	r3, #0
1a0001ac:	428b      	cmp	r3, r1
1a0001ae:	d204      	bcs.n	1a0001ba <bss_init+0x10>
        *pulDest++ = 0;
1a0001b0:	2200      	movs	r2, #0
1a0001b2:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b6:	3304      	adds	r3, #4
1a0001b8:	e7f8      	b.n	1a0001ac <bss_init+0x2>
}
1a0001ba:	4770      	bx	lr
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <clearInEvents>:
	return result;
}

static void clearInEvents(FuncGen* handle)
{
	handle->iface.evTecNotPressed_raised = bool_false;
1a000300:	2300      	movs	r3, #0
1a000302:	7203      	strb	r3, [r0, #8]
	handle->iface.evTecPressed_raised = bool_false;
1a000304:	7243      	strb	r3, [r0, #9]
	handle->internal.evUp_raised = bool_false;
1a000306:	7403      	strb	r3, [r0, #16]
	handle->internal.evDown_raised = bool_false;
1a000308:	7443      	strb	r3, [r0, #17]
	handle->internal.evForm_raised = bool_false;
1a00030a:	7483      	strb	r3, [r0, #18]
	handle->internal.evMode_raised = bool_false;
1a00030c:	74c3      	strb	r3, [r0, #19]
	handle->internal.siTecOK_raised = bool_false;
1a00030e:	7703      	strb	r3, [r0, #28]
	handle->timeEvents.funcGen_TEC_DEBOUNCE_tev0_raised = bool_false;
1a000310:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
1a000314:	4770      	bx	lr

1a000316 <enact_form_region_SQUARE>:

/* Entry action for state 'SQUARE'. */
static void enact_form_region_SQUARE(FuncGen* handle)
{
	/* Entry action for state 'SQUARE'. */
	handle->internal.optForm = FUNCGEN_FUNCGENIFACE_OPT_SQR;
1a000316:	2300      	movs	r3, #0
1a000318:	6183      	str	r3, [r0, #24]
}
1a00031a:	4770      	bx	lr

1a00031c <enact_form_region_SINOIDAL>:

/* Entry action for state 'SINOIDAL'. */
static void enact_form_region_SINOIDAL(FuncGen* handle)
{
	/* Entry action for state 'SINOIDAL'. */
	handle->internal.optForm = FUNCGEN_FUNCGENIFACE_OPT_SIN;
1a00031c:	2301      	movs	r3, #1
1a00031e:	6183      	str	r3, [r0, #24]
}
1a000320:	4770      	bx	lr

1a000322 <enact_form_region_TRIANGULAR>:

/* Entry action for state 'TRIANGULAR'. */
static void enact_form_region_TRIANGULAR(FuncGen* handle)
{
	/* Entry action for state 'TRIANGULAR'. */
	handle->internal.optForm = FUNCGEN_FUNCGENIFACE_OPT_TRI;
1a000322:	2302      	movs	r3, #2
1a000324:	6183      	str	r3, [r0, #24]
}
1a000326:	4770      	bx	lr

1a000328 <enact_control_region_VOLTAGE>:

/* Entry action for state 'VOLTAGE'. */
static void enact_control_region_VOLTAGE(FuncGen* handle)
{
	/* Entry action for state 'VOLTAGE'. */
	handle->internal.optMode = FUNCGEN_FUNCGENIFACE_OPT_V;
1a000328:	2301      	movs	r3, #1
1a00032a:	7503      	strb	r3, [r0, #20]
}
1a00032c:	4770      	bx	lr

1a00032e <enact_control_region_FREQUENCY>:

/* Entry action for state 'FREQUENCY'. */
static void enact_control_region_FREQUENCY(FuncGen* handle)
{
	/* Entry action for state 'FREQUENCY'. */
	handle->internal.optMode = FUNCGEN_FUNCGENIFACE_OPT_F;
1a00032e:	2300      	movs	r3, #0
1a000330:	7503      	strb	r3, [r0, #20]
}
1a000332:	4770      	bx	lr

1a000334 <enact_TEC_PRESSED>:

/* Entry action for state 'PRESSED'. */
static void enact_TEC_PRESSED(FuncGen* handle)
{
	/* Entry action for state 'PRESSED'. */
	handle->internal.siTecOK_raised = bool_true;
1a000334:	2301      	movs	r3, #1
1a000336:	7703      	strb	r3, [r0, #28]
	handle->internal.viTec = handle->iface.evTecPressed_value;
1a000338:	68c3      	ldr	r3, [r0, #12]
1a00033a:	6203      	str	r3, [r0, #32]
}
1a00033c:	4770      	bx	lr

1a00033e <enseq_form_region_SQUARE_default>:
	funcGen_unsetTimer(handle, (sc_eventid) &(handle->timeEvents.funcGen_TEC_DEBOUNCE_tev0_raised) );		
}

/* 'default' enter sequence for state SQUARE */
static void enseq_form_region_SQUARE_default(FuncGen* handle)
{
1a00033e:	b510      	push	{r4, lr}
1a000340:	4604      	mov	r4, r0
	/* 'default' enter sequence for state SQUARE */
	enact_form_region_SQUARE(handle);
1a000342:	f7ff ffe8 	bl	1a000316 <enact_form_region_SQUARE>
	handle->stateConfVector[0] = FuncGen_form_region_SQUARE;
1a000346:	2301      	movs	r3, #1
1a000348:	7023      	strb	r3, [r4, #0]
	handle->stateConfVectorPosition = 0;
1a00034a:	2300      	movs	r3, #0
1a00034c:	6063      	str	r3, [r4, #4]
}
1a00034e:	bd10      	pop	{r4, pc}

1a000350 <enseq_form_region_SINOIDAL_default>:

/* 'default' enter sequence for state SINOIDAL */
static void enseq_form_region_SINOIDAL_default(FuncGen* handle)
{
1a000350:	b510      	push	{r4, lr}
1a000352:	4604      	mov	r4, r0
	/* 'default' enter sequence for state SINOIDAL */
	enact_form_region_SINOIDAL(handle);
1a000354:	f7ff ffe2 	bl	1a00031c <enact_form_region_SINOIDAL>
	handle->stateConfVector[0] = FuncGen_form_region_SINOIDAL;
1a000358:	2302      	movs	r3, #2
1a00035a:	7023      	strb	r3, [r4, #0]
	handle->stateConfVectorPosition = 0;
1a00035c:	2300      	movs	r3, #0
1a00035e:	6063      	str	r3, [r4, #4]
}
1a000360:	bd10      	pop	{r4, pc}

1a000362 <enseq_form_region_TRIANGULAR_default>:

/* 'default' enter sequence for state TRIANGULAR */
static void enseq_form_region_TRIANGULAR_default(FuncGen* handle)
{
1a000362:	b510      	push	{r4, lr}
1a000364:	4604      	mov	r4, r0
	/* 'default' enter sequence for state TRIANGULAR */
	enact_form_region_TRIANGULAR(handle);
1a000366:	f7ff ffdc 	bl	1a000322 <enact_form_region_TRIANGULAR>
	handle->stateConfVector[0] = FuncGen_form_region_TRIANGULAR;
1a00036a:	2303      	movs	r3, #3
1a00036c:	7023      	strb	r3, [r4, #0]
	handle->stateConfVectorPosition = 0;
1a00036e:	2300      	movs	r3, #0
1a000370:	6063      	str	r3, [r4, #4]
}
1a000372:	bd10      	pop	{r4, pc}

1a000374 <enseq_control_region_VOLTAGE_default>:

/* 'default' enter sequence for state VOLTAGE */
static void enseq_control_region_VOLTAGE_default(FuncGen* handle)
{
1a000374:	b510      	push	{r4, lr}
1a000376:	4604      	mov	r4, r0
	/* 'default' enter sequence for state VOLTAGE */
	enact_control_region_VOLTAGE(handle);
1a000378:	f7ff ffd6 	bl	1a000328 <enact_control_region_VOLTAGE>
	handle->stateConfVector[1] = FuncGen_control_region_VOLTAGE;
1a00037c:	2304      	movs	r3, #4
1a00037e:	7063      	strb	r3, [r4, #1]
	handle->stateConfVectorPosition = 1;
1a000380:	2301      	movs	r3, #1
1a000382:	6063      	str	r3, [r4, #4]
}
1a000384:	bd10      	pop	{r4, pc}

1a000386 <enseq_control_region_FREQUENCY_default>:

/* 'default' enter sequence for state FREQUENCY */
static void enseq_control_region_FREQUENCY_default(FuncGen* handle)
{
1a000386:	b510      	push	{r4, lr}
1a000388:	4604      	mov	r4, r0
	/* 'default' enter sequence for state FREQUENCY */
	enact_control_region_FREQUENCY(handle);
1a00038a:	f7ff ffd0 	bl	1a00032e <enact_control_region_FREQUENCY>
	handle->stateConfVector[1] = FuncGen_control_region_FREQUENCY;
1a00038e:	2305      	movs	r3, #5
1a000390:	7063      	strb	r3, [r4, #1]
	handle->stateConfVectorPosition = 1;
1a000392:	2301      	movs	r3, #1
1a000394:	6063      	str	r3, [r4, #4]
}
1a000396:	bd10      	pop	{r4, pc}

1a000398 <enseq_TEC_NOT_PRESSED_default>:

/* 'default' enter sequence for state NOT_PRESSED */
static void enseq_TEC_NOT_PRESSED_default(FuncGen* handle)
{
	/* 'default' enter sequence for state NOT_PRESSED */
	handle->stateConfVector[2] = FuncGen_TEC_NOT_PRESSED;
1a000398:	2307      	movs	r3, #7
1a00039a:	7083      	strb	r3, [r0, #2]
	handle->stateConfVectorPosition = 2;
1a00039c:	2302      	movs	r3, #2
1a00039e:	6043      	str	r3, [r0, #4]
}
1a0003a0:	4770      	bx	lr

1a0003a2 <enseq_TEC_PRESSED_default>:

/* 'default' enter sequence for state PRESSED */
static void enseq_TEC_PRESSED_default(FuncGen* handle)
{
1a0003a2:	b510      	push	{r4, lr}
1a0003a4:	4604      	mov	r4, r0
	/* 'default' enter sequence for state PRESSED */
	enact_TEC_PRESSED(handle);
1a0003a6:	f7ff ffc5 	bl	1a000334 <enact_TEC_PRESSED>
	handle->stateConfVector[2] = FuncGen_TEC_PRESSED;
1a0003aa:	2308      	movs	r3, #8
1a0003ac:	70a3      	strb	r3, [r4, #2]
	handle->stateConfVectorPosition = 2;
1a0003ae:	2302      	movs	r3, #2
1a0003b0:	6063      	str	r3, [r4, #4]
}
1a0003b2:	bd10      	pop	{r4, pc}

1a0003b4 <enseq_TEC_VALIDATION_default>:

/* 'default' enter sequence for state VALIDATION */
static void enseq_TEC_VALIDATION_default(FuncGen* handle)
{
	/* 'default' enter sequence for state VALIDATION */
	handle->stateConfVector[2] = FuncGen_TEC_VALIDATION;
1a0003b4:	2309      	movs	r3, #9
1a0003b6:	7083      	strb	r3, [r0, #2]
	handle->stateConfVectorPosition = 2;
1a0003b8:	2302      	movs	r3, #2
1a0003ba:	6043      	str	r3, [r0, #4]
}
1a0003bc:	4770      	bx	lr

1a0003be <enseq_main_region_WAIT_default>:

/* 'default' enter sequence for state WAIT */
static void enseq_main_region_WAIT_default(FuncGen* handle)
{
	/* 'default' enter sequence for state WAIT */
	handle->stateConfVector[3] = FuncGen_main_region_WAIT;
1a0003be:	230a      	movs	r3, #10
1a0003c0:	70c3      	strb	r3, [r0, #3]
	handle->stateConfVectorPosition = 3;
1a0003c2:	2303      	movs	r3, #3
1a0003c4:	6043      	str	r3, [r0, #4]
}
1a0003c6:	4770      	bx	lr

1a0003c8 <exseq_form_region_SQUARE>:

/* Default exit sequence for state SQUARE */
static void exseq_form_region_SQUARE(FuncGen* handle)
{
	/* Default exit sequence for state SQUARE */
	handle->stateConfVector[0] = FuncGen_last_state;
1a0003c8:	2300      	movs	r3, #0
1a0003ca:	7003      	strb	r3, [r0, #0]
	handle->stateConfVectorPosition = 0;
1a0003cc:	6043      	str	r3, [r0, #4]
}
1a0003ce:	4770      	bx	lr

1a0003d0 <exseq_form_region_SINOIDAL>:

/* Default exit sequence for state SINOIDAL */
static void exseq_form_region_SINOIDAL(FuncGen* handle)
{
	/* Default exit sequence for state SINOIDAL */
	handle->stateConfVector[0] = FuncGen_last_state;
1a0003d0:	2300      	movs	r3, #0
1a0003d2:	7003      	strb	r3, [r0, #0]
	handle->stateConfVectorPosition = 0;
1a0003d4:	6043      	str	r3, [r0, #4]
}
1a0003d6:	4770      	bx	lr

1a0003d8 <exseq_form_region_TRIANGULAR>:

/* Default exit sequence for state TRIANGULAR */
static void exseq_form_region_TRIANGULAR(FuncGen* handle)
{
	/* Default exit sequence for state TRIANGULAR */
	handle->stateConfVector[0] = FuncGen_last_state;
1a0003d8:	2300      	movs	r3, #0
1a0003da:	7003      	strb	r3, [r0, #0]
	handle->stateConfVectorPosition = 0;
1a0003dc:	6043      	str	r3, [r0, #4]
}
1a0003de:	4770      	bx	lr

1a0003e0 <exseq_control_region_VOLTAGE>:

/* Default exit sequence for state VOLTAGE */
static void exseq_control_region_VOLTAGE(FuncGen* handle)
{
	/* Default exit sequence for state VOLTAGE */
	handle->stateConfVector[1] = FuncGen_last_state;
1a0003e0:	2300      	movs	r3, #0
1a0003e2:	7043      	strb	r3, [r0, #1]
	handle->stateConfVectorPosition = 1;
1a0003e4:	2301      	movs	r3, #1
1a0003e6:	6043      	str	r3, [r0, #4]
}
1a0003e8:	4770      	bx	lr

1a0003ea <exseq_control_region_FREQUENCY>:

/* Default exit sequence for state FREQUENCY */
static void exseq_control_region_FREQUENCY(FuncGen* handle)
{
	/* Default exit sequence for state FREQUENCY */
	handle->stateConfVector[1] = FuncGen_last_state;
1a0003ea:	2300      	movs	r3, #0
1a0003ec:	7043      	strb	r3, [r0, #1]
	handle->stateConfVectorPosition = 1;
1a0003ee:	2301      	movs	r3, #1
1a0003f0:	6043      	str	r3, [r0, #4]
}
1a0003f2:	4770      	bx	lr

1a0003f4 <exseq_TEC_NOT_PRESSED>:

/* Default exit sequence for state NOT_PRESSED */
static void exseq_TEC_NOT_PRESSED(FuncGen* handle)
{
	/* Default exit sequence for state NOT_PRESSED */
	handle->stateConfVector[2] = FuncGen_last_state;
1a0003f4:	2300      	movs	r3, #0
1a0003f6:	7083      	strb	r3, [r0, #2]
	handle->stateConfVectorPosition = 2;
1a0003f8:	2302      	movs	r3, #2
1a0003fa:	6043      	str	r3, [r0, #4]
}
1a0003fc:	4770      	bx	lr

1a0003fe <exseq_TEC_PRESSED>:

/* Default exit sequence for state PRESSED */
static void exseq_TEC_PRESSED(FuncGen* handle)
{
	/* Default exit sequence for state PRESSED */
	handle->stateConfVector[2] = FuncGen_last_state;
1a0003fe:	2300      	movs	r3, #0
1a000400:	7083      	strb	r3, [r0, #2]
	handle->stateConfVectorPosition = 2;
1a000402:	2302      	movs	r3, #2
1a000404:	6043      	str	r3, [r0, #4]
}
1a000406:	4770      	bx	lr

1a000408 <exseq_TEC_VALIDATION>:

/* Default exit sequence for state VALIDATION */
static void exseq_TEC_VALIDATION(FuncGen* handle)
{
	/* Default exit sequence for state VALIDATION */
	handle->stateConfVector[2] = FuncGen_last_state;
1a000408:	2300      	movs	r3, #0
1a00040a:	7083      	strb	r3, [r0, #2]
	handle->stateConfVectorPosition = 2;
1a00040c:	2302      	movs	r3, #2
1a00040e:	6043      	str	r3, [r0, #4]
}
1a000410:	4770      	bx	lr

1a000412 <exseq_main_region_WAIT>:

/* Default exit sequence for state WAIT */
static void exseq_main_region_WAIT(FuncGen* handle)
{
	/* Default exit sequence for state WAIT */
	handle->stateConfVector[3] = FuncGen_last_state;
1a000412:	2300      	movs	r3, #0
1a000414:	70c3      	strb	r3, [r0, #3]
	handle->stateConfVectorPosition = 3;
1a000416:	2303      	movs	r3, #3
1a000418:	6043      	str	r3, [r0, #4]
}
1a00041a:	4770      	bx	lr

1a00041c <react_form_region__entry_Default>:
	}
}

/* Default react sequence for initial entry  */
static void react_form_region__entry_Default(FuncGen* handle)
{
1a00041c:	b508      	push	{r3, lr}
	/* Default react sequence for initial entry  */
	enseq_form_region_SQUARE_default(handle);
1a00041e:	f7ff ff8e 	bl	1a00033e <enseq_form_region_SQUARE_default>
}
1a000422:	bd08      	pop	{r3, pc}

1a000424 <enseq_form_region_default>:
{
1a000424:	b508      	push	{r3, lr}
	react_form_region__entry_Default(handle);
1a000426:	f7ff fff9 	bl	1a00041c <react_form_region__entry_Default>
}
1a00042a:	bd08      	pop	{r3, pc}

1a00042c <react_control_region__entry_Default>:

/* Default react sequence for initial entry  */
static void react_control_region__entry_Default(FuncGen* handle)
{
1a00042c:	b508      	push	{r3, lr}
	/* Default react sequence for initial entry  */
	enseq_control_region_VOLTAGE_default(handle);
1a00042e:	f7ff ffa1 	bl	1a000374 <enseq_control_region_VOLTAGE_default>
}
1a000432:	bd08      	pop	{r3, pc}

1a000434 <enseq_control_region_default>:
{
1a000434:	b508      	push	{r3, lr}
	react_control_region__entry_Default(handle);
1a000436:	f7ff fff9 	bl	1a00042c <react_control_region__entry_Default>
}
1a00043a:	bd08      	pop	{r3, pc}

1a00043c <react_TEC__entry_Default>:

/* Default react sequence for initial entry  */
static void react_TEC__entry_Default(FuncGen* handle)
{
1a00043c:	b508      	push	{r3, lr}
	/* Default react sequence for initial entry  */
	enseq_TEC_NOT_PRESSED_default(handle);
1a00043e:	f7ff ffab 	bl	1a000398 <enseq_TEC_NOT_PRESSED_default>
}
1a000442:	bd08      	pop	{r3, pc}

1a000444 <enseq_TEC_default>:
{
1a000444:	b508      	push	{r3, lr}
	react_TEC__entry_Default(handle);
1a000446:	f7ff fff9 	bl	1a00043c <react_TEC__entry_Default>
}
1a00044a:	bd08      	pop	{r3, pc}

1a00044c <react_main_region__entry_Default>:

/* Default react sequence for initial entry  */
static void react_main_region__entry_Default(FuncGen* handle)
{
1a00044c:	b508      	push	{r3, lr}
	/* Default react sequence for initial entry  */
	enseq_main_region_WAIT_default(handle);
1a00044e:	f7ff ffb6 	bl	1a0003be <enseq_main_region_WAIT_default>
}
1a000452:	bd08      	pop	{r3, pc}

1a000454 <enseq_main_region_default>:
{
1a000454:	b508      	push	{r3, lr}
	react_main_region__entry_Default(handle);
1a000456:	f7ff fff9 	bl	1a00044c <react_main_region__entry_Default>
}
1a00045a:	bd08      	pop	{r3, pc}

1a00045c <react>:

static sc_boolean react(FuncGen* handle) {
	/* State machine reactions. */
	SC_UNUSED(handle);
	return bool_false;
}
1a00045c:	2000      	movs	r0, #0
1a00045e:	4770      	bx	lr

1a000460 <form_region_SQUARE_react>:

static sc_boolean form_region_SQUARE_react(FuncGen* handle, const sc_boolean try_transition) {
1a000460:	b538      	push	{r3, r4, r5, lr}
	/* The reactions of state SQUARE. */
	sc_boolean did_transition = try_transition;
	if (try_transition == bool_true)
1a000462:	460d      	mov	r5, r1
1a000464:	b131      	cbz	r1, 1a000474 <form_region_SQUARE_react+0x14>
1a000466:	4604      	mov	r4, r0
	{ 
		if ((react(handle)) == (bool_false))
1a000468:	f7ff fff8 	bl	1a00045c <react>
1a00046c:	b910      	cbnz	r0, 1a000474 <form_region_SQUARE_react+0x14>
		{ 
			if (handle->internal.evForm_raised == bool_true)
1a00046e:	7ca3      	ldrb	r3, [r4, #18]
1a000470:	b913      	cbnz	r3, 1a000478 <form_region_SQUARE_react+0x18>
			{ 
				exseq_form_region_SQUARE(handle);
				enseq_form_region_SINOIDAL_default(handle);
			}  else
			{
				did_transition = bool_false;
1a000472:	461d      	mov	r5, r3
			}
		} 
	} return did_transition;
}
1a000474:	4628      	mov	r0, r5
1a000476:	bd38      	pop	{r3, r4, r5, pc}
				exseq_form_region_SQUARE(handle);
1a000478:	4620      	mov	r0, r4
1a00047a:	f7ff ffa5 	bl	1a0003c8 <exseq_form_region_SQUARE>
				enseq_form_region_SINOIDAL_default(handle);
1a00047e:	4620      	mov	r0, r4
1a000480:	f7ff ff66 	bl	1a000350 <enseq_form_region_SINOIDAL_default>
1a000484:	e7f6      	b.n	1a000474 <form_region_SQUARE_react+0x14>

1a000486 <form_region_SINOIDAL_react>:

static sc_boolean form_region_SINOIDAL_react(FuncGen* handle, const sc_boolean try_transition) {
1a000486:	b538      	push	{r3, r4, r5, lr}
	/* The reactions of state SINOIDAL. */
	sc_boolean did_transition = try_transition;
	if (try_transition == bool_true)
1a000488:	460d      	mov	r5, r1
1a00048a:	b131      	cbz	r1, 1a00049a <form_region_SINOIDAL_react+0x14>
1a00048c:	4604      	mov	r4, r0
	{ 
		if ((react(handle)) == (bool_false))
1a00048e:	f7ff ffe5 	bl	1a00045c <react>
1a000492:	b910      	cbnz	r0, 1a00049a <form_region_SINOIDAL_react+0x14>
		{ 
			if (handle->internal.evForm_raised == bool_true)
1a000494:	7ca3      	ldrb	r3, [r4, #18]
1a000496:	b913      	cbnz	r3, 1a00049e <form_region_SINOIDAL_react+0x18>
			{ 
				exseq_form_region_SINOIDAL(handle);
				enseq_form_region_TRIANGULAR_default(handle);
			}  else
			{
				did_transition = bool_false;
1a000498:	461d      	mov	r5, r3
			}
		} 
	} return did_transition;
}
1a00049a:	4628      	mov	r0, r5
1a00049c:	bd38      	pop	{r3, r4, r5, pc}
				exseq_form_region_SINOIDAL(handle);
1a00049e:	4620      	mov	r0, r4
1a0004a0:	f7ff ff96 	bl	1a0003d0 <exseq_form_region_SINOIDAL>
				enseq_form_region_TRIANGULAR_default(handle);
1a0004a4:	4620      	mov	r0, r4
1a0004a6:	f7ff ff5c 	bl	1a000362 <enseq_form_region_TRIANGULAR_default>
1a0004aa:	e7f6      	b.n	1a00049a <form_region_SINOIDAL_react+0x14>

1a0004ac <form_region_TRIANGULAR_react>:

static sc_boolean form_region_TRIANGULAR_react(FuncGen* handle, const sc_boolean try_transition) {
1a0004ac:	b538      	push	{r3, r4, r5, lr}
	/* The reactions of state TRIANGULAR. */
	sc_boolean did_transition = try_transition;
	if (try_transition == bool_true)
1a0004ae:	460d      	mov	r5, r1
1a0004b0:	b131      	cbz	r1, 1a0004c0 <form_region_TRIANGULAR_react+0x14>
1a0004b2:	4604      	mov	r4, r0
	{ 
		if ((react(handle)) == (bool_false))
1a0004b4:	f7ff ffd2 	bl	1a00045c <react>
1a0004b8:	b910      	cbnz	r0, 1a0004c0 <form_region_TRIANGULAR_react+0x14>
		{ 
			if (handle->internal.evForm_raised == bool_true)
1a0004ba:	7ca3      	ldrb	r3, [r4, #18]
1a0004bc:	b913      	cbnz	r3, 1a0004c4 <form_region_TRIANGULAR_react+0x18>
			{ 
				exseq_form_region_TRIANGULAR(handle);
				enseq_form_region_SQUARE_default(handle);
			}  else
			{
				did_transition = bool_false;
1a0004be:	461d      	mov	r5, r3
			}
		} 
	} return did_transition;
}
1a0004c0:	4628      	mov	r0, r5
1a0004c2:	bd38      	pop	{r3, r4, r5, pc}
				exseq_form_region_TRIANGULAR(handle);
1a0004c4:	4620      	mov	r0, r4
1a0004c6:	f7ff ff87 	bl	1a0003d8 <exseq_form_region_TRIANGULAR>
				enseq_form_region_SQUARE_default(handle);
1a0004ca:	4620      	mov	r0, r4
1a0004cc:	f7ff ff37 	bl	1a00033e <enseq_form_region_SQUARE_default>
1a0004d0:	e7f6      	b.n	1a0004c0 <form_region_TRIANGULAR_react+0x14>

1a0004d2 <TEC_PRESSED_react>:
			did_transition = bool_false;
		}
	} return did_transition;
}

static sc_boolean TEC_PRESSED_react(FuncGen* handle, const sc_boolean try_transition) {
1a0004d2:	b538      	push	{r3, r4, r5, lr}
	/* The reactions of state PRESSED. */
	sc_boolean did_transition = try_transition;
	if (try_transition == bool_true)
1a0004d4:	460d      	mov	r5, r1
1a0004d6:	b119      	cbz	r1, 1a0004e0 <TEC_PRESSED_react+0xe>
1a0004d8:	4604      	mov	r4, r0
	{ 
		if (handle->iface.evTecNotPressed_raised == bool_true)
1a0004da:	7a03      	ldrb	r3, [r0, #8]
1a0004dc:	b913      	cbnz	r3, 1a0004e4 <TEC_PRESSED_react+0x12>
		{ 
			exseq_TEC_PRESSED(handle);
			enseq_TEC_NOT_PRESSED_default(handle);
		}  else
		{
			did_transition = bool_false;
1a0004de:	461d      	mov	r5, r3
		}
	} return did_transition;
}
1a0004e0:	4628      	mov	r0, r5
1a0004e2:	bd38      	pop	{r3, r4, r5, pc}
			exseq_TEC_PRESSED(handle);
1a0004e4:	f7ff ff8b 	bl	1a0003fe <exseq_TEC_PRESSED>
			enseq_TEC_NOT_PRESSED_default(handle);
1a0004e8:	4620      	mov	r0, r4
1a0004ea:	f7ff ff55 	bl	1a000398 <enseq_TEC_NOT_PRESSED_default>
1a0004ee:	e7f7      	b.n	1a0004e0 <TEC_PRESSED_react+0xe>

1a0004f0 <TEC_VALIDATION_react>:

static sc_boolean TEC_VALIDATION_react(FuncGen* handle, const sc_boolean try_transition) {
1a0004f0:	b538      	push	{r3, r4, r5, lr}
	/* The reactions of state VALIDATION. */
	sc_boolean did_transition = try_transition;
	if (try_transition == bool_true)
1a0004f2:	460d      	mov	r5, r1
1a0004f4:	b129      	cbz	r1, 1a000502 <TEC_VALIDATION_react+0x12>
1a0004f6:	4604      	mov	r4, r0
	{ 
		if (handle->iface.evTecPressed_raised == bool_true)
1a0004f8:	7a43      	ldrb	r3, [r0, #9]
1a0004fa:	b923      	cbnz	r3, 1a000506 <TEC_VALIDATION_react+0x16>
		{ 
			exseq_TEC_VALIDATION(handle);
			enseq_TEC_PRESSED_default(handle);
		}  else
		{
			if (handle->iface.evTecNotPressed_raised == bool_true)
1a0004fc:	7a03      	ldrb	r3, [r0, #8]
1a0004fe:	b943      	cbnz	r3, 1a000512 <TEC_VALIDATION_react+0x22>
			{ 
				exseq_TEC_VALIDATION(handle);
				enseq_TEC_NOT_PRESSED_default(handle);
			}  else
			{
				did_transition = bool_false;
1a000500:	461d      	mov	r5, r3
			}
		}
	} return did_transition;
}
1a000502:	4628      	mov	r0, r5
1a000504:	bd38      	pop	{r3, r4, r5, pc}
			exseq_TEC_VALIDATION(handle);
1a000506:	f7ff ff7f 	bl	1a000408 <exseq_TEC_VALIDATION>
			enseq_TEC_PRESSED_default(handle);
1a00050a:	4620      	mov	r0, r4
1a00050c:	f7ff ff49 	bl	1a0003a2 <enseq_TEC_PRESSED_default>
1a000510:	e7f7      	b.n	1a000502 <TEC_VALIDATION_react+0x12>
				exseq_TEC_VALIDATION(handle);
1a000512:	f7ff ff79 	bl	1a000408 <exseq_TEC_VALIDATION>
				enseq_TEC_NOT_PRESSED_default(handle);
1a000516:	4620      	mov	r0, r4
1a000518:	f7ff ff3e 	bl	1a000398 <enseq_TEC_NOT_PRESSED_default>
1a00051c:	e7f1      	b.n	1a000502 <TEC_VALIDATION_react+0x12>

1a00051e <main_region_WAIT_react>:

static sc_boolean main_region_WAIT_react(FuncGen* handle, const sc_boolean try_transition) {
1a00051e:	b538      	push	{r3, r4, r5, lr}
	/* The reactions of state WAIT. */
	sc_boolean did_transition = try_transition;
	if (try_transition == bool_true)
1a000520:	460d      	mov	r5, r1
1a000522:	b3b9      	cbz	r1, 1a000594 <main_region_WAIT_react+0x76>
1a000524:	4604      	mov	r4, r0
	{ 
		if (((handle->internal.siTecOK_raised) == bool_true) && (((handle->internal.viTec) == (FUNCGEN_FUNCGENIFACE_TEC4)) == bool_true))
1a000526:	7f03      	ldrb	r3, [r0, #28]
1a000528:	b113      	cbz	r3, 1a000530 <main_region_WAIT_react+0x12>
1a00052a:	6a02      	ldr	r2, [r0, #32]
1a00052c:	2a08      	cmp	r2, #8
1a00052e:	d00d      	beq.n	1a00054c <main_region_WAIT_react+0x2e>
			exseq_main_region_WAIT(handle);
			handle->internal.evUp_raised = bool_true;
			enseq_main_region_WAIT_default(handle);
		}  else
		{
			if (((handle->internal.siTecOK_raised) == bool_true) && (((handle->internal.viTec) == (FUNCGEN_FUNCGENIFACE_TEC3)) == bool_true))
1a000530:	b113      	cbz	r3, 1a000538 <main_region_WAIT_react+0x1a>
1a000532:	6a22      	ldr	r2, [r4, #32]
1a000534:	2a04      	cmp	r2, #4
1a000536:	d011      	beq.n	1a00055c <main_region_WAIT_react+0x3e>
				exseq_main_region_WAIT(handle);
				handle->internal.evDown_raised = bool_true;
				enseq_main_region_WAIT_default(handle);
			}  else
			{
				if (((handle->internal.siTecOK_raised) == bool_true) && (((handle->internal.viTec) == (FUNCGEN_FUNCGENIFACE_TEC2)) == bool_true))
1a000538:	b113      	cbz	r3, 1a000540 <main_region_WAIT_react+0x22>
1a00053a:	6a22      	ldr	r2, [r4, #32]
1a00053c:	2a02      	cmp	r2, #2
1a00053e:	d016      	beq.n	1a00056e <main_region_WAIT_react+0x50>
					exseq_main_region_WAIT(handle);
					handle->internal.evMode_raised = bool_true;
					enseq_main_region_WAIT_default(handle);
				}  else
				{
					if (((handle->internal.siTecOK_raised) == bool_true) && (((handle->internal.viTec) == (FUNCGEN_FUNCGENIFACE_TEC1)) == bool_true))
1a000540:	b33b      	cbz	r3, 1a000592 <main_region_WAIT_react+0x74>
1a000542:	6a23      	ldr	r3, [r4, #32]
1a000544:	2b01      	cmp	r3, #1
1a000546:	d01b      	beq.n	1a000580 <main_region_WAIT_react+0x62>
						exseq_main_region_WAIT(handle);
						handle->internal.evForm_raised = bool_true;
						enseq_main_region_WAIT_default(handle);
					}  else
					{
						did_transition = bool_false;
1a000548:	2500      	movs	r5, #0
1a00054a:	e023      	b.n	1a000594 <main_region_WAIT_react+0x76>
			exseq_main_region_WAIT(handle);
1a00054c:	f7ff ff61 	bl	1a000412 <exseq_main_region_WAIT>
			handle->internal.evUp_raised = bool_true;
1a000550:	2301      	movs	r3, #1
1a000552:	7423      	strb	r3, [r4, #16]
			enseq_main_region_WAIT_default(handle);
1a000554:	4620      	mov	r0, r4
1a000556:	f7ff ff32 	bl	1a0003be <enseq_main_region_WAIT_default>
1a00055a:	e01b      	b.n	1a000594 <main_region_WAIT_react+0x76>
				exseq_main_region_WAIT(handle);
1a00055c:	4620      	mov	r0, r4
1a00055e:	f7ff ff58 	bl	1a000412 <exseq_main_region_WAIT>
				handle->internal.evDown_raised = bool_true;
1a000562:	2301      	movs	r3, #1
1a000564:	7463      	strb	r3, [r4, #17]
				enseq_main_region_WAIT_default(handle);
1a000566:	4620      	mov	r0, r4
1a000568:	f7ff ff29 	bl	1a0003be <enseq_main_region_WAIT_default>
1a00056c:	e012      	b.n	1a000594 <main_region_WAIT_react+0x76>
					exseq_main_region_WAIT(handle);
1a00056e:	4620      	mov	r0, r4
1a000570:	f7ff ff4f 	bl	1a000412 <exseq_main_region_WAIT>
					handle->internal.evMode_raised = bool_true;
1a000574:	2301      	movs	r3, #1
1a000576:	74e3      	strb	r3, [r4, #19]
					enseq_main_region_WAIT_default(handle);
1a000578:	4620      	mov	r0, r4
1a00057a:	f7ff ff20 	bl	1a0003be <enseq_main_region_WAIT_default>
1a00057e:	e009      	b.n	1a000594 <main_region_WAIT_react+0x76>
						exseq_main_region_WAIT(handle);
1a000580:	4620      	mov	r0, r4
1a000582:	f7ff ff46 	bl	1a000412 <exseq_main_region_WAIT>
						handle->internal.evForm_raised = bool_true;
1a000586:	2301      	movs	r3, #1
1a000588:	74a3      	strb	r3, [r4, #18]
						enseq_main_region_WAIT_default(handle);
1a00058a:	4620      	mov	r0, r4
1a00058c:	f7ff ff17 	bl	1a0003be <enseq_main_region_WAIT_default>
1a000590:	e000      	b.n	1a000594 <main_region_WAIT_react+0x76>
						did_transition = bool_false;
1a000592:	461d      	mov	r5, r3
					}
				}
			}
		}
	} return did_transition;
}
1a000594:	4628      	mov	r0, r5
1a000596:	bd38      	pop	{r3, r4, r5, pc}

1a000598 <control_region_VOLTAGE_react>:
static sc_boolean control_region_VOLTAGE_react(FuncGen* handle, const sc_boolean try_transition) {
1a000598:	b538      	push	{r3, r4, r5, lr}
	if (try_transition == bool_true)
1a00059a:	460d      	mov	r5, r1
1a00059c:	b169      	cbz	r1, 1a0005ba <control_region_VOLTAGE_react+0x22>
1a00059e:	4604      	mov	r4, r0
		if (handle->internal.evMode_raised == bool_true)
1a0005a0:	7cc3      	ldrb	r3, [r0, #19]
1a0005a2:	b92b      	cbnz	r3, 1a0005b0 <control_region_VOLTAGE_react+0x18>
			if (handle->internal.evDown_raised == bool_true)
1a0005a4:	7c43      	ldrb	r3, [r0, #17]
1a0005a6:	b953      	cbnz	r3, 1a0005be <control_region_VOLTAGE_react+0x26>
				if (handle->internal.evUp_raised == bool_true)
1a0005a8:	7c03      	ldrb	r3, [r0, #16]
1a0005aa:	b98b      	cbnz	r3, 1a0005d0 <control_region_VOLTAGE_react+0x38>
					did_transition = bool_false;
1a0005ac:	461d      	mov	r5, r3
1a0005ae:	e004      	b.n	1a0005ba <control_region_VOLTAGE_react+0x22>
			exseq_control_region_VOLTAGE(handle);
1a0005b0:	f7ff ff16 	bl	1a0003e0 <exseq_control_region_VOLTAGE>
			enseq_control_region_FREQUENCY_default(handle);
1a0005b4:	4620      	mov	r0, r4
1a0005b6:	f7ff fee6 	bl	1a000386 <enseq_control_region_FREQUENCY_default>
}
1a0005ba:	4628      	mov	r0, r5
1a0005bc:	bd38      	pop	{r3, r4, r5, pc}
				exseq_control_region_VOLTAGE(handle);
1a0005be:	f7ff ff0f 	bl	1a0003e0 <exseq_control_region_VOLTAGE>
				funcGenIface_opSubV(handle);
1a0005c2:	4620      	mov	r0, r4
1a0005c4:	f000 ffc4 	bl	1a001550 <funcGenIface_opSubV>
				enseq_control_region_VOLTAGE_default(handle);
1a0005c8:	4620      	mov	r0, r4
1a0005ca:	f7ff fed3 	bl	1a000374 <enseq_control_region_VOLTAGE_default>
1a0005ce:	e7f4      	b.n	1a0005ba <control_region_VOLTAGE_react+0x22>
					exseq_control_region_VOLTAGE(handle);
1a0005d0:	f7ff ff06 	bl	1a0003e0 <exseq_control_region_VOLTAGE>
					funcGenIface_opAddV(handle);
1a0005d4:	4620      	mov	r0, r4
1a0005d6:	f000 ffb5 	bl	1a001544 <funcGenIface_opAddV>
					enseq_control_region_VOLTAGE_default(handle);
1a0005da:	4620      	mov	r0, r4
1a0005dc:	f7ff feca 	bl	1a000374 <enseq_control_region_VOLTAGE_default>
1a0005e0:	e7eb      	b.n	1a0005ba <control_region_VOLTAGE_react+0x22>

1a0005e2 <control_region_FREQUENCY_react>:
static sc_boolean control_region_FREQUENCY_react(FuncGen* handle, const sc_boolean try_transition) {
1a0005e2:	b538      	push	{r3, r4, r5, lr}
	if (try_transition == bool_true)
1a0005e4:	460d      	mov	r5, r1
1a0005e6:	b169      	cbz	r1, 1a000604 <control_region_FREQUENCY_react+0x22>
1a0005e8:	4604      	mov	r4, r0
		if (handle->internal.evMode_raised == bool_true)
1a0005ea:	7cc3      	ldrb	r3, [r0, #19]
1a0005ec:	b92b      	cbnz	r3, 1a0005fa <control_region_FREQUENCY_react+0x18>
			if (handle->internal.evUp_raised == bool_true)
1a0005ee:	7c03      	ldrb	r3, [r0, #16]
1a0005f0:	b953      	cbnz	r3, 1a000608 <control_region_FREQUENCY_react+0x26>
				if (handle->internal.evDown_raised == bool_true)
1a0005f2:	7c43      	ldrb	r3, [r0, #17]
1a0005f4:	b98b      	cbnz	r3, 1a00061a <control_region_FREQUENCY_react+0x38>
					did_transition = bool_false;
1a0005f6:	461d      	mov	r5, r3
1a0005f8:	e004      	b.n	1a000604 <control_region_FREQUENCY_react+0x22>
			exseq_control_region_FREQUENCY(handle);
1a0005fa:	f7ff fef6 	bl	1a0003ea <exseq_control_region_FREQUENCY>
			enseq_control_region_VOLTAGE_default(handle);
1a0005fe:	4620      	mov	r0, r4
1a000600:	f7ff feb8 	bl	1a000374 <enseq_control_region_VOLTAGE_default>
}
1a000604:	4628      	mov	r0, r5
1a000606:	bd38      	pop	{r3, r4, r5, pc}
				exseq_control_region_FREQUENCY(handle);
1a000608:	f7ff feef 	bl	1a0003ea <exseq_control_region_FREQUENCY>
				funcGenIface_opAddF(handle);
1a00060c:	4620      	mov	r0, r4
1a00060e:	f000 ffa5 	bl	1a00155c <funcGenIface_opAddF>
				enseq_control_region_FREQUENCY_default(handle);
1a000612:	4620      	mov	r0, r4
1a000614:	f7ff feb7 	bl	1a000386 <enseq_control_region_FREQUENCY_default>
1a000618:	e7f4      	b.n	1a000604 <control_region_FREQUENCY_react+0x22>
					exseq_control_region_FREQUENCY(handle);
1a00061a:	f7ff fee6 	bl	1a0003ea <exseq_control_region_FREQUENCY>
					funcGenIface_opSubF(handle);
1a00061e:	4620      	mov	r0, r4
1a000620:	f000 ffa2 	bl	1a001568 <funcGenIface_opSubF>
					enseq_control_region_FREQUENCY_default(handle);
1a000624:	4620      	mov	r0, r4
1a000626:	f7ff feae 	bl	1a000386 <enseq_control_region_FREQUENCY_default>
1a00062a:	e7eb      	b.n	1a000604 <control_region_FREQUENCY_react+0x22>

1a00062c <exact_TEC_DEBOUNCE>:
{
1a00062c:	b508      	push	{r3, lr}
	funcGen_unsetTimer(handle, (sc_eventid) &(handle->timeEvents.funcGen_TEC_DEBOUNCE_tev0_raised) );		
1a00062e:	f100 0124 	add.w	r1, r0, #36	; 0x24
1a000632:	f000 ffad 	bl	1a001590 <funcGen_unsetTimer>
}
1a000636:	bd08      	pop	{r3, pc}

1a000638 <exseq_TEC_DEBOUNCE>:
{
1a000638:	b508      	push	{r3, lr}
	handle->stateConfVector[2] = FuncGen_last_state;
1a00063a:	2200      	movs	r2, #0
1a00063c:	7082      	strb	r2, [r0, #2]
	handle->stateConfVectorPosition = 2;
1a00063e:	2202      	movs	r2, #2
1a000640:	6042      	str	r2, [r0, #4]
	exact_TEC_DEBOUNCE(handle);
1a000642:	f7ff fff3 	bl	1a00062c <exact_TEC_DEBOUNCE>
}
1a000646:	bd08      	pop	{r3, pc}

1a000648 <TEC_DEBOUNCE_react>:
static sc_boolean TEC_DEBOUNCE_react(FuncGen* handle, const sc_boolean try_transition) {
1a000648:	b538      	push	{r3, r4, r5, lr}
	if (try_transition == bool_true)
1a00064a:	460d      	mov	r5, r1
1a00064c:	b121      	cbz	r1, 1a000658 <TEC_DEBOUNCE_react+0x10>
1a00064e:	4604      	mov	r4, r0
		if (handle->timeEvents.funcGen_TEC_DEBOUNCE_tev0_raised == bool_true)
1a000650:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
1a000654:	b913      	cbnz	r3, 1a00065c <TEC_DEBOUNCE_react+0x14>
			did_transition = bool_false;
1a000656:	461d      	mov	r5, r3
}
1a000658:	4628      	mov	r0, r5
1a00065a:	bd38      	pop	{r3, r4, r5, pc}
			exseq_TEC_DEBOUNCE(handle);
1a00065c:	f7ff ffec 	bl	1a000638 <exseq_TEC_DEBOUNCE>
			enseq_TEC_VALIDATION_default(handle);
1a000660:	4620      	mov	r0, r4
1a000662:	f7ff fea7 	bl	1a0003b4 <enseq_TEC_VALIDATION_default>
1a000666:	e7f7      	b.n	1a000658 <TEC_DEBOUNCE_react+0x10>

1a000668 <enact_TEC_DEBOUNCE>:
{
1a000668:	b508      	push	{r3, lr}
	funcGen_setTimer(handle, (sc_eventid) &(handle->timeEvents.funcGen_TEC_DEBOUNCE_tev0_raised) , 100, bool_false);
1a00066a:	2300      	movs	r3, #0
1a00066c:	2264      	movs	r2, #100	; 0x64
1a00066e:	f100 0124 	add.w	r1, r0, #36	; 0x24
1a000672:	f000 ff7f 	bl	1a001574 <funcGen_setTimer>
}
1a000676:	bd08      	pop	{r3, pc}

1a000678 <enseq_TEC_DEBOUNCE_default>:
{
1a000678:	b510      	push	{r4, lr}
1a00067a:	4604      	mov	r4, r0
	enact_TEC_DEBOUNCE(handle);
1a00067c:	f7ff fff4 	bl	1a000668 <enact_TEC_DEBOUNCE>
	handle->stateConfVector[2] = FuncGen_TEC_DEBOUNCE;
1a000680:	2306      	movs	r3, #6
1a000682:	70a3      	strb	r3, [r4, #2]
	handle->stateConfVectorPosition = 2;
1a000684:	2302      	movs	r3, #2
1a000686:	6063      	str	r3, [r4, #4]
}
1a000688:	bd10      	pop	{r4, pc}

1a00068a <TEC_NOT_PRESSED_react>:
static sc_boolean TEC_NOT_PRESSED_react(FuncGen* handle, const sc_boolean try_transition) {
1a00068a:	b538      	push	{r3, r4, r5, lr}
	if (try_transition == bool_true)
1a00068c:	460d      	mov	r5, r1
1a00068e:	b119      	cbz	r1, 1a000698 <TEC_NOT_PRESSED_react+0xe>
1a000690:	4604      	mov	r4, r0
		if (handle->iface.evTecPressed_raised == bool_true)
1a000692:	7a43      	ldrb	r3, [r0, #9]
1a000694:	b913      	cbnz	r3, 1a00069c <TEC_NOT_PRESSED_react+0x12>
			did_transition = bool_false;
1a000696:	461d      	mov	r5, r3
}
1a000698:	4628      	mov	r0, r5
1a00069a:	bd38      	pop	{r3, r4, r5, pc}
			exseq_TEC_NOT_PRESSED(handle);
1a00069c:	f7ff feaa 	bl	1a0003f4 <exseq_TEC_NOT_PRESSED>
			enseq_TEC_DEBOUNCE_default(handle);
1a0006a0:	4620      	mov	r0, r4
1a0006a2:	f7ff ffe9 	bl	1a000678 <enseq_TEC_DEBOUNCE_default>
1a0006a6:	e7f7      	b.n	1a000698 <TEC_NOT_PRESSED_react+0xe>

1a0006a8 <funcGen_init>:
{
1a0006a8:	b538      	push	{r3, r4, r5, lr}
1a0006aa:	4604      	mov	r4, r0
	for (i = 0; i < FUNCGEN_MAX_ORTHOGONAL_STATES; ++i)
1a0006ac:	2300      	movs	r3, #0
1a0006ae:	e002      	b.n	1a0006b6 <funcGen_init+0xe>
		handle->stateConfVector[i] = FuncGen_last_state;
1a0006b0:	2200      	movs	r2, #0
1a0006b2:	54e2      	strb	r2, [r4, r3]
	for (i = 0; i < FUNCGEN_MAX_ORTHOGONAL_STATES; ++i)
1a0006b4:	3301      	adds	r3, #1
1a0006b6:	2b03      	cmp	r3, #3
1a0006b8:	ddfa      	ble.n	1a0006b0 <funcGen_init+0x8>
	handle->stateConfVectorPosition = 0;
1a0006ba:	2500      	movs	r5, #0
1a0006bc:	6065      	str	r5, [r4, #4]
	clearInEvents(handle);
1a0006be:	4620      	mov	r0, r4
1a0006c0:	f7ff fe1e 	bl	1a000300 <clearInEvents>
	handle->internal.optMode = bool_false;
1a0006c4:	7525      	strb	r5, [r4, #20]
	handle->internal.optForm = 0;
1a0006c6:	61a5      	str	r5, [r4, #24]
	handle->internal.viTec = 0;
1a0006c8:	6225      	str	r5, [r4, #32]
}
1a0006ca:	bd38      	pop	{r3, r4, r5, pc}

1a0006cc <funcGen_enter>:
{
1a0006cc:	b510      	push	{r4, lr}
1a0006ce:	4604      	mov	r4, r0
	enseq_form_region_default(handle);
1a0006d0:	f7ff fea8 	bl	1a000424 <enseq_form_region_default>
	enseq_control_region_default(handle);
1a0006d4:	4620      	mov	r0, r4
1a0006d6:	f7ff fead 	bl	1a000434 <enseq_control_region_default>
	enseq_TEC_default(handle);
1a0006da:	4620      	mov	r0, r4
1a0006dc:	f7ff feb2 	bl	1a000444 <enseq_TEC_default>
	enseq_main_region_default(handle);
1a0006e0:	4620      	mov	r0, r4
1a0006e2:	f7ff feb7 	bl	1a000454 <enseq_main_region_default>
}
1a0006e6:	bd10      	pop	{r4, pc}

1a0006e8 <funcGen_runCycle>:
{
1a0006e8:	b510      	push	{r4, lr}
1a0006ea:	4604      	mov	r4, r0
	for (handle->stateConfVectorPosition = 0;
1a0006ec:	2300      	movs	r3, #0
1a0006ee:	6043      	str	r3, [r0, #4]
1a0006f0:	e006      	b.n	1a000700 <funcGen_runCycle+0x18>
			form_region_SQUARE_react(handle, bool_true);
1a0006f2:	2101      	movs	r1, #1
1a0006f4:	4620      	mov	r0, r4
1a0006f6:	f7ff feb3 	bl	1a000460 <form_region_SQUARE_react>
		handle->stateConfVectorPosition++)
1a0006fa:	6863      	ldr	r3, [r4, #4]
1a0006fc:	3301      	adds	r3, #1
1a0006fe:	6063      	str	r3, [r4, #4]
		handle->stateConfVectorPosition < FUNCGEN_MAX_ORTHOGONAL_STATES;
1a000700:	6863      	ldr	r3, [r4, #4]
	for (handle->stateConfVectorPosition = 0;
1a000702:	2b03      	cmp	r3, #3
1a000704:	d847      	bhi.n	1a000796 <funcGen_runCycle+0xae>
		switch (handle->stateConfVector[handle->stateConfVectorPosition])
1a000706:	5ce3      	ldrb	r3, [r4, r3]
1a000708:	3b01      	subs	r3, #1
1a00070a:	2b09      	cmp	r3, #9
1a00070c:	d8f5      	bhi.n	1a0006fa <funcGen_runCycle+0x12>
1a00070e:	a201      	add	r2, pc, #4	; (adr r2, 1a000714 <funcGen_runCycle+0x2c>)
1a000710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a000714:	1a0006f3 	.word	0x1a0006f3
1a000718:	1a00073d 	.word	0x1a00073d
1a00071c:	1a000747 	.word	0x1a000747
1a000720:	1a000751 	.word	0x1a000751
1a000724:	1a00075b 	.word	0x1a00075b
1a000728:	1a000765 	.word	0x1a000765
1a00072c:	1a00076f 	.word	0x1a00076f
1a000730:	1a000779 	.word	0x1a000779
1a000734:	1a000783 	.word	0x1a000783
1a000738:	1a00078d 	.word	0x1a00078d
			form_region_SINOIDAL_react(handle, bool_true);
1a00073c:	2101      	movs	r1, #1
1a00073e:	4620      	mov	r0, r4
1a000740:	f7ff fea1 	bl	1a000486 <form_region_SINOIDAL_react>
			break;
1a000744:	e7d9      	b.n	1a0006fa <funcGen_runCycle+0x12>
			form_region_TRIANGULAR_react(handle, bool_true);
1a000746:	2101      	movs	r1, #1
1a000748:	4620      	mov	r0, r4
1a00074a:	f7ff feaf 	bl	1a0004ac <form_region_TRIANGULAR_react>
			break;
1a00074e:	e7d4      	b.n	1a0006fa <funcGen_runCycle+0x12>
			control_region_VOLTAGE_react(handle, bool_true);
1a000750:	2101      	movs	r1, #1
1a000752:	4620      	mov	r0, r4
1a000754:	f7ff ff20 	bl	1a000598 <control_region_VOLTAGE_react>
			break;
1a000758:	e7cf      	b.n	1a0006fa <funcGen_runCycle+0x12>
			control_region_FREQUENCY_react(handle, bool_true);
1a00075a:	2101      	movs	r1, #1
1a00075c:	4620      	mov	r0, r4
1a00075e:	f7ff ff40 	bl	1a0005e2 <control_region_FREQUENCY_react>
			break;
1a000762:	e7ca      	b.n	1a0006fa <funcGen_runCycle+0x12>
			TEC_DEBOUNCE_react(handle, bool_true);
1a000764:	2101      	movs	r1, #1
1a000766:	4620      	mov	r0, r4
1a000768:	f7ff ff6e 	bl	1a000648 <TEC_DEBOUNCE_react>
			break;
1a00076c:	e7c5      	b.n	1a0006fa <funcGen_runCycle+0x12>
			TEC_NOT_PRESSED_react(handle, bool_true);
1a00076e:	2101      	movs	r1, #1
1a000770:	4620      	mov	r0, r4
1a000772:	f7ff ff8a 	bl	1a00068a <TEC_NOT_PRESSED_react>
			break;
1a000776:	e7c0      	b.n	1a0006fa <funcGen_runCycle+0x12>
			TEC_PRESSED_react(handle, bool_true);
1a000778:	2101      	movs	r1, #1
1a00077a:	4620      	mov	r0, r4
1a00077c:	f7ff fea9 	bl	1a0004d2 <TEC_PRESSED_react>
			break;
1a000780:	e7bb      	b.n	1a0006fa <funcGen_runCycle+0x12>
			TEC_VALIDATION_react(handle, bool_true);
1a000782:	2101      	movs	r1, #1
1a000784:	4620      	mov	r0, r4
1a000786:	f7ff feb3 	bl	1a0004f0 <TEC_VALIDATION_react>
			break;
1a00078a:	e7b6      	b.n	1a0006fa <funcGen_runCycle+0x12>
			main_region_WAIT_react(handle, bool_true);
1a00078c:	2101      	movs	r1, #1
1a00078e:	4620      	mov	r0, r4
1a000790:	f7ff fec5 	bl	1a00051e <main_region_WAIT_react>
			break;
1a000794:	e7b1      	b.n	1a0006fa <funcGen_runCycle+0x12>
	clearInEvents(handle);
1a000796:	4620      	mov	r0, r4
1a000798:	f7ff fdb2 	bl	1a000300 <clearInEvents>
}
1a00079c:	bd10      	pop	{r4, pc}
1a00079e:	bf00      	nop

1a0007a0 <funcGen_raiseTimeEvent>:
	if ( ((sc_intptr_t)evid) >= ((sc_intptr_t)&(handle->timeEvents))
1a0007a0:	3024      	adds	r0, #36	; 0x24
1a0007a2:	4288      	cmp	r0, r1
1a0007a4:	dc04      	bgt.n	1a0007b0 <funcGen_raiseTimeEvent+0x10>
		&&  ((sc_intptr_t)evid) < ((sc_intptr_t)&(handle->timeEvents)) + (unsigned)sizeof(FuncGenTimeEvents))
1a0007a6:	3001      	adds	r0, #1
1a0007a8:	4288      	cmp	r0, r1
1a0007aa:	d901      	bls.n	1a0007b0 <funcGen_raiseTimeEvent+0x10>
		*(sc_boolean*)evid = bool_true;
1a0007ac:	2301      	movs	r3, #1
1a0007ae:	700b      	strb	r3, [r1, #0]
}
1a0007b0:	4770      	bx	lr
1a0007b2:	Address 0x1a0007b2 is out of bounds.


1a0007b4 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0007b4:	2300      	movs	r3, #0
1a0007b6:	2b1c      	cmp	r3, #28
1a0007b8:	d812      	bhi.n	1a0007e0 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a0007ba:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0007bc:	4a09      	ldr	r2, [pc, #36]	; (1a0007e4 <Board_SetupMuxing+0x30>)
1a0007be:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0007c2:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0007c6:	784a      	ldrb	r2, [r1, #1]
1a0007c8:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0007ca:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0007ce:	4906      	ldr	r1, [pc, #24]	; (1a0007e8 <Board_SetupMuxing+0x34>)
1a0007d0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0007d4:	3301      	adds	r3, #1
1a0007d6:	2b1c      	cmp	r3, #28
1a0007d8:	d9f0      	bls.n	1a0007bc <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0007da:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0007de:	4770      	bx	lr
1a0007e0:	4770      	bx	lr
1a0007e2:	bf00      	nop
1a0007e4:	1a001ad4 	.word	0x1a001ad4
1a0007e8:	40086000 	.word	0x40086000

1a0007ec <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0007ec:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0007ee:	4a17      	ldr	r2, [pc, #92]	; (1a00084c <Board_SetupClocking+0x60>)
1a0007f0:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0007f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0007f8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0007fc:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a000800:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000804:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000808:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00080c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000810:	2201      	movs	r2, #1
1a000812:	490f      	ldr	r1, [pc, #60]	; (1a000850 <Board_SetupClocking+0x64>)
1a000814:	2006      	movs	r0, #6
1a000816:	f000 fd85 	bl	1a001324 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00081a:	2400      	movs	r4, #0
1a00081c:	b14c      	cbz	r4, 1a000832 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a00081e:	4b0b      	ldr	r3, [pc, #44]	; (1a00084c <Board_SetupClocking+0x60>)
1a000820:	685a      	ldr	r2, [r3, #4]
1a000822:	f022 020c 	bic.w	r2, r2, #12
1a000826:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000828:	685a      	ldr	r2, [r3, #4]
1a00082a:	f042 0203 	orr.w	r2, r2, #3
1a00082e:	605a      	str	r2, [r3, #4]
}
1a000830:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a000832:	4808      	ldr	r0, [pc, #32]	; (1a000854 <Board_SetupClocking+0x68>)
1a000834:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000838:	2301      	movs	r3, #1
1a00083a:	788a      	ldrb	r2, [r1, #2]
1a00083c:	7849      	ldrb	r1, [r1, #1]
1a00083e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000842:	f000 fb1d 	bl	1a000e80 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000846:	3401      	adds	r4, #1
1a000848:	e7e8      	b.n	1a00081c <Board_SetupClocking+0x30>
1a00084a:	bf00      	nop
1a00084c:	40043000 	.word	0x40043000
1a000850:	0c28cb00 	.word	0x0c28cb00
1a000854:	1a001ad0 	.word	0x1a001ad0

1a000858 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a000858:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a00085a:	f7ff ffab 	bl	1a0007b4 <Board_SetupMuxing>
    Board_SetupClocking();
1a00085e:	f7ff ffc5 	bl	1a0007ec <Board_SetupClocking>
}
1a000862:	bd08      	pop	{r3, pc}

1a000864 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000864:	2200      	movs	r2, #0
1a000866:	2a05      	cmp	r2, #5
1a000868:	d819      	bhi.n	1a00089e <Board_LED_Init+0x3a>
{
1a00086a:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a00086c:	490c      	ldr	r1, [pc, #48]	; (1a0008a0 <Board_LED_Init+0x3c>)
1a00086e:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a000872:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a000876:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a000878:	4b0a      	ldr	r3, [pc, #40]	; (1a0008a4 <Board_LED_Init+0x40>)
1a00087a:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a00087e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a000882:	2001      	movs	r0, #1
1a000884:	40a0      	lsls	r0, r4
1a000886:	4301      	orrs	r1, r0
1a000888:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a00088c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000890:	2100      	movs	r1, #0
1a000892:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000894:	3201      	adds	r2, #1
1a000896:	2a05      	cmp	r2, #5
1a000898:	d9e8      	bls.n	1a00086c <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a00089a:	bc70      	pop	{r4, r5, r6}
1a00089c:	4770      	bx	lr
1a00089e:	4770      	bx	lr
1a0008a0:	1a001b54 	.word	0x1a001b54
1a0008a4:	400f4000 	.word	0x400f4000

1a0008a8 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0008a8:	2300      	movs	r3, #0
1a0008aa:	2b03      	cmp	r3, #3
1a0008ac:	d816      	bhi.n	1a0008dc <Board_TEC_Init+0x34>
{
1a0008ae:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0008b0:	490b      	ldr	r1, [pc, #44]	; (1a0008e0 <Board_TEC_Init+0x38>)
1a0008b2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0008b6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0008ba:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a0008bc:	4c09      	ldr	r4, [pc, #36]	; (1a0008e4 <Board_TEC_Init+0x3c>)
1a0008be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0008c2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0008c6:	2001      	movs	r0, #1
1a0008c8:	40a8      	lsls	r0, r5
1a0008ca:	ea21 0100 	bic.w	r1, r1, r0
1a0008ce:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0008d2:	3301      	adds	r3, #1
1a0008d4:	2b03      	cmp	r3, #3
1a0008d6:	d9eb      	bls.n	1a0008b0 <Board_TEC_Init+0x8>
   }
}
1a0008d8:	bc30      	pop	{r4, r5}
1a0008da:	4770      	bx	lr
1a0008dc:	4770      	bx	lr
1a0008de:	bf00      	nop
1a0008e0:	1a001b4c 	.word	0x1a001b4c
1a0008e4:	400f4000 	.word	0x400f4000

1a0008e8 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0008e8:	2300      	movs	r3, #0
1a0008ea:	2b08      	cmp	r3, #8
1a0008ec:	d816      	bhi.n	1a00091c <Board_GPIO_Init+0x34>
{
1a0008ee:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0008f0:	490b      	ldr	r1, [pc, #44]	; (1a000920 <Board_GPIO_Init+0x38>)
1a0008f2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0008f6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0008fa:	784d      	ldrb	r5, [r1, #1]
1a0008fc:	4c09      	ldr	r4, [pc, #36]	; (1a000924 <Board_GPIO_Init+0x3c>)
1a0008fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000902:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000906:	2001      	movs	r0, #1
1a000908:	40a8      	lsls	r0, r5
1a00090a:	ea21 0100 	bic.w	r1, r1, r0
1a00090e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000912:	3301      	adds	r3, #1
1a000914:	2b08      	cmp	r3, #8
1a000916:	d9eb      	bls.n	1a0008f0 <Board_GPIO_Init+0x8>
   }
}
1a000918:	bc30      	pop	{r4, r5}
1a00091a:	4770      	bx	lr
1a00091c:	4770      	bx	lr
1a00091e:	bf00      	nop
1a000920:	1a001b60 	.word	0x1a001b60
1a000924:	400f4000 	.word	0x400f4000

1a000928 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a000928:	b510      	push	{r4, lr}
1a00092a:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a00092c:	4c08      	ldr	r4, [pc, #32]	; (1a000950 <Board_ADC_Init+0x28>)
1a00092e:	4669      	mov	r1, sp
1a000930:	4620      	mov	r0, r4
1a000932:	f000 fcb7 	bl	1a0012a4 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a000936:	4a07      	ldr	r2, [pc, #28]	; (1a000954 <Board_ADC_Init+0x2c>)
1a000938:	4669      	mov	r1, sp
1a00093a:	4620      	mov	r0, r4
1a00093c:	f000 fcd2 	bl	1a0012e4 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a000940:	2200      	movs	r2, #0
1a000942:	4669      	mov	r1, sp
1a000944:	4620      	mov	r0, r4
1a000946:	f000 fce6 	bl	1a001316 <Chip_ADC_SetResolution>
}
1a00094a:	b002      	add	sp, #8
1a00094c:	bd10      	pop	{r4, pc}
1a00094e:	bf00      	nop
1a000950:	400e3000 	.word	0x400e3000
1a000954:	00061a80 	.word	0x00061a80

1a000958 <Board_SPI_Init>:
{
1a000958:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a00095a:	4c0b      	ldr	r4, [pc, #44]	; (1a000988 <Board_SPI_Init+0x30>)
1a00095c:	4620      	mov	r0, r4
1a00095e:	f000 fb71 	bl	1a001044 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000962:	6863      	ldr	r3, [r4, #4]
1a000964:	f023 0304 	bic.w	r3, r3, #4
1a000968:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00096a:	6823      	ldr	r3, [r4, #0]
1a00096c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000970:	f043 0307 	orr.w	r3, r3, #7
1a000974:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a000976:	4905      	ldr	r1, [pc, #20]	; (1a00098c <Board_SPI_Init+0x34>)
1a000978:	4620      	mov	r0, r4
1a00097a:	f000 fb44 	bl	1a001006 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a00097e:	6863      	ldr	r3, [r4, #4]
1a000980:	f043 0302 	orr.w	r3, r3, #2
1a000984:	6063      	str	r3, [r4, #4]
}
1a000986:	bd10      	pop	{r4, pc}
1a000988:	400c5000 	.word	0x400c5000
1a00098c:	000186a0 	.word	0x000186a0

1a000990 <Board_I2C_Init>:
{
1a000990:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a000992:	2000      	movs	r0, #0
1a000994:	f000 fc30 	bl	1a0011f8 <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a000998:	4b04      	ldr	r3, [pc, #16]	; (1a0009ac <Board_I2C_Init+0x1c>)
1a00099a:	f640 0208 	movw	r2, #2056	; 0x808
1a00099e:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a0009a2:	4903      	ldr	r1, [pc, #12]	; (1a0009b0 <Board_I2C_Init+0x20>)
1a0009a4:	2000      	movs	r0, #0
1a0009a6:	f000 fc3b 	bl	1a001220 <Chip_I2C_SetClockRate>
}
1a0009aa:	bd08      	pop	{r3, pc}
1a0009ac:	40086000 	.word	0x40086000
1a0009b0:	000f4240 	.word	0x000f4240

1a0009b4 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a0009b4:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a0009b6:	4c07      	ldr	r4, [pc, #28]	; (1a0009d4 <Board_Debug_Init+0x20>)
1a0009b8:	4620      	mov	r0, r4
1a0009ba:	f000 fb75 	bl	1a0010a8 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a0009be:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0009c2:	4620      	mov	r0, r4
1a0009c4:	f000 fb9a 	bl	1a0010fc <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a0009c8:	2303      	movs	r3, #3
1a0009ca:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a0009cc:	2301      	movs	r3, #1
1a0009ce:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a0009d0:	bd10      	pop	{r4, pc}
1a0009d2:	bf00      	nop
1a0009d4:	400c1000 	.word	0x400c1000

1a0009d8 <Board_LED_Set>:
}


void Board_LED_Set(uint8_t LEDNumber, bool On)
{
   if (LEDNumber >= GPIO_LEDS_SIZE) {
1a0009d8:	2805      	cmp	r0, #5
1a0009da:	d80b      	bhi.n	1a0009f4 <Board_LED_Set+0x1c>
      return;
   }

   const struct gpio_t *io = &GpioLeds[LEDNumber];
   Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, On);
1a0009dc:	4a06      	ldr	r2, [pc, #24]	; (1a0009f8 <Board_LED_Set+0x20>)
1a0009de:	f812 3010 	ldrb.w	r3, [r2, r0, lsl #1]
1a0009e2:	eb02 0040 	add.w	r0, r2, r0, lsl #1
1a0009e6:	7842      	ldrb	r2, [r0, #1]
	pGPIO->B[port][pin] = setting;
1a0009e8:	015b      	lsls	r3, r3, #5
1a0009ea:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0009ee:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0009f2:	5499      	strb	r1, [r3, r2]
}
1a0009f4:	4770      	bx	lr
1a0009f6:	bf00      	nop
1a0009f8:	1a001b54 	.word	0x1a001b54

1a0009fc <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a0009fc:	b508      	push	{r3, lr}
   DEBUGINIT();
1a0009fe:	f7ff ffd9 	bl	1a0009b4 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a000a02:	4809      	ldr	r0, [pc, #36]	; (1a000a28 <Board_Init+0x2c>)
1a000a04:	f000 f812 	bl	1a000a2c <Chip_GPIO_Init>

   Board_GPIO_Init();
1a000a08:	f7ff ff6e 	bl	1a0008e8 <Board_GPIO_Init>
   Board_ADC_Init();
1a000a0c:	f7ff ff8c 	bl	1a000928 <Board_ADC_Init>
   Board_SPI_Init();
1a000a10:	f7ff ffa2 	bl	1a000958 <Board_SPI_Init>
   Board_I2C_Init();
1a000a14:	f7ff ffbc 	bl	1a000990 <Board_I2C_Init>

   Board_LED_Init();
1a000a18:	f7ff ff24 	bl	1a000864 <Board_LED_Init>
   Board_TEC_Init();
1a000a1c:	f7ff ff44 	bl	1a0008a8 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a000a20:	f000 f806 	bl	1a000a30 <SystemCoreClockUpdate>
}
1a000a24:	bd08      	pop	{r3, pc}
1a000a26:	bf00      	nop
1a000a28:	400f4000 	.word	0x400f4000

1a000a2c <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a000a2c:	4770      	bx	lr
1a000a2e:	Address 0x1a000a2e is out of bounds.


1a000a30 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a000a30:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a000a32:	2069      	movs	r0, #105	; 0x69
1a000a34:	f000 faa2 	bl	1a000f7c <Chip_Clock_GetRate>
1a000a38:	4b01      	ldr	r3, [pc, #4]	; (1a000a40 <SystemCoreClockUpdate+0x10>)
1a000a3a:	6018      	str	r0, [r3, #0]
}
1a000a3c:	bd08      	pop	{r3, pc}
1a000a3e:	bf00      	nop
1a000a40:	1000006c 	.word	0x1000006c

1a000a44 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000a44:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a000a46:	680b      	ldr	r3, [r1, #0]
1a000a48:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000a4c:	d002      	beq.n	1a000a54 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a000a4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000a52:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a000a54:	4607      	mov	r7, r0
1a000a56:	2501      	movs	r5, #1
1a000a58:	e03a      	b.n	1a000ad0 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a000a5a:	694b      	ldr	r3, [r1, #20]
1a000a5c:	fb03 f302 	mul.w	r3, r3, r2
1a000a60:	fbb3 f3f5 	udiv	r3, r3, r5
1a000a64:	e01c      	b.n	1a000aa0 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a000a66:	461c      	mov	r4, r3
	if (val < 0)
1a000a68:	ebb0 0c04 	subs.w	ip, r0, r4
1a000a6c:	d427      	bmi.n	1a000abe <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a000a6e:	4567      	cmp	r7, ip
1a000a70:	d906      	bls.n	1a000a80 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a000a72:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a000a74:	1c77      	adds	r7, r6, #1
1a000a76:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a000a78:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a000a7a:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a000a7c:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a000a7e:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a000a80:	3201      	adds	r2, #1
1a000a82:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a000a86:	dc1d      	bgt.n	1a000ac4 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a000a88:	680c      	ldr	r4, [r1, #0]
1a000a8a:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000a8e:	d0e4      	beq.n	1a000a5a <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a000a90:	1c73      	adds	r3, r6, #1
1a000a92:	fa02 fc03 	lsl.w	ip, r2, r3
1a000a96:	694b      	ldr	r3, [r1, #20]
1a000a98:	fb03 f30c 	mul.w	r3, r3, ip
1a000a9c:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000aa0:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a000adc <pll_calc_divs+0x98>
1a000aa4:	4563      	cmp	r3, ip
1a000aa6:	d9eb      	bls.n	1a000a80 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a000aa8:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a000ae0 <pll_calc_divs+0x9c>
1a000aac:	4563      	cmp	r3, ip
1a000aae:	d809      	bhi.n	1a000ac4 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a000ab0:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000ab4:	d1d7      	bne.n	1a000a66 <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a000ab6:	1c74      	adds	r4, r6, #1
1a000ab8:	fa23 f404 	lsr.w	r4, r3, r4
1a000abc:	e7d4      	b.n	1a000a68 <pll_calc_divs+0x24>
		return -val;
1a000abe:	f1cc 0c00 	rsb	ip, ip, #0
1a000ac2:	e7d4      	b.n	1a000a6e <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a000ac4:	3601      	adds	r6, #1
1a000ac6:	2e03      	cmp	r6, #3
1a000ac8:	dc01      	bgt.n	1a000ace <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a000aca:	2201      	movs	r2, #1
1a000acc:	e7d9      	b.n	1a000a82 <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a000ace:	3501      	adds	r5, #1
1a000ad0:	2d04      	cmp	r5, #4
1a000ad2:	dc01      	bgt.n	1a000ad8 <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a000ad4:	2600      	movs	r6, #0
1a000ad6:	e7f6      	b.n	1a000ac6 <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a000ad8:	bcf0      	pop	{r4, r5, r6, r7}
1a000ada:	4770      	bx	lr
1a000adc:	094c5eff 	.word	0x094c5eff
1a000ae0:	1312d000 	.word	0x1312d000

1a000ae4 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000ae6:	b099      	sub	sp, #100	; 0x64
1a000ae8:	4605      	mov	r5, r0
1a000aea:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000aec:	225c      	movs	r2, #92	; 0x5c
1a000aee:	2100      	movs	r1, #0
1a000af0:	a801      	add	r0, sp, #4
1a000af2:	f000 ffe5 	bl	1a001ac0 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a000af6:	2380      	movs	r3, #128	; 0x80
1a000af8:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a000afa:	6963      	ldr	r3, [r4, #20]
1a000afc:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a000afe:	7923      	ldrb	r3, [r4, #4]
1a000b00:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a000b04:	4669      	mov	r1, sp
1a000b06:	4628      	mov	r0, r5
1a000b08:	f7ff ff9c 	bl	1a000a44 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a000b0c:	9b06      	ldr	r3, [sp, #24]
1a000b0e:	42ab      	cmp	r3, r5
1a000b10:	d027      	beq.n	1a000b62 <pll_get_frac+0x7e>
	if (val < 0)
1a000b12:	1aeb      	subs	r3, r5, r3
1a000b14:	d42e      	bmi.n	1a000b74 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a000b16:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a000b18:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a000b1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000b1e:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a000b20:	6963      	ldr	r3, [r4, #20]
1a000b22:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a000b24:	7923      	ldrb	r3, [r4, #4]
1a000b26:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a000b2a:	a910      	add	r1, sp, #64	; 0x40
1a000b2c:	4628      	mov	r0, r5
1a000b2e:	f7ff ff89 	bl	1a000a44 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a000b32:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000b34:	42ab      	cmp	r3, r5
1a000b36:	d01f      	beq.n	1a000b78 <pll_get_frac+0x94>
	if (val < 0)
1a000b38:	1aeb      	subs	r3, r5, r3
1a000b3a:	d425      	bmi.n	1a000b88 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a000b3c:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a000b3e:	4b2b      	ldr	r3, [pc, #172]	; (1a000bec <pll_get_frac+0x108>)
1a000b40:	429d      	cmp	r5, r3
1a000b42:	d923      	bls.n	1a000b8c <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a000b44:	980e      	ldr	r0, [sp, #56]	; 0x38
	if (val < 0)
1a000b46:	1a2d      	subs	r5, r5, r0
1a000b48:	d433      	bmi.n	1a000bb2 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a000b4a:	42ae      	cmp	r6, r5
1a000b4c:	dc3b      	bgt.n	1a000bc6 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a000b4e:	42be      	cmp	r6, r7
1a000b50:	dc31      	bgt.n	1a000bb6 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a000b52:	466d      	mov	r5, sp
1a000b54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b58:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b60:	e006      	b.n	1a000b70 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a000b62:	466d      	mov	r5, sp
1a000b64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b68:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a000b70:	b019      	add	sp, #100	; 0x64
1a000b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a000b74:	425b      	negs	r3, r3
1a000b76:	e7ce      	b.n	1a000b16 <pll_get_frac+0x32>
		*ppll = pll[2];
1a000b78:	ad10      	add	r5, sp, #64	; 0x40
1a000b7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b7e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b82:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a000b86:	e7f3      	b.n	1a000b70 <pll_get_frac+0x8c>
		return -val;
1a000b88:	425b      	negs	r3, r3
1a000b8a:	e7d7      	b.n	1a000b3c <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a000b8c:	2340      	movs	r3, #64	; 0x40
1a000b8e:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a000b90:	6963      	ldr	r3, [r4, #20]
1a000b92:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a000b94:	a908      	add	r1, sp, #32
1a000b96:	4628      	mov	r0, r5
1a000b98:	f7ff ff54 	bl	1a000a44 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a000b9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000b9e:	42ab      	cmp	r3, r5
1a000ba0:	d1d0      	bne.n	1a000b44 <pll_get_frac+0x60>
			*ppll = pll[1];
1a000ba2:	ad08      	add	r5, sp, #32
1a000ba4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000ba6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000ba8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000bac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a000bb0:	e7de      	b.n	1a000b70 <pll_get_frac+0x8c>
		return -val;
1a000bb2:	426d      	negs	r5, r5
1a000bb4:	e7c9      	b.n	1a000b4a <pll_get_frac+0x66>
			*ppll = pll[2];
1a000bb6:	ad10      	add	r5, sp, #64	; 0x40
1a000bb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000bba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000bbc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000bc0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000bc4:	e7d4      	b.n	1a000b70 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a000bc6:	42af      	cmp	r7, r5
1a000bc8:	db07      	blt.n	1a000bda <pll_get_frac+0xf6>
			*ppll = pll[1];
1a000bca:	ad08      	add	r5, sp, #32
1a000bcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000bce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000bd0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000bd4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000bd8:	e7ca      	b.n	1a000b70 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a000bda:	ad10      	add	r5, sp, #64	; 0x40
1a000bdc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000bde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000be0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000be4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000be8:	e7c2      	b.n	1a000b70 <pll_get_frac+0x8c>
1a000bea:	bf00      	nop
1a000bec:	068e7780 	.word	0x068e7780

1a000bf0 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a000bf0:	b430      	push	{r4, r5}
1a000bf2:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a000bf4:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a000bf6:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000bf8:	e000      	b.n	1a000bfc <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a000bfa:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000bfc:	281c      	cmp	r0, #28
1a000bfe:	d117      	bne.n	1a000c30 <Chip_Clock_FindBaseClock+0x40>
1a000c00:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000c04:	490b      	ldr	r1, [pc, #44]	; (1a000c34 <Chip_Clock_FindBaseClock+0x44>)
1a000c06:	eb01 0242 	add.w	r2, r1, r2, lsl #1
1a000c0a:	7911      	ldrb	r1, [r2, #4]
1a000c0c:	4281      	cmp	r1, r0
1a000c0e:	d00f      	beq.n	1a000c30 <Chip_Clock_FindBaseClock+0x40>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a000c10:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000c14:	4c07      	ldr	r4, [pc, #28]	; (1a000c34 <Chip_Clock_FindBaseClock+0x44>)
1a000c16:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
1a000c1a:	42aa      	cmp	r2, r5
1a000c1c:	d8ed      	bhi.n	1a000bfa <Chip_Clock_FindBaseClock+0xa>
1a000c1e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000c22:	eb04 0242 	add.w	r2, r4, r2, lsl #1
1a000c26:	8852      	ldrh	r2, [r2, #2]
1a000c28:	42aa      	cmp	r2, r5
1a000c2a:	d3e6      	bcc.n	1a000bfa <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a000c2c:	4608      	mov	r0, r1
1a000c2e:	e7e5      	b.n	1a000bfc <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a000c30:	bc30      	pop	{r4, r5}
1a000c32:	4770      	bx	lr
1a000c34:	1a001b80 	.word	0x1a001b80

1a000c38 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a000c38:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a000c3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a000c3e:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a000c40:	4a0d      	ldr	r2, [pc, #52]	; (1a000c78 <Chip_Clock_EnableCrystal+0x40>)
1a000c42:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a000c44:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a000c48:	6992      	ldr	r2, [r2, #24]
1a000c4a:	428a      	cmp	r2, r1
1a000c4c:	d001      	beq.n	1a000c52 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000c4e:	4a0a      	ldr	r2, [pc, #40]	; (1a000c78 <Chip_Clock_EnableCrystal+0x40>)
1a000c50:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a000c52:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a000c56:	4a09      	ldr	r2, [pc, #36]	; (1a000c7c <Chip_Clock_EnableCrystal+0x44>)
1a000c58:	6811      	ldr	r1, [r2, #0]
1a000c5a:	4a09      	ldr	r2, [pc, #36]	; (1a000c80 <Chip_Clock_EnableCrystal+0x48>)
1a000c5c:	4291      	cmp	r1, r2
1a000c5e:	d901      	bls.n	1a000c64 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a000c60:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000c64:	4a04      	ldr	r2, [pc, #16]	; (1a000c78 <Chip_Clock_EnableCrystal+0x40>)
1a000c66:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a000c68:	9b01      	ldr	r3, [sp, #4]
1a000c6a:	1e5a      	subs	r2, r3, #1
1a000c6c:	9201      	str	r2, [sp, #4]
1a000c6e:	2b00      	cmp	r3, #0
1a000c70:	d1fa      	bne.n	1a000c68 <Chip_Clock_EnableCrystal+0x30>
}
1a000c72:	b002      	add	sp, #8
1a000c74:	4770      	bx	lr
1a000c76:	bf00      	nop
1a000c78:	40050000 	.word	0x40050000
1a000c7c:	1a001b74 	.word	0x1a001b74
1a000c80:	01312cff 	.word	0x01312cff

1a000c84 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a000c84:	3012      	adds	r0, #18
1a000c86:	4b05      	ldr	r3, [pc, #20]	; (1a000c9c <Chip_Clock_GetDividerSource+0x18>)
1a000c88:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a000c8c:	f010 0f01 	tst.w	r0, #1
1a000c90:	d102      	bne.n	1a000c98 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000c92:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000c96:	4770      	bx	lr
		return CLKINPUT_PD;
1a000c98:	2011      	movs	r0, #17
}
1a000c9a:	4770      	bx	lr
1a000c9c:	40050000 	.word	0x40050000

1a000ca0 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a000ca0:	f100 0212 	add.w	r2, r0, #18
1a000ca4:	4b03      	ldr	r3, [pc, #12]	; (1a000cb4 <Chip_Clock_GetDividerDivisor+0x14>)
1a000ca6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a000caa:	4b03      	ldr	r3, [pc, #12]	; (1a000cb8 <Chip_Clock_GetDividerDivisor+0x18>)
1a000cac:	5c18      	ldrb	r0, [r3, r0]
}
1a000cae:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a000cb2:	4770      	bx	lr
1a000cb4:	40050000 	.word	0x40050000
1a000cb8:	1a001b78 	.word	0x1a001b78

1a000cbc <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a000cbc:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a000cbe:	2810      	cmp	r0, #16
1a000cc0:	d80a      	bhi.n	1a000cd8 <Chip_Clock_GetClockInputHz+0x1c>
1a000cc2:	e8df f000 	tbb	[pc, r0]
1a000cc6:	0b44      	.short	0x0b44
1a000cc8:	0921180d 	.word	0x0921180d
1a000ccc:	2d2a2724 	.word	0x2d2a2724
1a000cd0:	34300909 	.word	0x34300909
1a000cd4:	3c38      	.short	0x3c38
1a000cd6:	40          	.byte	0x40
1a000cd7:	00          	.byte	0x00
	uint32_t rate = 0;
1a000cd8:	2000      	movs	r0, #0
	default:
		break;
	}

	return rate;
}
1a000cda:	bd08      	pop	{r3, pc}
		rate = CGU_IRC_FREQ;
1a000cdc:	481e      	ldr	r0, [pc, #120]	; (1a000d58 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a000cde:	e7fc      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000ce0:	4b1e      	ldr	r3, [pc, #120]	; (1a000d5c <Chip_Clock_GetClockInputHz+0xa0>)
1a000ce2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000ce6:	f003 0307 	and.w	r3, r3, #7
1a000cea:	2b04      	cmp	r3, #4
1a000cec:	d001      	beq.n	1a000cf2 <Chip_Clock_GetClockInputHz+0x36>
			rate = 25000000;
1a000cee:	481c      	ldr	r0, [pc, #112]	; (1a000d60 <Chip_Clock_GetClockInputHz+0xa4>)
1a000cf0:	e7f3      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
	uint32_t rate = 0;
1a000cf2:	2000      	movs	r0, #0
1a000cf4:	e7f1      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000cf6:	4b19      	ldr	r3, [pc, #100]	; (1a000d5c <Chip_Clock_GetClockInputHz+0xa0>)
1a000cf8:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000cfc:	f003 0307 	and.w	r3, r3, #7
1a000d00:	2b04      	cmp	r3, #4
1a000d02:	d027      	beq.n	1a000d54 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a000d04:	4816      	ldr	r0, [pc, #88]	; (1a000d60 <Chip_Clock_GetClockInputHz+0xa4>)
1a000d06:	e7e8      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
		rate = ExtRateIn;
1a000d08:	4b16      	ldr	r3, [pc, #88]	; (1a000d64 <Chip_Clock_GetClockInputHz+0xa8>)
1a000d0a:	6818      	ldr	r0, [r3, #0]
		break;
1a000d0c:	e7e5      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
		rate = OscRateIn;
1a000d0e:	4b16      	ldr	r3, [pc, #88]	; (1a000d68 <Chip_Clock_GetClockInputHz+0xac>)
1a000d10:	6818      	ldr	r0, [r3, #0]
		break;
1a000d12:	e7e2      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a000d14:	4b15      	ldr	r3, [pc, #84]	; (1a000d6c <Chip_Clock_GetClockInputHz+0xb0>)
1a000d16:	6818      	ldr	r0, [r3, #0]
		break;
1a000d18:	e7df      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a000d1a:	4b14      	ldr	r3, [pc, #80]	; (1a000d6c <Chip_Clock_GetClockInputHz+0xb0>)
1a000d1c:	6858      	ldr	r0, [r3, #4]
		break;
1a000d1e:	e7dc      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetMainPLLHz();
1a000d20:	f000 f868 	bl	1a000df4 <Chip_Clock_GetMainPLLHz>
		break;
1a000d24:	e7d9      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a000d26:	2100      	movs	r1, #0
1a000d28:	f000 f898 	bl	1a000e5c <Chip_Clock_GetDivRate>
		break;
1a000d2c:	e7d5      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a000d2e:	2101      	movs	r1, #1
1a000d30:	f000 f894 	bl	1a000e5c <Chip_Clock_GetDivRate>
		break;
1a000d34:	e7d1      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a000d36:	2102      	movs	r1, #2
1a000d38:	f000 f890 	bl	1a000e5c <Chip_Clock_GetDivRate>
		break;
1a000d3c:	e7cd      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a000d3e:	2103      	movs	r1, #3
1a000d40:	f000 f88c 	bl	1a000e5c <Chip_Clock_GetDivRate>
		break;
1a000d44:	e7c9      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a000d46:	2104      	movs	r1, #4
1a000d48:	f000 f888 	bl	1a000e5c <Chip_Clock_GetDivRate>
		break;
1a000d4c:	e7c5      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
		rate = CRYSTAL_32K_FREQ_IN;
1a000d4e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a000d52:	e7c2      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
			rate = 50000000; /* RMII uses 50 MHz */
1a000d54:	4806      	ldr	r0, [pc, #24]	; (1a000d70 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a000d56:	e7c0      	b.n	1a000cda <Chip_Clock_GetClockInputHz+0x1e>
1a000d58:	00b71b00 	.word	0x00b71b00
1a000d5c:	40043000 	.word	0x40043000
1a000d60:	017d7840 	.word	0x017d7840
1a000d64:	1a001b48 	.word	0x1a001b48
1a000d68:	1a001b74 	.word	0x1a001b74
1a000d6c:	10000038 	.word	0x10000038
1a000d70:	02faf080 	.word	0x02faf080

1a000d74 <Chip_Clock_CalcMainPLLValue>:
{
1a000d74:	b538      	push	{r3, r4, r5, lr}
1a000d76:	4605      	mov	r5, r0
1a000d78:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a000d7a:	7908      	ldrb	r0, [r1, #4]
1a000d7c:	f7ff ff9e 	bl	1a000cbc <Chip_Clock_GetClockInputHz>
1a000d80:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a000d82:	4b19      	ldr	r3, [pc, #100]	; (1a000de8 <Chip_Clock_CalcMainPLLValue+0x74>)
1a000d84:	442b      	add	r3, r5
1a000d86:	4a19      	ldr	r2, [pc, #100]	; (1a000dec <Chip_Clock_CalcMainPLLValue+0x78>)
1a000d88:	4293      	cmp	r3, r2
1a000d8a:	d821      	bhi.n	1a000dd0 <Chip_Clock_CalcMainPLLValue+0x5c>
1a000d8c:	b318      	cbz	r0, 1a000dd6 <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a000d8e:	2380      	movs	r3, #128	; 0x80
1a000d90:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a000d92:	2300      	movs	r3, #0
1a000d94:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a000d96:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a000d98:	fbb5 f3f0 	udiv	r3, r5, r0
1a000d9c:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a000d9e:	4a14      	ldr	r2, [pc, #80]	; (1a000df0 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a000da0:	4295      	cmp	r5, r2
1a000da2:	d903      	bls.n	1a000dac <Chip_Clock_CalcMainPLLValue+0x38>
1a000da4:	fb03 f000 	mul.w	r0, r3, r0
1a000da8:	42a8      	cmp	r0, r5
1a000daa:	d007      	beq.n	1a000dbc <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a000dac:	4621      	mov	r1, r4
1a000dae:	4628      	mov	r0, r5
1a000db0:	f7ff fe98 	bl	1a000ae4 <pll_get_frac>
		if (!ppll->nsel) {
1a000db4:	68a3      	ldr	r3, [r4, #8]
1a000db6:	b18b      	cbz	r3, 1a000ddc <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a000db8:	3b01      	subs	r3, #1
1a000dba:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a000dbc:	6923      	ldr	r3, [r4, #16]
1a000dbe:	b183      	cbz	r3, 1a000de2 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a000dc0:	68e2      	ldr	r2, [r4, #12]
1a000dc2:	b10a      	cbz	r2, 1a000dc8 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a000dc4:	3a01      	subs	r2, #1
1a000dc6:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a000dc8:	3b01      	subs	r3, #1
1a000dca:	6123      	str	r3, [r4, #16]
	return 0;
1a000dcc:	2000      	movs	r0, #0
}
1a000dce:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a000dd0:	f04f 30ff 	mov.w	r0, #4294967295
1a000dd4:	e7fb      	b.n	1a000dce <Chip_Clock_CalcMainPLLValue+0x5a>
1a000dd6:	f04f 30ff 	mov.w	r0, #4294967295
1a000dda:	e7f8      	b.n	1a000dce <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a000ddc:	f04f 30ff 	mov.w	r0, #4294967295
1a000de0:	e7f5      	b.n	1a000dce <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a000de2:	f04f 30ff 	mov.w	r0, #4294967295
1a000de6:	e7f2      	b.n	1a000dce <Chip_Clock_CalcMainPLLValue+0x5a>
1a000de8:	ff6b3a10 	.word	0xff6b3a10
1a000dec:	0b940510 	.word	0x0b940510
1a000df0:	094c5eff 	.word	0x094c5eff

1a000df4 <Chip_Clock_GetMainPLLHz>:
{
1a000df4:	b570      	push	{r4, r5, r6, lr}
1a000df6:	b082      	sub	sp, #8
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a000df8:	4d16      	ldr	r5, [pc, #88]	; (1a000e54 <Chip_Clock_GetMainPLLHz+0x60>)
1a000dfa:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a000dfc:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a000e00:	f7ff ff5c 	bl	1a000cbc <Chip_Clock_GetClockInputHz>
1a000e04:	4606      	mov	r6, r0
	const uint8_t ptab[] = {1, 2, 4, 8};
1a000e06:	4a14      	ldr	r2, [pc, #80]	; (1a000e58 <Chip_Clock_GetMainPLLHz+0x64>)
1a000e08:	9201      	str	r2, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a000e0a:	6c28      	ldr	r0, [r5, #64]	; 0x40
1a000e0c:	f010 0001 	ands.w	r0, r0, #1
1a000e10:	d01d      	beq.n	1a000e4e <Chip_Clock_GetMainPLLHz+0x5a>
	msel = (PLLReg >> 16) & 0xFF;
1a000e12:	f3c4 4207 	ubfx	r2, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a000e16:	f3c4 3101 	ubfx	r1, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a000e1a:	f3c4 2501 	ubfx	r5, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a000e1e:	f3c4 1080 	ubfx	r0, r4, #6, #1
	m = msel + 1;
1a000e22:	3201      	adds	r2, #1
	n = nsel + 1;
1a000e24:	3101      	adds	r1, #1
	p = ptab[psel];
1a000e26:	ab02      	add	r3, sp, #8
1a000e28:	441d      	add	r5, r3
1a000e2a:	f815 3c04 	ldrb.w	r3, [r5, #-4]
	if (direct || fbsel) {
1a000e2e:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000e32:	d108      	bne.n	1a000e46 <Chip_Clock_GetMainPLLHz+0x52>
1a000e34:	b938      	cbnz	r0, 1a000e46 <Chip_Clock_GetMainPLLHz+0x52>
	return (m / (2 * p)) * (freq / n);
1a000e36:	0058      	lsls	r0, r3, #1
1a000e38:	fbb2 f2f0 	udiv	r2, r2, r0
1a000e3c:	fbb6 f0f1 	udiv	r0, r6, r1
1a000e40:	fb00 f002 	mul.w	r0, r0, r2
1a000e44:	e003      	b.n	1a000e4e <Chip_Clock_GetMainPLLHz+0x5a>
		return m * (freq / n);
1a000e46:	fbb6 f0f1 	udiv	r0, r6, r1
1a000e4a:	fb02 f000 	mul.w	r0, r2, r0
}
1a000e4e:	b002      	add	sp, #8
1a000e50:	bd70      	pop	{r4, r5, r6, pc}
1a000e52:	bf00      	nop
1a000e54:	40050000 	.word	0x40050000
1a000e58:	08040201 	.word	0x08040201

1a000e5c <Chip_Clock_GetDivRate>:
{
1a000e5c:	b538      	push	{r3, r4, r5, lr}
1a000e5e:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a000e60:	4608      	mov	r0, r1
1a000e62:	f7ff ff0f 	bl	1a000c84 <Chip_Clock_GetDividerSource>
1a000e66:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a000e68:	4620      	mov	r0, r4
1a000e6a:	f7ff ff19 	bl	1a000ca0 <Chip_Clock_GetDividerDivisor>
1a000e6e:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a000e70:	4628      	mov	r0, r5
1a000e72:	f7ff ff23 	bl	1a000cbc <Chip_Clock_GetClockInputHz>
1a000e76:	3401      	adds	r4, #1
}
1a000e78:	fbb0 f0f4 	udiv	r0, r0, r4
1a000e7c:	bd38      	pop	{r3, r4, r5, pc}
1a000e7e:	Address 0x1a000e7e is out of bounds.


1a000e80 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a000e80:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a000e82:	f100 0416 	add.w	r4, r0, #22
1a000e86:	00a4      	lsls	r4, r4, #2
1a000e88:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a000e8c:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a000e90:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a000e92:	281b      	cmp	r0, #27
1a000e94:	d813      	bhi.n	1a000ebe <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a000e96:	2911      	cmp	r1, #17
1a000e98:	d01a      	beq.n	1a000ed0 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a000e9a:	4d0e      	ldr	r5, [pc, #56]	; (1a000ed4 <Chip_Clock_SetBaseClock+0x54>)
1a000e9c:	4025      	ands	r5, r4

			if (autoblocken) {
1a000e9e:	b10a      	cbz	r2, 1a000ea4 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a000ea0:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a000ea4:	b10b      	cbz	r3, 1a000eaa <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a000ea6:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a000eaa:	ea45 6101 	orr.w	r1, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a000eae:	3016      	adds	r0, #22
1a000eb0:	0080      	lsls	r0, r0, #2
1a000eb2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000eb6:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000eba:	6041      	str	r1, [r0, #4]
1a000ebc:	e008      	b.n	1a000ed0 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a000ebe:	f044 0401 	orr.w	r4, r4, #1
1a000ec2:	3016      	adds	r0, #22
1a000ec4:	0080      	lsls	r0, r0, #2
1a000ec6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000eca:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000ece:	6044      	str	r4, [r0, #4]
	}
}
1a000ed0:	bc30      	pop	{r4, r5}
1a000ed2:	4770      	bx	lr
1a000ed4:	e0fff7fe 	.word	0xe0fff7fe

1a000ed8 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a000ed8:	281b      	cmp	r0, #27
1a000eda:	d80d      	bhi.n	1a000ef8 <Chip_Clock_GetBaseClock+0x20>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a000edc:	f100 0316 	add.w	r3, r0, #22
1a000ee0:	009b      	lsls	r3, r3, #2
1a000ee2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
1a000ee6:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
1a000eea:	6858      	ldr	r0, [r3, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a000eec:	f010 0f01 	tst.w	r0, #1
1a000ef0:	d104      	bne.n	1a000efc <Chip_Clock_GetBaseClock+0x24>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000ef2:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000ef6:	4770      	bx	lr
		return CLKINPUT_PD;
1a000ef8:	2011      	movs	r0, #17
1a000efa:	4770      	bx	lr
		return CLKINPUT_PD;
1a000efc:	2011      	movs	r0, #17
}
1a000efe:	4770      	bx	lr

1a000f00 <Chip_Clock_GetBaseClocktHz>:
{
1a000f00:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a000f02:	f7ff ffe9 	bl	1a000ed8 <Chip_Clock_GetBaseClock>
1a000f06:	f7ff fed9 	bl	1a000cbc <Chip_Clock_GetClockInputHz>
}
1a000f0a:	bd08      	pop	{r3, pc}

1a000f0c <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a000f0c:	b971      	cbnz	r1, 1a000f2c <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a000f0e:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a000f10:	b10a      	cbz	r2, 1a000f16 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a000f12:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a000f16:	2b02      	cmp	r3, #2
1a000f18:	d00a      	beq.n	1a000f30 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a000f1a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000f1e:	d30a      	bcc.n	1a000f36 <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a000f20:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000f24:	4b06      	ldr	r3, [pc, #24]	; (1a000f40 <Chip_Clock_EnableOpts+0x34>)
1a000f26:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000f2a:	4770      	bx	lr
		reg |= (1 << 1);
1a000f2c:	2103      	movs	r1, #3
1a000f2e:	e7ef      	b.n	1a000f10 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a000f30:	f041 0120 	orr.w	r1, r1, #32
1a000f34:	e7f1      	b.n	1a000f1a <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a000f36:	3020      	adds	r0, #32
1a000f38:	4b02      	ldr	r3, [pc, #8]	; (1a000f44 <Chip_Clock_EnableOpts+0x38>)
1a000f3a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a000f3e:	4770      	bx	lr
1a000f40:	40052000 	.word	0x40052000
1a000f44:	40051000 	.word	0x40051000

1a000f48 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a000f48:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000f4c:	d309      	bcc.n	1a000f62 <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a000f4e:	4a09      	ldr	r2, [pc, #36]	; (1a000f74 <Chip_Clock_Enable+0x2c>)
1a000f50:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000f54:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000f58:	f043 0301 	orr.w	r3, r3, #1
1a000f5c:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000f60:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a000f62:	4a05      	ldr	r2, [pc, #20]	; (1a000f78 <Chip_Clock_Enable+0x30>)
1a000f64:	3020      	adds	r0, #32
1a000f66:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000f6a:	f043 0301 	orr.w	r3, r3, #1
1a000f6e:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a000f72:	4770      	bx	lr
1a000f74:	40052000 	.word	0x40052000
1a000f78:	40051000 	.word	0x40051000

1a000f7c <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a000f7c:	b510      	push	{r4, lr}
1a000f7e:	4603      	mov	r3, r0
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a000f80:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000f84:	d308      	bcc.n	1a000f98 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a000f86:	f5a0 7291 	sub.w	r2, r0, #290	; 0x122
1a000f8a:	490d      	ldr	r1, [pc, #52]	; (1a000fc0 <Chip_Clock_GetRate+0x44>)
1a000f8c:	f851 4032 	ldr.w	r4, [r1, r2, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a000f90:	f014 0001 	ands.w	r0, r4, #1
1a000f94:	d106      	bne.n	1a000fa4 <Chip_Clock_GetRate+0x28>
	else {
		rate = 0;
	}

	return rate;
}
1a000f96:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a000f98:	f100 0220 	add.w	r2, r0, #32
1a000f9c:	4909      	ldr	r1, [pc, #36]	; (1a000fc4 <Chip_Clock_GetRate+0x48>)
1a000f9e:	f851 4032 	ldr.w	r4, [r1, r2, lsl #3]
1a000fa2:	e7f5      	b.n	1a000f90 <Chip_Clock_GetRate+0x14>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a000fa4:	4618      	mov	r0, r3
1a000fa6:	f7ff fe23 	bl	1a000bf0 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a000faa:	f7ff ffa9 	bl	1a000f00 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a000fae:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a000fb2:	d103      	bne.n	1a000fbc <Chip_Clock_GetRate+0x40>
			div = 1;
1a000fb4:	2301      	movs	r3, #1
		rate = rate / div;
1a000fb6:	fbb0 f0f3 	udiv	r0, r0, r3
	return rate;
1a000fba:	e7ec      	b.n	1a000f96 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a000fbc:	2302      	movs	r3, #2
1a000fbe:	e7fa      	b.n	1a000fb6 <Chip_Clock_GetRate+0x3a>
1a000fc0:	40052000 	.word	0x40052000
1a000fc4:	40051000 	.word	0x40051000

1a000fc8 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000fc8:	4b03      	ldr	r3, [pc, #12]	; (1a000fd8 <Chip_SSP_GetClockIndex+0x10>)
1a000fca:	4298      	cmp	r0, r3
1a000fcc:	d001      	beq.n	1a000fd2 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a000fce:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a000fd0:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a000fd2:	20a5      	movs	r0, #165	; 0xa5
1a000fd4:	4770      	bx	lr
1a000fd6:	bf00      	nop
1a000fd8:	400c5000 	.word	0x400c5000

1a000fdc <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000fdc:	4b04      	ldr	r3, [pc, #16]	; (1a000ff0 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a000fde:	4298      	cmp	r0, r3
1a000fe0:	d002      	beq.n	1a000fe8 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a000fe2:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a000fe6:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a000fe8:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a000fec:	4770      	bx	lr
1a000fee:	bf00      	nop
1a000ff0:	400c5000 	.word	0x400c5000

1a000ff4 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a000ff4:	6803      	ldr	r3, [r0, #0]
1a000ff6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a000ffa:	0209      	lsls	r1, r1, #8
1a000ffc:	b289      	uxth	r1, r1
1a000ffe:	4319      	orrs	r1, r3
1a001000:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a001002:	6102      	str	r2, [r0, #16]
}
1a001004:	4770      	bx	lr

1a001006 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a001006:	b570      	push	{r4, r5, r6, lr}
1a001008:	4606      	mov	r6, r0
1a00100a:	460c      	mov	r4, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a00100c:	f7ff ffe6 	bl	1a000fdc <Chip_SSP_GetPeriphClockIndex>
1a001010:	f7ff ffb4 	bl	1a000f7c <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a001014:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a001016:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a00101a:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a00101c:	e000      	b.n	1a001020 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a00101e:	4629      	mov	r1, r5
	while (cmp_clk > bitRate) {
1a001020:	42a3      	cmp	r3, r4
1a001022:	d90b      	bls.n	1a00103c <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a001024:	1c4d      	adds	r5, r1, #1
1a001026:	fb01 2302 	mla	r3, r1, r2, r2
1a00102a:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a00102e:	429c      	cmp	r4, r3
1a001030:	d2f6      	bcs.n	1a001020 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a001032:	2dff      	cmp	r5, #255	; 0xff
1a001034:	d9f3      	bls.n	1a00101e <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a001036:	3202      	adds	r2, #2
				cr0_div = 0;
1a001038:	2100      	movs	r1, #0
1a00103a:	e7f1      	b.n	1a001020 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a00103c:	4630      	mov	r0, r6
1a00103e:	f7ff ffd9 	bl	1a000ff4 <Chip_SSP_SetClockRate>
}
1a001042:	bd70      	pop	{r4, r5, r6, pc}

1a001044 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a001044:	b510      	push	{r4, lr}
1a001046:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a001048:	f7ff ffbe 	bl	1a000fc8 <Chip_SSP_GetClockIndex>
1a00104c:	f7ff ff7c 	bl	1a000f48 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a001050:	4620      	mov	r0, r4
1a001052:	f7ff ffc3 	bl	1a000fdc <Chip_SSP_GetPeriphClockIndex>
1a001056:	f7ff ff77 	bl	1a000f48 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00105a:	6863      	ldr	r3, [r4, #4]
1a00105c:	f023 0304 	bic.w	r3, r3, #4
1a001060:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a001062:	6823      	ldr	r3, [r4, #0]
1a001064:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001068:	f043 0307 	orr.w	r3, r3, #7
1a00106c:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a00106e:	4902      	ldr	r1, [pc, #8]	; (1a001078 <Chip_SSP_Init+0x34>)
1a001070:	4620      	mov	r0, r4
1a001072:	f7ff ffc8 	bl	1a001006 <Chip_SSP_SetBitRate>
}
1a001076:	bd10      	pop	{r4, pc}
1a001078:	000186a0 	.word	0x000186a0

1a00107c <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a00107c:	4b09      	ldr	r3, [pc, #36]	; (1a0010a4 <Chip_UART_GetIndex+0x28>)
1a00107e:	4298      	cmp	r0, r3
1a001080:	d00b      	beq.n	1a00109a <Chip_UART_GetIndex+0x1e>
1a001082:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a001086:	4298      	cmp	r0, r3
1a001088:	d009      	beq.n	1a00109e <Chip_UART_GetIndex+0x22>
1a00108a:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a00108e:	4298      	cmp	r0, r3
1a001090:	d001      	beq.n	1a001096 <Chip_UART_GetIndex+0x1a>
1a001092:	2000      	movs	r0, #0
		case LPC_USART3_BASE:
			return 3;
		default:
			return 0; /* Should never come here */
	}
}
1a001094:	4770      	bx	lr
			return 1;
1a001096:	2001      	movs	r0, #1
1a001098:	4770      	bx	lr
			return 2;
1a00109a:	2002      	movs	r0, #2
1a00109c:	4770      	bx	lr
			return 3;
1a00109e:	2003      	movs	r0, #3
1a0010a0:	4770      	bx	lr
1a0010a2:	bf00      	nop
1a0010a4:	400c1000 	.word	0x400c1000

1a0010a8 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0010a8:	b530      	push	{r4, r5, lr}
1a0010aa:	b083      	sub	sp, #12
1a0010ac:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0010ae:	f7ff ffe5 	bl	1a00107c <Chip_UART_GetIndex>
1a0010b2:	2301      	movs	r3, #1
1a0010b4:	461a      	mov	r2, r3
1a0010b6:	4619      	mov	r1, r3
1a0010b8:	4d0e      	ldr	r5, [pc, #56]	; (1a0010f4 <Chip_UART_Init+0x4c>)
1a0010ba:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0010be:	f7ff ff25 	bl	1a000f0c <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a0010c2:	2307      	movs	r3, #7
1a0010c4:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a0010c6:	2300      	movs	r3, #0
1a0010c8:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0010ca:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0010cc:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0010ce:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0010d0:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0010d2:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0010d4:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0010d6:	4b08      	ldr	r3, [pc, #32]	; (1a0010f8 <Chip_UART_Init+0x50>)
1a0010d8:	429c      	cmp	r4, r3
1a0010da:	d006      	beq.n	1a0010ea <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a0010dc:	2303      	movs	r3, #3
1a0010de:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0010e0:	2310      	movs	r3, #16
1a0010e2:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0010e4:	9b01      	ldr	r3, [sp, #4]
}
1a0010e6:	b003      	add	sp, #12
1a0010e8:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0010ea:	2300      	movs	r3, #0
1a0010ec:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a0010ee:	69a3      	ldr	r3, [r4, #24]
1a0010f0:	9301      	str	r3, [sp, #4]
1a0010f2:	e7f3      	b.n	1a0010dc <Chip_UART_Init+0x34>
1a0010f4:	1a001bf4 	.word	0x1a001bf4
1a0010f8:	40082000 	.word	0x40082000

1a0010fc <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a0010fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001100:	b083      	sub	sp, #12
1a001102:	9001      	str	r0, [sp, #4]
1a001104:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a001106:	f7ff ffb9 	bl	1a00107c <Chip_UART_GetIndex>
1a00110a:	4b32      	ldr	r3, [pc, #200]	; (1a0011d4 <Chip_UART_SetBaudFDR+0xd8>)
1a00110c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001110:	f7ff ff34 	bl	1a000f7c <Chip_Clock_GetRate>
1a001114:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a001116:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a00111a:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a00111c:	f04f 0b00 	mov.w	fp, #0
1a001120:	46a2      	mov	sl, r4
1a001122:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a001124:	e02a      	b.n	1a00117c <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a001126:	4242      	negs	r2, r0
				div ++;
1a001128:	1c4b      	adds	r3, r1, #1
1a00112a:	e017      	b.n	1a00115c <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a00112c:	b30a      	cbz	r2, 1a001172 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a00112e:	4617      	mov	r7, r2
			sd = d;
1a001130:	46ab      	mov	fp, r5
			sm = m;
1a001132:	46a2      	mov	sl, r4
			sdiv = div;
1a001134:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a001136:	3501      	adds	r5, #1
1a001138:	42ac      	cmp	r4, r5
1a00113a:	d91e      	bls.n	1a00117a <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a00113c:	0933      	lsrs	r3, r6, #4
1a00113e:	0730      	lsls	r0, r6, #28
1a001140:	fba4 0100 	umull	r0, r1, r4, r0
1a001144:	fb04 1103 	mla	r1, r4, r3, r1
1a001148:	1962      	adds	r2, r4, r5
1a00114a:	fb08 f202 	mul.w	r2, r8, r2
1a00114e:	2300      	movs	r3, #0
1a001150:	f000 fb16 	bl	1a001780 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a001154:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a001156:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a001158:	2800      	cmp	r0, #0
1a00115a:	dbe4      	blt.n	1a001126 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a00115c:	4297      	cmp	r7, r2
1a00115e:	d3ea      	bcc.n	1a001136 <Chip_UART_SetBaudFDR+0x3a>
1a001160:	2b00      	cmp	r3, #0
1a001162:	d0e8      	beq.n	1a001136 <Chip_UART_SetBaudFDR+0x3a>
1a001164:	0c19      	lsrs	r1, r3, #16
1a001166:	d1e6      	bne.n	1a001136 <Chip_UART_SetBaudFDR+0x3a>
1a001168:	2b02      	cmp	r3, #2
1a00116a:	d8df      	bhi.n	1a00112c <Chip_UART_SetBaudFDR+0x30>
1a00116c:	2d00      	cmp	r5, #0
1a00116e:	d0dd      	beq.n	1a00112c <Chip_UART_SetBaudFDR+0x30>
1a001170:	e7e1      	b.n	1a001136 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a001172:	4617      	mov	r7, r2
			sd = d;
1a001174:	46ab      	mov	fp, r5
			sm = m;
1a001176:	46a2      	mov	sl, r4
			sdiv = div;
1a001178:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a00117a:	3401      	adds	r4, #1
1a00117c:	b11f      	cbz	r7, 1a001186 <Chip_UART_SetBaudFDR+0x8a>
1a00117e:	2c0f      	cmp	r4, #15
1a001180:	d801      	bhi.n	1a001186 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a001182:	2500      	movs	r5, #0
1a001184:	e7d8      	b.n	1a001138 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a001186:	f1b9 0f00 	cmp.w	r9, #0
1a00118a:	d01e      	beq.n	1a0011ca <Chip_UART_SetBaudFDR+0xce>
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a00118c:	9a01      	ldr	r2, [sp, #4]
1a00118e:	4611      	mov	r1, r2
1a001190:	68d3      	ldr	r3, [r2, #12]
1a001192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001196:	60d3      	str	r3, [r2, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a001198:	fa5f f389 	uxtb.w	r3, r9
1a00119c:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a00119e:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0011a2:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0011a4:	68d3      	ldr	r3, [r2, #12]
1a0011a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0011aa:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a0011ac:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0011b0:	b2db      	uxtb	r3, r3
1a0011b2:	f00b 020f 	and.w	r2, fp, #15
1a0011b6:	4313      	orrs	r3, r2
1a0011b8:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a0011ba:	0933      	lsrs	r3, r6, #4
1a0011bc:	fb0a f303 	mul.w	r3, sl, r3
1a0011c0:	44da      	add	sl, fp
1a0011c2:	fb09 f90a 	mul.w	r9, r9, sl
1a0011c6:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a0011ca:	4648      	mov	r0, r9
1a0011cc:	b003      	add	sp, #12
1a0011ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0011d2:	bf00      	nop
1a0011d4:	1a001bec 	.word	0x1a001bec

1a0011d8 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a0011d8:	2901      	cmp	r1, #1
1a0011da:	d109      	bne.n	1a0011f0 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a0011dc:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0011e0:	4b04      	ldr	r3, [pc, #16]	; (1a0011f4 <Chip_I2C_EventHandler+0x1c>)
1a0011e2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a0011e6:	6902      	ldr	r2, [r0, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a0011e8:	7d13      	ldrb	r3, [r2, #20]
1a0011ea:	b2db      	uxtb	r3, r3
1a0011ec:	2b04      	cmp	r3, #4
1a0011ee:	d0fb      	beq.n	1a0011e8 <Chip_I2C_EventHandler+0x10>
}
1a0011f0:	4770      	bx	lr
1a0011f2:	bf00      	nop
1a0011f4:	10000000 	.word	0x10000000

1a0011f8 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a0011f8:	b570      	push	{r4, r5, r6, lr}
1a0011fa:	4604      	mov	r4, r0
	Chip_Clock_Enable(i2c[id].clk);
1a0011fc:	4e07      	ldr	r6, [pc, #28]	; (1a00121c <Chip_I2C_Init+0x24>)
1a0011fe:	00c5      	lsls	r5, r0, #3
1a001200:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a001204:	eb06 0383 	add.w	r3, r6, r3, lsl #2
1a001208:	8898      	ldrh	r0, [r3, #4]
1a00120a:	f7ff fe9d 	bl	1a000f48 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a00120e:	1b2c      	subs	r4, r5, r4
1a001210:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
1a001214:	226c      	movs	r2, #108	; 0x6c
1a001216:	619a      	str	r2, [r3, #24]
}
1a001218:	bd70      	pop	{r4, r5, r6, pc}
1a00121a:	bf00      	nop
1a00121c:	10000000 	.word	0x10000000

1a001220 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a001220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001224:	4604      	mov	r4, r0
1a001226:	4688      	mov	r8, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a001228:	4d0b      	ldr	r5, [pc, #44]	; (1a001258 <Chip_I2C_SetClockRate+0x38>)
1a00122a:	00c6      	lsls	r6, r0, #3
1a00122c:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a001230:	009f      	lsls	r7, r3, #2
1a001232:	eb05 0383 	add.w	r3, r5, r3, lsl #2
1a001236:	8898      	ldrh	r0, [r3, #4]
1a001238:	f7ff fea0 	bl	1a000f7c <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a00123c:	fbb0 f1f8 	udiv	r1, r0, r8
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a001240:	59eb      	ldr	r3, [r5, r7]
1a001242:	084a      	lsrs	r2, r1, #1
1a001244:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a001246:	1b34      	subs	r4, r6, r4
1a001248:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
1a00124c:	6918      	ldr	r0, [r3, #16]
1a00124e:	1a09      	subs	r1, r1, r0
1a001250:	6159      	str	r1, [r3, #20]
}
1a001252:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001256:	bf00      	nop
1a001258:	10000000 	.word	0x10000000

1a00125c <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a00125c:	4b03      	ldr	r3, [pc, #12]	; (1a00126c <Chip_ADC_GetClockIndex+0x10>)
1a00125e:	4298      	cmp	r0, r3
1a001260:	d001      	beq.n	1a001266 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a001262:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a001264:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a001266:	2004      	movs	r0, #4
1a001268:	4770      	bx	lr
1a00126a:	bf00      	nop
1a00126c:	400e4000 	.word	0x400e4000

1a001270 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a001270:	b570      	push	{r4, r5, r6, lr}
1a001272:	460d      	mov	r5, r1
1a001274:	4614      	mov	r4, r2
1a001276:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a001278:	f7ff fff0 	bl	1a00125c <Chip_ADC_GetClockIndex>
1a00127c:	f7ff fe7e 	bl	1a000f7c <Chip_Clock_GetRate>
	if (burstMode) {
1a001280:	b155      	cbz	r5, 1a001298 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a001282:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a001286:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a00128a:	0064      	lsls	r4, r4, #1
1a00128c:	fbb0 f0f4 	udiv	r0, r0, r4
1a001290:	b2c0      	uxtb	r0, r0
1a001292:	3801      	subs	r0, #1
	return div;
}
1a001294:	b2c0      	uxtb	r0, r0
1a001296:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a001298:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a00129c:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a0012a0:	e7f1      	b.n	1a001286 <getClkDiv+0x16>
1a0012a2:	Address 0x1a0012a2 is out of bounds.


1a0012a4 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0012a4:	b538      	push	{r3, r4, r5, lr}
1a0012a6:	4605      	mov	r5, r0
1a0012a8:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0012aa:	f7ff ffd7 	bl	1a00125c <Chip_ADC_GetClockIndex>
1a0012ae:	2301      	movs	r3, #1
1a0012b0:	461a      	mov	r2, r3
1a0012b2:	4619      	mov	r1, r3
1a0012b4:	f7ff fe2a 	bl	1a000f0c <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a0012b8:	2100      	movs	r1, #0
1a0012ba:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a0012bc:	4a08      	ldr	r2, [pc, #32]	; (1a0012e0 <Chip_ADC_Init+0x3c>)
1a0012be:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0012c0:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a0012c2:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0012c4:	230b      	movs	r3, #11
1a0012c6:	4628      	mov	r0, r5
1a0012c8:	f7ff ffd2 	bl	1a001270 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0012cc:	0200      	lsls	r0, r0, #8
1a0012ce:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0012d2:	7923      	ldrb	r3, [r4, #4]
1a0012d4:	045b      	lsls	r3, r3, #17
1a0012d6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a0012da:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a0012dc:	602b      	str	r3, [r5, #0]
}
1a0012de:	bd38      	pop	{r3, r4, r5, pc}
1a0012e0:	00061a80 	.word	0x00061a80

1a0012e4 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a0012e4:	b570      	push	{r4, r5, r6, lr}
1a0012e6:	4605      	mov	r5, r0
1a0012e8:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a0012ea:	6804      	ldr	r4, [r0, #0]
1a0012ec:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a0012f0:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a0012f4:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a0012f6:	790b      	ldrb	r3, [r1, #4]
1a0012f8:	f1c3 030b 	rsb	r3, r3, #11
1a0012fc:	b2db      	uxtb	r3, r3
1a0012fe:	7949      	ldrb	r1, [r1, #5]
1a001300:	f7ff ffb6 	bl	1a001270 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a001304:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a001308:	7933      	ldrb	r3, [r6, #4]
1a00130a:	045b      	lsls	r3, r3, #17
1a00130c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a001310:	4323      	orrs	r3, r4
	pADC->CR = cr;
1a001312:	602b      	str	r3, [r5, #0]
}
1a001314:	bd70      	pop	{r4, r5, r6, pc}

1a001316 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a001316:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a001318:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a00131a:	680a      	ldr	r2, [r1, #0]
1a00131c:	f7ff ffe2 	bl	1a0012e4 <Chip_ADC_SetSampleRate>
}
1a001320:	bd08      	pop	{r3, pc}
1a001322:	Address 0x1a001322 is out of bounds.


1a001324 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a001324:	b570      	push	{r4, r5, r6, lr}
1a001326:	b08a      	sub	sp, #40	; 0x28
1a001328:	4605      	mov	r5, r0
1a00132a:	460e      	mov	r6, r1
1a00132c:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a00132e:	f24c 3350 	movw	r3, #50000	; 0xc350
1a001332:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a001334:	2806      	cmp	r0, #6
1a001336:	d018      	beq.n	1a00136a <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a001338:	2300      	movs	r3, #0
1a00133a:	2201      	movs	r2, #1
1a00133c:	4629      	mov	r1, r5
1a00133e:	2004      	movs	r0, #4
1a001340:	f7ff fd9e 	bl	1a000e80 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a001344:	4a4a      	ldr	r2, [pc, #296]	; (1a001470 <Chip_SetupCoreClock+0x14c>)
1a001346:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a001348:	f043 0301 	orr.w	r3, r3, #1
1a00134c:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a00134e:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a001352:	a901      	add	r1, sp, #4
1a001354:	4630      	mov	r0, r6
1a001356:	f7ff fd0d 	bl	1a000d74 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a00135a:	4b46      	ldr	r3, [pc, #280]	; (1a001474 <Chip_SetupCoreClock+0x150>)
1a00135c:	429e      	cmp	r6, r3
1a00135e:	d916      	bls.n	1a00138e <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a001360:	9b01      	ldr	r3, [sp, #4]
1a001362:	f013 0f40 	tst.w	r3, #64	; 0x40
1a001366:	d003      	beq.n	1a001370 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a001368:	e7fe      	b.n	1a001368 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a00136a:	f7ff fc65 	bl	1a000c38 <Chip_Clock_EnableCrystal>
1a00136e:	e7e3      	b.n	1a001338 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a001370:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001374:	d005      	beq.n	1a001382 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a001376:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00137a:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a00137c:	2500      	movs	r5, #0
			direct = 1;
1a00137e:	2601      	movs	r6, #1
1a001380:	e007      	b.n	1a001392 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a001382:	9b04      	ldr	r3, [sp, #16]
1a001384:	3301      	adds	r3, #1
1a001386:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a001388:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a00138a:	2600      	movs	r6, #0
1a00138c:	e001      	b.n	1a001392 <Chip_SetupCoreClock+0x6e>
1a00138e:	2500      	movs	r5, #0
1a001390:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001392:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001396:	9b01      	ldr	r3, [sp, #4]
1a001398:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00139c:	9a05      	ldr	r2, [sp, #20]
1a00139e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0013a2:	9a03      	ldr	r2, [sp, #12]
1a0013a4:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0013a8:	9a04      	ldr	r2, [sp, #16]
1a0013aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0013ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0013b2:	4a2f      	ldr	r2, [pc, #188]	; (1a001470 <Chip_SetupCoreClock+0x14c>)
1a0013b4:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a0013b6:	4b2e      	ldr	r3, [pc, #184]	; (1a001470 <Chip_SetupCoreClock+0x14c>)
1a0013b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a0013ba:	f013 0f01 	tst.w	r3, #1
1a0013be:	d0fa      	beq.n	1a0013b6 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a0013c0:	2300      	movs	r3, #0
1a0013c2:	2201      	movs	r2, #1
1a0013c4:	2109      	movs	r1, #9
1a0013c6:	2004      	movs	r0, #4
1a0013c8:	f7ff fd5a 	bl	1a000e80 <Chip_Clock_SetBaseClock>

	if (direct) {
1a0013cc:	b306      	cbz	r6, 1a001410 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0013ce:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0013d2:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a0013d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0013d6:	1e5a      	subs	r2, r3, #1
1a0013d8:	9209      	str	r2, [sp, #36]	; 0x24
1a0013da:	2b00      	cmp	r3, #0
1a0013dc:	d1fa      	bne.n	1a0013d4 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a0013de:	9b01      	ldr	r3, [sp, #4]
1a0013e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0013e4:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0013e6:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0013ea:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0013ee:	9a05      	ldr	r2, [sp, #20]
1a0013f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0013f4:	9a03      	ldr	r2, [sp, #12]
1a0013f6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0013fa:	9a04      	ldr	r2, [sp, #16]
1a0013fc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001400:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001404:	4a1a      	ldr	r2, [pc, #104]	; (1a001470 <Chip_SetupCoreClock+0x14c>)
1a001406:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a001408:	2c00      	cmp	r4, #0
1a00140a:	d12e      	bne.n	1a00146a <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a00140c:	b00a      	add	sp, #40	; 0x28
1a00140e:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a001410:	2d00      	cmp	r5, #0
1a001412:	d0f9      	beq.n	1a001408 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a001414:	f24c 3350 	movw	r3, #50000	; 0xc350
1a001418:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a00141a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00141c:	1e5a      	subs	r2, r3, #1
1a00141e:	9209      	str	r2, [sp, #36]	; 0x24
1a001420:	2b00      	cmp	r3, #0
1a001422:	d1fa      	bne.n	1a00141a <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a001424:	9b04      	ldr	r3, [sp, #16]
1a001426:	1e5a      	subs	r2, r3, #1
1a001428:	9204      	str	r2, [sp, #16]
1a00142a:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a00142e:	9b01      	ldr	r3, [sp, #4]
1a001430:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a001434:	9905      	ldr	r1, [sp, #20]
1a001436:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a00143a:	9903      	ldr	r1, [sp, #12]
1a00143c:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a001440:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001444:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001448:	4a09      	ldr	r2, [pc, #36]	; (1a001470 <Chip_SetupCoreClock+0x14c>)
1a00144a:	6453      	str	r3, [r2, #68]	; 0x44
}
1a00144c:	e7dc      	b.n	1a001408 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a00144e:	480a      	ldr	r0, [pc, #40]	; (1a001478 <Chip_SetupCoreClock+0x154>)
1a001450:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a001454:	78cb      	ldrb	r3, [r1, #3]
1a001456:	788a      	ldrb	r2, [r1, #2]
1a001458:	7849      	ldrb	r1, [r1, #1]
1a00145a:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a00145e:	f7ff fd0f 	bl	1a000e80 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001462:	3401      	adds	r4, #1
1a001464:	2c11      	cmp	r4, #17
1a001466:	d9f2      	bls.n	1a00144e <Chip_SetupCoreClock+0x12a>
1a001468:	e7d0      	b.n	1a00140c <Chip_SetupCoreClock+0xe8>
1a00146a:	2400      	movs	r4, #0
1a00146c:	e7fa      	b.n	1a001464 <Chip_SetupCoreClock+0x140>
1a00146e:	bf00      	nop
1a001470:	40050000 	.word	0x40050000
1a001474:	068e7780 	.word	0x068e7780
1a001478:	1a001bfc 	.word	0x1a001bfc

1a00147c <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a00147c:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a00147e:	4a0b      	ldr	r2, [pc, #44]	; (1a0014ac <SystemInit+0x30>)
1a001480:	4b0b      	ldr	r3, [pc, #44]	; (1a0014b0 <SystemInit+0x34>)
1a001482:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a001484:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a001488:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a00148a:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a00148e:	2b20      	cmp	r3, #32
1a001490:	d004      	beq.n	1a00149c <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a001492:	f7ff f9e1 	bl	1a000858 <Board_SystemInit>
   Board_Init();
1a001496:	f7ff fab1 	bl	1a0009fc <Board_Init>
}
1a00149a:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a00149c:	4a04      	ldr	r2, [pc, #16]	; (1a0014b0 <SystemInit+0x34>)
1a00149e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a0014a2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a0014a6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a0014aa:	e7f2      	b.n	1a001492 <SystemInit+0x16>
1a0014ac:	1a000000 	.word	0x1a000000
1a0014b0:	e000ed00 	.word	0xe000ed00

1a0014b4 <initialise_monitor_handles>:
}
1a0014b4:	4770      	bx	lr
1a0014b6:	Address 0x1a0014b6 is out of bounds.


1a0014b8 <Reset_Handler>:
void Reset_Handler(void) {
1a0014b8:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a0014ba:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0014bc:	4b19      	ldr	r3, [pc, #100]	; (1a001524 <Reset_Handler+0x6c>)
1a0014be:	4a1a      	ldr	r2, [pc, #104]	; (1a001528 <Reset_Handler+0x70>)
1a0014c0:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0014c2:	3304      	adds	r3, #4
1a0014c4:	4a19      	ldr	r2, [pc, #100]	; (1a00152c <Reset_Handler+0x74>)
1a0014c6:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0014c8:	2300      	movs	r3, #0
1a0014ca:	e005      	b.n	1a0014d8 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0014cc:	4a18      	ldr	r2, [pc, #96]	; (1a001530 <Reset_Handler+0x78>)
1a0014ce:	f04f 31ff 	mov.w	r1, #4294967295
1a0014d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0014d6:	3301      	adds	r3, #1
1a0014d8:	2b07      	cmp	r3, #7
1a0014da:	d9f7      	bls.n	1a0014cc <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a0014dc:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0014de:	4b15      	ldr	r3, [pc, #84]	; (1a001534 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0014e0:	e007      	b.n	1a0014f2 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a0014e2:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0014e6:	689a      	ldr	r2, [r3, #8]
1a0014e8:	6859      	ldr	r1, [r3, #4]
1a0014ea:	6818      	ldr	r0, [r3, #0]
1a0014ec:	f7fe fe4e 	bl	1a00018c <data_init>
        SectionLen = *SectionTableAddr++;
1a0014f0:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0014f2:	4a11      	ldr	r2, [pc, #68]	; (1a001538 <Reset_Handler+0x80>)
1a0014f4:	4293      	cmp	r3, r2
1a0014f6:	d3f4      	bcc.n	1a0014e2 <Reset_Handler+0x2a>
1a0014f8:	e006      	b.n	1a001508 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a0014fa:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a0014fc:	6859      	ldr	r1, [r3, #4]
1a0014fe:	f854 0b08 	ldr.w	r0, [r4], #8
1a001502:	f7fe fe52 	bl	1a0001aa <bss_init>
        SectionLen = *SectionTableAddr++;
1a001506:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a001508:	4a0c      	ldr	r2, [pc, #48]	; (1a00153c <Reset_Handler+0x84>)
1a00150a:	4293      	cmp	r3, r2
1a00150c:	d3f5      	bcc.n	1a0014fa <Reset_Handler+0x42>
    SystemInit();
1a00150e:	f7ff ffb5 	bl	1a00147c <SystemInit>
    __libc_init_array();
1a001512:	f000 fab1 	bl	1a001a78 <__libc_init_array>
    initialise_monitor_handles();
1a001516:	f7ff ffcd 	bl	1a0014b4 <initialise_monitor_handles>
    main();
1a00151a:	f000 f849 	bl	1a0015b0 <main>
        __asm__ volatile("wfi");
1a00151e:	bf30      	wfi
    while (1) {
1a001520:	e7fd      	b.n	1a00151e <Reset_Handler+0x66>
1a001522:	bf00      	nop
1a001524:	40053100 	.word	0x40053100
1a001528:	10df1000 	.word	0x10df1000
1a00152c:	01dff7ff 	.word	0x01dff7ff
1a001530:	e000e280 	.word	0xe000e280
1a001534:	1a000114 	.word	0x1a000114
1a001538:	1a000150 	.word	0x1a000150
1a00153c:	1a000178 	.word	0x1a000178

1a001540 <_fini>:
void _fini(void) {}
1a001540:	4770      	bx	lr

1a001542 <_init>:
void _init(void) {}
1a001542:	4770      	bx	lr

1a001544 <funcGenIface_opAddV>:
#define LED3      5


/** state machine user-defined external function (action)
*/
void funcGenIface_opAddV(const FuncGen* handle){
1a001544:	b508      	push	{r3, lr}
	Board_LED_Set(LED1, TRUE);
1a001546:	2101      	movs	r1, #1
1a001548:	2003      	movs	r0, #3
1a00154a:	f7ff fa45 	bl	1a0009d8 <Board_LED_Set>
}
1a00154e:	bd08      	pop	{r3, pc}

1a001550 <funcGenIface_opSubV>:
void funcGenIface_opSubV(const FuncGen* handle){
1a001550:	b508      	push	{r3, lr}
	Board_LED_Set(LED2, TRUE);
1a001552:	2101      	movs	r1, #1
1a001554:	2004      	movs	r0, #4
1a001556:	f7ff fa3f 	bl	1a0009d8 <Board_LED_Set>
}
1a00155a:	bd08      	pop	{r3, pc}

1a00155c <funcGenIface_opAddF>:
void funcGenIface_opAddF(const FuncGen* handle){
1a00155c:	b508      	push	{r3, lr}
	Board_LED_Set(LED3, TRUE);
1a00155e:	2101      	movs	r1, #1
1a001560:	2005      	movs	r0, #5
1a001562:	f7ff fa39 	bl	1a0009d8 <Board_LED_Set>
}
1a001566:	bd08      	pop	{r3, pc}

1a001568 <funcGenIface_opSubF>:
void funcGenIface_opSubF(const FuncGen* handle){
1a001568:	b508      	push	{r3, lr}
	Board_LED_Set(LED0_B, TRUE);
1a00156a:	2101      	movs	r1, #1
1a00156c:	2002      	movs	r0, #2
1a00156e:	f7ff fa33 	bl	1a0009d8 <Board_LED_Set>
}
1a001572:	bd08      	pop	{r3, pc}

1a001574 <funcGen_setTimer>:
 *  \time_ms The time in milli seconds
 *  \periodic Indicates the the time event must be raised periodically until
 *   the timer is unset
 */
void funcGen_setTimer( FuncGen* handle, const sc_eventid evid, const sc_integer time_ms, const sc_boolean periodic )
{
1a001574:	b500      	push	{lr}
1a001576:	b083      	sub	sp, #12
	SetNewTimerTick(ticks, NOF_TIMERS, evid, time_ms, periodic);
1a001578:	9300      	str	r3, [sp, #0]
1a00157a:	4613      	mov	r3, r2
1a00157c:	460a      	mov	r2, r1
1a00157e:	2101      	movs	r1, #1
1a001580:	4802      	ldr	r0, [pc, #8]	; (1a00158c <funcGen_setTimer+0x18>)
1a001582:	f000 f87f 	bl	1a001684 <SetNewTimerTick>
}
1a001586:	b003      	add	sp, #12
1a001588:	f85d fb04 	ldr.w	pc, [sp], #4
1a00158c:	10000070 	.word	0x10000070

1a001590 <funcGen_unsetTimer>:
/*! This function will be called for each time event that is relevant for a
 *  state when a state will be left.
 *  \param evid An unique identifier of the event.
 */
void funcGen_unsetTimer( FuncGen* handle, const sc_eventid evid )
{
1a001590:	b508      	push	{r3, lr}
1a001592:	460a      	mov	r2, r1
	UnsetTimerTick( ticks, NOF_TIMERS, evid );
1a001594:	2101      	movs	r1, #1
1a001596:	4802      	ldr	r0, [pc, #8]	; (1a0015a0 <funcGen_unsetTimer+0x10>)
1a001598:	f000 f88e 	bl	1a0016b8 <UnsetTimerTick>
}
1a00159c:	bd08      	pop	{r3, pc}
1a00159e:	bf00      	nop
1a0015a0:	10000070 	.word	0x10000070

1a0015a4 <SysTick_Handler>:
/**
 * @brief	Hook on Handle interrupt from SysTick timer
 * @return	Nothing
 */
void SysTick_Handler(void){
	SysTick_Time_Flag = true;
1a0015a4:	4b01      	ldr	r3, [pc, #4]	; (1a0015ac <SysTick_Handler+0x8>)
1a0015a6:	2201      	movs	r2, #1
1a0015a8:	701a      	strb	r2, [r3, #0]
}
1a0015aa:	4770      	bx	lr
1a0015ac:	10000040 	.word	0x10000040

1a0015b0 <main>:
/**
 * @brief	main routine for statechart example: EDU-CIAA-NXP - FuncGen LED3
 * @return	Function should not exit.
 */
int main(void)
{
1a0015b0:	b570      	push	{r4, r5, r6, lr}
	uint32_t i;

	/* Generic Initialization */
	Board_Init();
1a0015b2:	f7ff fa23 	bl	1a0009fc <Board_Init>

	/* Init Ticks counter => TICKRATE_MS */
	SysTick_Config(SystemCoreClock / TICKRATE_MS);
1a0015b6:	4b23      	ldr	r3, [pc, #140]	; (1a001644 <main+0x94>)
1a0015b8:	681b      	ldr	r3, [r3, #0]
1a0015ba:	4a23      	ldr	r2, [pc, #140]	; (1a001648 <main+0x98>)
1a0015bc:	fba2 2303 	umull	r2, r3, r2, r3
1a0015c0:	099b      	lsrs	r3, r3, #6
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a0015c2:	3b01      	subs	r3, #1
1a0015c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
1a0015c8:	d209      	bcs.n	1a0015de <main+0x2e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a0015ca:	4a20      	ldr	r2, [pc, #128]	; (1a00164c <main+0x9c>)
1a0015cc:	6053      	str	r3, [r2, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a0015ce:	4b20      	ldr	r3, [pc, #128]	; (1a001650 <main+0xa0>)
1a0015d0:	21e0      	movs	r1, #224	; 0xe0
1a0015d2:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a0015d6:	2300      	movs	r3, #0
1a0015d8:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a0015da:	2307      	movs	r3, #7
1a0015dc:	6013      	str	r3, [r2, #0]

	/* Init Timer Ticks */
	InitTimerTicks( ticks, NOF_TIMERS );
1a0015de:	2101      	movs	r1, #1
1a0015e0:	481c      	ldr	r0, [pc, #112]	; (1a001654 <main+0xa4>)
1a0015e2:	f000 f83d 	bl	1a001660 <InitTimerTicks>

	/* Statechart Initialization */
	funcGen_init( &statechart );
1a0015e6:	4c1c      	ldr	r4, [pc, #112]	; (1a001658 <main+0xa8>)
1a0015e8:	4620      	mov	r0, r4
1a0015ea:	f7ff f85d 	bl	1a0006a8 <funcGen_init>
	funcGen_enter( &statechart );
1a0015ee:	4620      	mov	r0, r4
1a0015f0:	f7ff f86c 	bl	1a0006cc <funcGen_enter>
1a0015f4:	e00a      	b.n	1a00160c <main+0x5c>
		/* When a interrupt wakes to the uC, the main program validates it,
		 * checking the waited Flag */
		if (SysTick_Time_Flag == true) {

			/* Then reset its Flag */
			SysTick_Time_Flag = false;
1a0015f6:	2400      	movs	r4, #0
1a0015f8:	4b18      	ldr	r3, [pc, #96]	; (1a00165c <main+0xac>)
1a0015fa:	701c      	strb	r4, [r3, #0]

			/* Then Update all Timer Ticks */
			UpdateTimers( ticks, NOF_TIMERS );
1a0015fc:	2101      	movs	r1, #1
1a0015fe:	4815      	ldr	r0, [pc, #84]	; (1a001654 <main+0xa4>)
1a001600:	f000 f89c 	bl	1a00173c <UpdateTimers>

			/* Then Scan all Timer Ticks */
			for (i = 0; i < NOF_TIMERS; i++) {
1a001604:	b144      	cbz	r4, 1a001618 <main+0x68>
					MarkAsAttEvent( ticks, NOF_TIMERS, ticks[i].evid );
				}
			}

			/* Then Run an Cycle of Statechart */
			funcGen_runCycle(&statechart);		// Run Cycle of Statechart
1a001606:	4814      	ldr	r0, [pc, #80]	; (1a001658 <main+0xa8>)
1a001608:	f7ff f86e 	bl	1a0006e8 <funcGen_runCycle>
		__WFI();
1a00160c:	bf30      	wfi
		if (SysTick_Time_Flag == true) {
1a00160e:	4b13      	ldr	r3, [pc, #76]	; (1a00165c <main+0xac>)
1a001610:	781b      	ldrb	r3, [r3, #0]
1a001612:	2b00      	cmp	r3, #0
1a001614:	d0fa      	beq.n	1a00160c <main+0x5c>
1a001616:	e7ee      	b.n	1a0015f6 <main+0x46>
				if (IsPendEvent( ticks, NOF_TIMERS, ticks[i].evid ) == true) {
1a001618:	480e      	ldr	r0, [pc, #56]	; (1a001654 <main+0xa4>)
1a00161a:	0123      	lsls	r3, r4, #4
1a00161c:	58c2      	ldr	r2, [r0, r3]
1a00161e:	2101      	movs	r1, #1
1a001620:	f000 f865 	bl	1a0016ee <IsPendEvent>
1a001624:	b908      	cbnz	r0, 1a00162a <main+0x7a>
			for (i = 0; i < NOF_TIMERS; i++) {
1a001626:	3401      	adds	r4, #1
1a001628:	e7ec      	b.n	1a001604 <main+0x54>
					funcGen_raiseTimeEvent( &statechart, ticks[i].evid );
1a00162a:	4d0a      	ldr	r5, [pc, #40]	; (1a001654 <main+0xa4>)
1a00162c:	0126      	lsls	r6, r4, #4
1a00162e:	59a9      	ldr	r1, [r5, r6]
1a001630:	4809      	ldr	r0, [pc, #36]	; (1a001658 <main+0xa8>)
1a001632:	f7ff f8b5 	bl	1a0007a0 <funcGen_raiseTimeEvent>
					MarkAsAttEvent( ticks, NOF_TIMERS, ticks[i].evid );
1a001636:	59aa      	ldr	r2, [r5, r6]
1a001638:	2101      	movs	r1, #1
1a00163a:	4628      	mov	r0, r5
1a00163c:	f000 f86b 	bl	1a001716 <MarkAsAttEvent>
1a001640:	e7f1      	b.n	1a001626 <main+0x76>
1a001642:	bf00      	nop
1a001644:	1000006c 	.word	0x1000006c
1a001648:	10624dd3 	.word	0x10624dd3
1a00164c:	e000e010 	.word	0xe000e010
1a001650:	e000ed00 	.word	0xe000ed00
1a001654:	10000070 	.word	0x10000070
1a001658:	10000044 	.word	0x10000044
1a00165c:	10000040 	.word	0x10000040

1a001660 <InitTimerTicks>:
#include "FuncGen.h"
#include "TimerTicks.h"


void InitTimerTicks(TimerTicks *list, uint32_t len)
{
1a001660:	b430      	push	{r4, r5}
	uint32_t i;

	for(i = 0; i < len; i++) {
1a001662:	2400      	movs	r4, #0
1a001664:	428c      	cmp	r4, r1
1a001666:	d20b      	bcs.n	1a001680 <InitTimerTicks+0x20>
		list[i].evid = (sc_eventid)0;
1a001668:	0125      	lsls	r5, r4, #4
1a00166a:	eb00 1204 	add.w	r2, r0, r4, lsl #4
1a00166e:	2300      	movs	r3, #0
1a001670:	5143      	str	r3, [r0, r5]
		list[i].time_ms = 0;
1a001672:	6053      	str	r3, [r2, #4]
		list[i].count = 0;
1a001674:	6093      	str	r3, [r2, #8]
		list[i].periodic = false;
1a001676:	7313      	strb	r3, [r2, #12]
		list[i].active = false;
1a001678:	7353      	strb	r3, [r2, #13]
		list[i].evPending = false;
1a00167a:	7393      	strb	r3, [r2, #14]
	for(i = 0; i < len; i++) {
1a00167c:	3401      	adds	r4, #1
1a00167e:	e7f1      	b.n	1a001664 <InitTimerTicks+0x4>
	}
}
1a001680:	bc30      	pop	{r4, r5}
1a001682:	4770      	bx	lr

1a001684 <SetNewTimerTick>:


sc_eventid SetNewTimerTick(TimerTicks *list, uint32_t len, sc_eventid evid, sc_uinteger time_ms, sc_boolean periodic)
{
1a001684:	b470      	push	{r4, r5, r6}
	uint32_t i;

	sc_eventid ret = (sc_eventid)0;
	for(i = 0; i < len; i++) {
1a001686:	2400      	movs	r4, #0
1a001688:	428c      	cmp	r4, r1
1a00168a:	d212      	bcs.n	1a0016b2 <SetNewTimerTick+0x2e>
		if(!list[i].evid) {
1a00168c:	0125      	lsls	r5, r4, #4
1a00168e:	eb00 1604 	add.w	r6, r0, r4, lsl #4
1a001692:	5945      	ldr	r5, [r0, r5]
1a001694:	b10d      	cbz	r5, 1a00169a <SetNewTimerTick+0x16>
	for(i = 0; i < len; i++) {
1a001696:	3401      	adds	r4, #1
1a001698:	e7f6      	b.n	1a001688 <SetNewTimerTick+0x4>
			list[i].time_ms = time_ms;
1a00169a:	6073      	str	r3, [r6, #4]
			list[i].count = time_ms;
1a00169c:	60b3      	str	r3, [r6, #8]
			list[i].evid = evid;
1a00169e:	6032      	str	r2, [r6, #0]
			list[i].periodic = periodic;
1a0016a0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0016a4:	7333      	strb	r3, [r6, #12]
			list[i].active = true;
1a0016a6:	2301      	movs	r3, #1
1a0016a8:	7373      	strb	r3, [r6, #13]
			list[i].evPending = false;
1a0016aa:	2300      	movs	r3, #0
1a0016ac:	73b3      	strb	r3, [r6, #14]
			ret = evid;
1a0016ae:	4610      	mov	r0, r2
			break;
1a0016b0:	e000      	b.n	1a0016b4 <SetNewTimerTick+0x30>
	sc_eventid ret = (sc_eventid)0;
1a0016b2:	2000      	movs	r0, #0
		}
	}
	return ret;
}
1a0016b4:	bc70      	pop	{r4, r5, r6}
1a0016b6:	4770      	bx	lr

1a0016b8 <UnsetTimerTick>:
void* UnsetTimerTick(TimerTicks *list, uint32_t len, sc_eventid id)
{
	uint32_t i;
	sc_eventid ret = (sc_eventid)0;

	for(i = 0; i < len; i++) {
1a0016b8:	2300      	movs	r3, #0
1a0016ba:	428b      	cmp	r3, r1
1a0016bc:	d215      	bcs.n	1a0016ea <UnsetTimerTick+0x32>
{
1a0016be:	b430      	push	{r4, r5}
		if(list[i].evid == id) {
1a0016c0:	011c      	lsls	r4, r3, #4
1a0016c2:	eb00 1503 	add.w	r5, r0, r3, lsl #4
1a0016c6:	5904      	ldr	r4, [r0, r4]
1a0016c8:	4294      	cmp	r4, r2
1a0016ca:	d004      	beq.n	1a0016d6 <UnsetTimerTick+0x1e>
	for(i = 0; i < len; i++) {
1a0016cc:	3301      	adds	r3, #1
1a0016ce:	428b      	cmp	r3, r1
1a0016d0:	d3f6      	bcc.n	1a0016c0 <UnsetTimerTick+0x8>
	sc_eventid ret = (sc_eventid)0;
1a0016d2:	2000      	movs	r0, #0
			list[i].evPending = false;
			ret = id;
			break;
		}
	}
	return ret;
1a0016d4:	e007      	b.n	1a0016e6 <UnsetTimerTick+0x2e>
			list[i].evid = (sc_eventid)0;
1a0016d6:	2300      	movs	r3, #0
1a0016d8:	602b      	str	r3, [r5, #0]
			list[i].time_ms = 0;
1a0016da:	606b      	str	r3, [r5, #4]
			list[i].count = 0;
1a0016dc:	60ab      	str	r3, [r5, #8]
			list[i].periodic = false;
1a0016de:	732b      	strb	r3, [r5, #12]
			list[i].active = false;
1a0016e0:	736b      	strb	r3, [r5, #13]
			list[i].evPending = false;
1a0016e2:	73ab      	strb	r3, [r5, #14]
			ret = id;
1a0016e4:	4610      	mov	r0, r2
}
1a0016e6:	bc30      	pop	{r4, r5}
1a0016e8:	4770      	bx	lr
	sc_eventid ret = (sc_eventid)0;
1a0016ea:	2000      	movs	r0, #0
}
1a0016ec:	4770      	bx	lr

1a0016ee <IsPendEvent>:


sc_boolean IsPendEvent(TimerTicks *list, uint32_t len, sc_eventid id)
{
1a0016ee:	b470      	push	{r4, r5, r6}
1a0016f0:	4605      	mov	r5, r0
	int i;
	sc_boolean ret = false;
	for(i=0; i < len; i++) {
1a0016f2:	2300      	movs	r3, #0
1a0016f4:	e000      	b.n	1a0016f8 <IsPendEvent+0xa>
1a0016f6:	3301      	adds	r3, #1
1a0016f8:	428b      	cmp	r3, r1
1a0016fa:	d209      	bcs.n	1a001710 <IsPendEvent+0x22>
		if((list[i].evid == id) && (list[i].evPending == true)) {
1a0016fc:	011c      	lsls	r4, r3, #4
1a0016fe:	eb05 1603 	add.w	r6, r5, r3, lsl #4
1a001702:	5928      	ldr	r0, [r5, r4]
1a001704:	4290      	cmp	r0, r2
1a001706:	d1f6      	bne.n	1a0016f6 <IsPendEvent+0x8>
1a001708:	7bb0      	ldrb	r0, [r6, #14]
1a00170a:	2800      	cmp	r0, #0
1a00170c:	d0f3      	beq.n	1a0016f6 <IsPendEvent+0x8>
1a00170e:	e000      	b.n	1a001712 <IsPendEvent+0x24>
	sc_boolean ret = false;
1a001710:	2000      	movs	r0, #0
			ret = true;
			break;
		}
	}
	return ret;
}
1a001712:	bc70      	pop	{r4, r5, r6}
1a001714:	4770      	bx	lr

1a001716 <MarkAsAttEvent>:

void MarkAsAttEvent(TimerTicks *list, uint32_t len, sc_eventid id)
{
	uint32_t i;

	for(i = 0; i < len; i++) {
1a001716:	2300      	movs	r3, #0
1a001718:	428b      	cmp	r3, r1
1a00171a:	d20e      	bcs.n	1a00173a <MarkAsAttEvent+0x24>
{
1a00171c:	b430      	push	{r4, r5}
		if(list[i].evid == id) {
1a00171e:	011c      	lsls	r4, r3, #4
1a001720:	eb00 1503 	add.w	r5, r0, r3, lsl #4
1a001724:	5904      	ldr	r4, [r0, r4]
1a001726:	4294      	cmp	r4, r2
1a001728:	d003      	beq.n	1a001732 <MarkAsAttEvent+0x1c>
	for(i = 0; i < len; i++) {
1a00172a:	3301      	adds	r3, #1
1a00172c:	428b      	cmp	r3, r1
1a00172e:	d3f6      	bcc.n	1a00171e <MarkAsAttEvent+0x8>
1a001730:	e001      	b.n	1a001736 <MarkAsAttEvent+0x20>
			list[i].evPending = false;
1a001732:	2300      	movs	r3, #0
1a001734:	73ab      	strb	r3, [r5, #14]
			break;
		}
	}
}
1a001736:	bc30      	pop	{r4, r5}
1a001738:	4770      	bx	lr
1a00173a:	4770      	bx	lr

1a00173c <UpdateTimers>:

void UpdateTimers(TimerTicks *list, uint32_t len)
{
	uint32_t i;

	for(i = 0; i < len; i++) {
1a00173c:	2300      	movs	r3, #0
1a00173e:	428b      	cmp	r3, r1
1a001740:	d21d      	bcs.n	1a00177e <UpdateTimers+0x42>
{
1a001742:	b410      	push	{r4}
1a001744:	e006      	b.n	1a001754 <UpdateTimers+0x18>
				list[i].count--;
			if(!list[i].count) {
				if(list[i].periodic)
					list[i].count = list[i].time_ms;
				else
					list[i].active = false;
1a001746:	2400      	movs	r4, #0
1a001748:	7354      	strb	r4, [r2, #13]
				list[i].evPending = true;
1a00174a:	2401      	movs	r4, #1
1a00174c:	7394      	strb	r4, [r2, #14]
	for(i = 0; i < len; i++) {
1a00174e:	3301      	adds	r3, #1
1a001750:	428b      	cmp	r3, r1
1a001752:	d211      	bcs.n	1a001778 <UpdateTimers+0x3c>
		if(list[i].active == true) {
1a001754:	eb00 1203 	add.w	r2, r0, r3, lsl #4
1a001758:	7b54      	ldrb	r4, [r2, #13]
1a00175a:	2c00      	cmp	r4, #0
1a00175c:	d0f7      	beq.n	1a00174e <UpdateTimers+0x12>
			if(list[i].count)
1a00175e:	6894      	ldr	r4, [r2, #8]
1a001760:	b10c      	cbz	r4, 1a001766 <UpdateTimers+0x2a>
				list[i].count--;
1a001762:	3c01      	subs	r4, #1
1a001764:	6094      	str	r4, [r2, #8]
			if(!list[i].count) {
1a001766:	6894      	ldr	r4, [r2, #8]
1a001768:	2c00      	cmp	r4, #0
1a00176a:	d1f0      	bne.n	1a00174e <UpdateTimers+0x12>
				if(list[i].periodic)
1a00176c:	7b14      	ldrb	r4, [r2, #12]
1a00176e:	2c00      	cmp	r4, #0
1a001770:	d0e9      	beq.n	1a001746 <UpdateTimers+0xa>
					list[i].count = list[i].time_ms;
1a001772:	6854      	ldr	r4, [r2, #4]
1a001774:	6094      	str	r4, [r2, #8]
1a001776:	e7e8      	b.n	1a00174a <UpdateTimers+0xe>
			}
		}
	}
}
1a001778:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00177c:	4770      	bx	lr
1a00177e:	4770      	bx	lr

1a001780 <__aeabi_uldivmod>:
1a001780:	b953      	cbnz	r3, 1a001798 <__aeabi_uldivmod+0x18>
1a001782:	b94a      	cbnz	r2, 1a001798 <__aeabi_uldivmod+0x18>
1a001784:	2900      	cmp	r1, #0
1a001786:	bf08      	it	eq
1a001788:	2800      	cmpeq	r0, #0
1a00178a:	bf1c      	itt	ne
1a00178c:	f04f 31ff 	movne.w	r1, #4294967295
1a001790:	f04f 30ff 	movne.w	r0, #4294967295
1a001794:	f000 b96e 	b.w	1a001a74 <__aeabi_idiv0>
1a001798:	f1ad 0c08 	sub.w	ip, sp, #8
1a00179c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a0017a0:	f000 f806 	bl	1a0017b0 <__udivmoddi4>
1a0017a4:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0017a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0017ac:	b004      	add	sp, #16
1a0017ae:	4770      	bx	lr

1a0017b0 <__udivmoddi4>:
1a0017b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0017b4:	9d08      	ldr	r5, [sp, #32]
1a0017b6:	4604      	mov	r4, r0
1a0017b8:	468c      	mov	ip, r1
1a0017ba:	2b00      	cmp	r3, #0
1a0017bc:	f040 8083 	bne.w	1a0018c6 <__udivmoddi4+0x116>
1a0017c0:	428a      	cmp	r2, r1
1a0017c2:	4617      	mov	r7, r2
1a0017c4:	d947      	bls.n	1a001856 <__udivmoddi4+0xa6>
1a0017c6:	fab2 f282 	clz	r2, r2
1a0017ca:	b142      	cbz	r2, 1a0017de <__udivmoddi4+0x2e>
1a0017cc:	f1c2 0020 	rsb	r0, r2, #32
1a0017d0:	fa24 f000 	lsr.w	r0, r4, r0
1a0017d4:	4091      	lsls	r1, r2
1a0017d6:	4097      	lsls	r7, r2
1a0017d8:	ea40 0c01 	orr.w	ip, r0, r1
1a0017dc:	4094      	lsls	r4, r2
1a0017de:	ea4f 4817 	mov.w	r8, r7, lsr #16
1a0017e2:	0c23      	lsrs	r3, r4, #16
1a0017e4:	fbbc f6f8 	udiv	r6, ip, r8
1a0017e8:	fa1f fe87 	uxth.w	lr, r7
1a0017ec:	fb08 c116 	mls	r1, r8, r6, ip
1a0017f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0017f4:	fb06 f10e 	mul.w	r1, r6, lr
1a0017f8:	4299      	cmp	r1, r3
1a0017fa:	d909      	bls.n	1a001810 <__udivmoddi4+0x60>
1a0017fc:	18fb      	adds	r3, r7, r3
1a0017fe:	f106 30ff 	add.w	r0, r6, #4294967295
1a001802:	f080 8119 	bcs.w	1a001a38 <__udivmoddi4+0x288>
1a001806:	4299      	cmp	r1, r3
1a001808:	f240 8116 	bls.w	1a001a38 <__udivmoddi4+0x288>
1a00180c:	3e02      	subs	r6, #2
1a00180e:	443b      	add	r3, r7
1a001810:	1a5b      	subs	r3, r3, r1
1a001812:	b2a4      	uxth	r4, r4
1a001814:	fbb3 f0f8 	udiv	r0, r3, r8
1a001818:	fb08 3310 	mls	r3, r8, r0, r3
1a00181c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001820:	fb00 fe0e 	mul.w	lr, r0, lr
1a001824:	45a6      	cmp	lr, r4
1a001826:	d909      	bls.n	1a00183c <__udivmoddi4+0x8c>
1a001828:	193c      	adds	r4, r7, r4
1a00182a:	f100 33ff 	add.w	r3, r0, #4294967295
1a00182e:	f080 8105 	bcs.w	1a001a3c <__udivmoddi4+0x28c>
1a001832:	45a6      	cmp	lr, r4
1a001834:	f240 8102 	bls.w	1a001a3c <__udivmoddi4+0x28c>
1a001838:	3802      	subs	r0, #2
1a00183a:	443c      	add	r4, r7
1a00183c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
1a001840:	eba4 040e 	sub.w	r4, r4, lr
1a001844:	2600      	movs	r6, #0
1a001846:	b11d      	cbz	r5, 1a001850 <__udivmoddi4+0xa0>
1a001848:	40d4      	lsrs	r4, r2
1a00184a:	2300      	movs	r3, #0
1a00184c:	e9c5 4300 	strd	r4, r3, [r5]
1a001850:	4631      	mov	r1, r6
1a001852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001856:	b902      	cbnz	r2, 1a00185a <__udivmoddi4+0xaa>
1a001858:	deff      	udf	#255	; 0xff
1a00185a:	fab2 f282 	clz	r2, r2
1a00185e:	2a00      	cmp	r2, #0
1a001860:	d150      	bne.n	1a001904 <__udivmoddi4+0x154>
1a001862:	1bcb      	subs	r3, r1, r7
1a001864:	ea4f 4e17 	mov.w	lr, r7, lsr #16
1a001868:	fa1f f887 	uxth.w	r8, r7
1a00186c:	2601      	movs	r6, #1
1a00186e:	fbb3 fcfe 	udiv	ip, r3, lr
1a001872:	0c21      	lsrs	r1, r4, #16
1a001874:	fb0e 331c 	mls	r3, lr, ip, r3
1a001878:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a00187c:	fb08 f30c 	mul.w	r3, r8, ip
1a001880:	428b      	cmp	r3, r1
1a001882:	d907      	bls.n	1a001894 <__udivmoddi4+0xe4>
1a001884:	1879      	adds	r1, r7, r1
1a001886:	f10c 30ff 	add.w	r0, ip, #4294967295
1a00188a:	d202      	bcs.n	1a001892 <__udivmoddi4+0xe2>
1a00188c:	428b      	cmp	r3, r1
1a00188e:	f200 80e9 	bhi.w	1a001a64 <__udivmoddi4+0x2b4>
1a001892:	4684      	mov	ip, r0
1a001894:	1ac9      	subs	r1, r1, r3
1a001896:	b2a3      	uxth	r3, r4
1a001898:	fbb1 f0fe 	udiv	r0, r1, lr
1a00189c:	fb0e 1110 	mls	r1, lr, r0, r1
1a0018a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
1a0018a4:	fb08 f800 	mul.w	r8, r8, r0
1a0018a8:	45a0      	cmp	r8, r4
1a0018aa:	d907      	bls.n	1a0018bc <__udivmoddi4+0x10c>
1a0018ac:	193c      	adds	r4, r7, r4
1a0018ae:	f100 33ff 	add.w	r3, r0, #4294967295
1a0018b2:	d202      	bcs.n	1a0018ba <__udivmoddi4+0x10a>
1a0018b4:	45a0      	cmp	r8, r4
1a0018b6:	f200 80d9 	bhi.w	1a001a6c <__udivmoddi4+0x2bc>
1a0018ba:	4618      	mov	r0, r3
1a0018bc:	eba4 0408 	sub.w	r4, r4, r8
1a0018c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a0018c4:	e7bf      	b.n	1a001846 <__udivmoddi4+0x96>
1a0018c6:	428b      	cmp	r3, r1
1a0018c8:	d909      	bls.n	1a0018de <__udivmoddi4+0x12e>
1a0018ca:	2d00      	cmp	r5, #0
1a0018cc:	f000 80b1 	beq.w	1a001a32 <__udivmoddi4+0x282>
1a0018d0:	2600      	movs	r6, #0
1a0018d2:	e9c5 0100 	strd	r0, r1, [r5]
1a0018d6:	4630      	mov	r0, r6
1a0018d8:	4631      	mov	r1, r6
1a0018da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0018de:	fab3 f683 	clz	r6, r3
1a0018e2:	2e00      	cmp	r6, #0
1a0018e4:	d14a      	bne.n	1a00197c <__udivmoddi4+0x1cc>
1a0018e6:	428b      	cmp	r3, r1
1a0018e8:	d302      	bcc.n	1a0018f0 <__udivmoddi4+0x140>
1a0018ea:	4282      	cmp	r2, r0
1a0018ec:	f200 80b8 	bhi.w	1a001a60 <__udivmoddi4+0x2b0>
1a0018f0:	1a84      	subs	r4, r0, r2
1a0018f2:	eb61 0103 	sbc.w	r1, r1, r3
1a0018f6:	2001      	movs	r0, #1
1a0018f8:	468c      	mov	ip, r1
1a0018fa:	2d00      	cmp	r5, #0
1a0018fc:	d0a8      	beq.n	1a001850 <__udivmoddi4+0xa0>
1a0018fe:	e9c5 4c00 	strd	r4, ip, [r5]
1a001902:	e7a5      	b.n	1a001850 <__udivmoddi4+0xa0>
1a001904:	f1c2 0320 	rsb	r3, r2, #32
1a001908:	fa20 f603 	lsr.w	r6, r0, r3
1a00190c:	4097      	lsls	r7, r2
1a00190e:	fa01 f002 	lsl.w	r0, r1, r2
1a001912:	ea4f 4e17 	mov.w	lr, r7, lsr #16
1a001916:	40d9      	lsrs	r1, r3
1a001918:	4330      	orrs	r0, r6
1a00191a:	0c03      	lsrs	r3, r0, #16
1a00191c:	fbb1 f6fe 	udiv	r6, r1, lr
1a001920:	fa1f f887 	uxth.w	r8, r7
1a001924:	fb0e 1116 	mls	r1, lr, r6, r1
1a001928:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a00192c:	fb06 f108 	mul.w	r1, r6, r8
1a001930:	4299      	cmp	r1, r3
1a001932:	fa04 f402 	lsl.w	r4, r4, r2
1a001936:	d909      	bls.n	1a00194c <__udivmoddi4+0x19c>
1a001938:	18fb      	adds	r3, r7, r3
1a00193a:	f106 3cff 	add.w	ip, r6, #4294967295
1a00193e:	f080 808d 	bcs.w	1a001a5c <__udivmoddi4+0x2ac>
1a001942:	4299      	cmp	r1, r3
1a001944:	f240 808a 	bls.w	1a001a5c <__udivmoddi4+0x2ac>
1a001948:	3e02      	subs	r6, #2
1a00194a:	443b      	add	r3, r7
1a00194c:	1a5b      	subs	r3, r3, r1
1a00194e:	b281      	uxth	r1, r0
1a001950:	fbb3 f0fe 	udiv	r0, r3, lr
1a001954:	fb0e 3310 	mls	r3, lr, r0, r3
1a001958:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a00195c:	fb00 f308 	mul.w	r3, r0, r8
1a001960:	428b      	cmp	r3, r1
1a001962:	d907      	bls.n	1a001974 <__udivmoddi4+0x1c4>
1a001964:	1879      	adds	r1, r7, r1
1a001966:	f100 3cff 	add.w	ip, r0, #4294967295
1a00196a:	d273      	bcs.n	1a001a54 <__udivmoddi4+0x2a4>
1a00196c:	428b      	cmp	r3, r1
1a00196e:	d971      	bls.n	1a001a54 <__udivmoddi4+0x2a4>
1a001970:	3802      	subs	r0, #2
1a001972:	4439      	add	r1, r7
1a001974:	1acb      	subs	r3, r1, r3
1a001976:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
1a00197a:	e778      	b.n	1a00186e <__udivmoddi4+0xbe>
1a00197c:	f1c6 0c20 	rsb	ip, r6, #32
1a001980:	fa03 f406 	lsl.w	r4, r3, r6
1a001984:	fa22 f30c 	lsr.w	r3, r2, ip
1a001988:	431c      	orrs	r4, r3
1a00198a:	fa20 f70c 	lsr.w	r7, r0, ip
1a00198e:	fa01 f306 	lsl.w	r3, r1, r6
1a001992:	ea4f 4e14 	mov.w	lr, r4, lsr #16
1a001996:	fa21 f10c 	lsr.w	r1, r1, ip
1a00199a:	431f      	orrs	r7, r3
1a00199c:	0c3b      	lsrs	r3, r7, #16
1a00199e:	fbb1 f9fe 	udiv	r9, r1, lr
1a0019a2:	fa1f f884 	uxth.w	r8, r4
1a0019a6:	fb0e 1119 	mls	r1, lr, r9, r1
1a0019aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a0019ae:	fb09 fa08 	mul.w	sl, r9, r8
1a0019b2:	458a      	cmp	sl, r1
1a0019b4:	fa02 f206 	lsl.w	r2, r2, r6
1a0019b8:	fa00 f306 	lsl.w	r3, r0, r6
1a0019bc:	d908      	bls.n	1a0019d0 <__udivmoddi4+0x220>
1a0019be:	1861      	adds	r1, r4, r1
1a0019c0:	f109 30ff 	add.w	r0, r9, #4294967295
1a0019c4:	d248      	bcs.n	1a001a58 <__udivmoddi4+0x2a8>
1a0019c6:	458a      	cmp	sl, r1
1a0019c8:	d946      	bls.n	1a001a58 <__udivmoddi4+0x2a8>
1a0019ca:	f1a9 0902 	sub.w	r9, r9, #2
1a0019ce:	4421      	add	r1, r4
1a0019d0:	eba1 010a 	sub.w	r1, r1, sl
1a0019d4:	b2bf      	uxth	r7, r7
1a0019d6:	fbb1 f0fe 	udiv	r0, r1, lr
1a0019da:	fb0e 1110 	mls	r1, lr, r0, r1
1a0019de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
1a0019e2:	fb00 f808 	mul.w	r8, r0, r8
1a0019e6:	45b8      	cmp	r8, r7
1a0019e8:	d907      	bls.n	1a0019fa <__udivmoddi4+0x24a>
1a0019ea:	19e7      	adds	r7, r4, r7
1a0019ec:	f100 31ff 	add.w	r1, r0, #4294967295
1a0019f0:	d22e      	bcs.n	1a001a50 <__udivmoddi4+0x2a0>
1a0019f2:	45b8      	cmp	r8, r7
1a0019f4:	d92c      	bls.n	1a001a50 <__udivmoddi4+0x2a0>
1a0019f6:	3802      	subs	r0, #2
1a0019f8:	4427      	add	r7, r4
1a0019fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a0019fe:	eba7 0708 	sub.w	r7, r7, r8
1a001a02:	fba0 8902 	umull	r8, r9, r0, r2
1a001a06:	454f      	cmp	r7, r9
1a001a08:	46c6      	mov	lr, r8
1a001a0a:	4649      	mov	r1, r9
1a001a0c:	d31a      	bcc.n	1a001a44 <__udivmoddi4+0x294>
1a001a0e:	d017      	beq.n	1a001a40 <__udivmoddi4+0x290>
1a001a10:	b15d      	cbz	r5, 1a001a2a <__udivmoddi4+0x27a>
1a001a12:	ebb3 020e 	subs.w	r2, r3, lr
1a001a16:	eb67 0701 	sbc.w	r7, r7, r1
1a001a1a:	fa07 fc0c 	lsl.w	ip, r7, ip
1a001a1e:	40f2      	lsrs	r2, r6
1a001a20:	ea4c 0202 	orr.w	r2, ip, r2
1a001a24:	40f7      	lsrs	r7, r6
1a001a26:	e9c5 2700 	strd	r2, r7, [r5]
1a001a2a:	2600      	movs	r6, #0
1a001a2c:	4631      	mov	r1, r6
1a001a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001a32:	462e      	mov	r6, r5
1a001a34:	4628      	mov	r0, r5
1a001a36:	e70b      	b.n	1a001850 <__udivmoddi4+0xa0>
1a001a38:	4606      	mov	r6, r0
1a001a3a:	e6e9      	b.n	1a001810 <__udivmoddi4+0x60>
1a001a3c:	4618      	mov	r0, r3
1a001a3e:	e6fd      	b.n	1a00183c <__udivmoddi4+0x8c>
1a001a40:	4543      	cmp	r3, r8
1a001a42:	d2e5      	bcs.n	1a001a10 <__udivmoddi4+0x260>
1a001a44:	ebb8 0e02 	subs.w	lr, r8, r2
1a001a48:	eb69 0104 	sbc.w	r1, r9, r4
1a001a4c:	3801      	subs	r0, #1
1a001a4e:	e7df      	b.n	1a001a10 <__udivmoddi4+0x260>
1a001a50:	4608      	mov	r0, r1
1a001a52:	e7d2      	b.n	1a0019fa <__udivmoddi4+0x24a>
1a001a54:	4660      	mov	r0, ip
1a001a56:	e78d      	b.n	1a001974 <__udivmoddi4+0x1c4>
1a001a58:	4681      	mov	r9, r0
1a001a5a:	e7b9      	b.n	1a0019d0 <__udivmoddi4+0x220>
1a001a5c:	4666      	mov	r6, ip
1a001a5e:	e775      	b.n	1a00194c <__udivmoddi4+0x19c>
1a001a60:	4630      	mov	r0, r6
1a001a62:	e74a      	b.n	1a0018fa <__udivmoddi4+0x14a>
1a001a64:	f1ac 0c02 	sub.w	ip, ip, #2
1a001a68:	4439      	add	r1, r7
1a001a6a:	e713      	b.n	1a001894 <__udivmoddi4+0xe4>
1a001a6c:	3802      	subs	r0, #2
1a001a6e:	443c      	add	r4, r7
1a001a70:	e724      	b.n	1a0018bc <__udivmoddi4+0x10c>
1a001a72:	bf00      	nop

1a001a74 <__aeabi_idiv0>:
1a001a74:	4770      	bx	lr
1a001a76:	bf00      	nop

1a001a78 <__libc_init_array>:
1a001a78:	b570      	push	{r4, r5, r6, lr}
1a001a7a:	4d0d      	ldr	r5, [pc, #52]	; (1a001ab0 <__libc_init_array+0x38>)
1a001a7c:	4c0d      	ldr	r4, [pc, #52]	; (1a001ab4 <__libc_init_array+0x3c>)
1a001a7e:	1b64      	subs	r4, r4, r5
1a001a80:	10a4      	asrs	r4, r4, #2
1a001a82:	2600      	movs	r6, #0
1a001a84:	42a6      	cmp	r6, r4
1a001a86:	d109      	bne.n	1a001a9c <__libc_init_array+0x24>
1a001a88:	4d0b      	ldr	r5, [pc, #44]	; (1a001ab8 <__libc_init_array+0x40>)
1a001a8a:	4c0c      	ldr	r4, [pc, #48]	; (1a001abc <__libc_init_array+0x44>)
1a001a8c:	f7ff fd59 	bl	1a001542 <_init>
1a001a90:	1b64      	subs	r4, r4, r5
1a001a92:	10a4      	asrs	r4, r4, #2
1a001a94:	2600      	movs	r6, #0
1a001a96:	42a6      	cmp	r6, r4
1a001a98:	d105      	bne.n	1a001aa6 <__libc_init_array+0x2e>
1a001a9a:	bd70      	pop	{r4, r5, r6, pc}
1a001a9c:	f855 3b04 	ldr.w	r3, [r5], #4
1a001aa0:	4798      	blx	r3
1a001aa2:	3601      	adds	r6, #1
1a001aa4:	e7ee      	b.n	1a001a84 <__libc_init_array+0xc>
1a001aa6:	f855 3b04 	ldr.w	r3, [r5], #4
1a001aaa:	4798      	blx	r3
1a001aac:	3601      	adds	r6, #1
1a001aae:	e7f2      	b.n	1a001a96 <__libc_init_array+0x1e>
1a001ab0:	1a001c44 	.word	0x1a001c44
1a001ab4:	1a001c44 	.word	0x1a001c44
1a001ab8:	1a001c44 	.word	0x1a001c44
1a001abc:	1a001c44 	.word	0x1a001c44

1a001ac0 <memset>:
1a001ac0:	4402      	add	r2, r0
1a001ac2:	4603      	mov	r3, r0
1a001ac4:	4293      	cmp	r3, r2
1a001ac6:	d100      	bne.n	1a001aca <memset+0xa>
1a001ac8:	4770      	bx	lr
1a001aca:	f803 1b01 	strb.w	r1, [r3], #1
1a001ace:	e7f9      	b.n	1a001ac4 <memset+0x4>

1a001ad0 <InitClkStates>:
1a001ad0:	0f01 0101                                   ....

1a001ad4 <pinmuxing>:
1a001ad4:	0002 0044 0102 0044 0202 0044 0a02 0040     ..D...D...D...@.
1a001ae4:	0b02 0040 0c02 0040 0001 0050 0101 0050     ..@...@...P...P.
1a001af4:	0201 0050 0601 0050 0106 0050 0406 0050     ..P...P...P...P.
1a001b04:	0506 0050 0706 0054 0806 0054 0906 0050     ..P...T...T...P.
1a001b14:	0a06 0050 0b06 0050 0c06 0050 040f 00f0     ..P...P...P.....
1a001b24:	0301 00d5 0401 00d5 0107 0016 0207 0056     ..............V.
1a001b34:	0302 0052 0402 0052 0509 0052 0609 0057     ..R...R...R...W.
1a001b44:	0206 0057                                   ..W.

1a001b48 <ExtRateIn>:
1a001b48:	0000 0000                                   ....

1a001b4c <GpioButtons>:
1a001b4c:	0400 0800 0900 0901                         ........

1a001b54 <GpioLeds>:
1a001b54:	0005 0105 0205 0e00 0b01 0c01               ............

1a001b60 <GpioPorts>:
1a001b60:	0003 0303 0403 0f05 1005 0503 0603 0703     ................
1a001b70:	0802 ffff                                   ....

1a001b74 <OscRateIn>:
1a001b74:	1b00 00b7 0f03 0f0f 00ff ffff               ............

1a001b80 <periph_to_base>:
1a001b80:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a001b90:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a001ba0:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a001bb0:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a001bc0:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a001bd0:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a001be0:	0222 0222 000d 0223 0223 001c               "."...#.#...

1a001bec <UART_BClock>:
1a001bec:	01c2 01a2 0182 0162                         ......b.

1a001bf4 <UART_PClock>:
1a001bf4:	0081 0082 00a1 00a2                         ........

1a001bfc <InitClkStates>:
1a001bfc:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a001c0c:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a001c1c:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a001c2c:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a001c3c:	111a 0001 111b 0001                         ........
