$date
	Mon Jun 29 09:09:51 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var reg 1 ! Clk $end
$var reg 1 " Rst $end
$scope module RVCPU $end
$var wire 1 ! Clk $end
$var wire 1 # PCSrc $end
$var wire 32 $ ReadData [31:0] $end
$var wire 1 " Rst $end
$var wire 1 % zero_MEM $end
$var wire 32 & writeData_WB [31:0] $end
$var wire 32 ' writeBack_WB [31:0] $end
$var wire 32 ( writeBack_MEM [31:0] $end
$var wire 32 ) readData_WB [31:0] $end
$var wire 5 * rd_WB [4:0] $end
$var wire 1 + memWrite_MEM $end
$var wire 1 , memRead_MEM $end
$var wire 1 - memRead_EX $end
$var wire 7 . funct7 [6:0] $end
$var wire 3 / funct3_ID [2:0] $end
$var wire 3 0 funct3 [2:0] $end
$var wire 32 1 data2_Ex [31:0] $end
$var wire 32 2 data2 [31:0] $end
$var wire 32 3 data1_Ex [31:0] $end
$var wire 32 4 data1 [31:0] $end
$var wire 1 5 branch_MEM $end
$var wire 1 6 Zero $end
$var wire 32 7 WriteData_MEM [31:0] $end
$var wire 5 8 Rs2_ID_EX [4:0] $end
$var wire 5 9 Rs2_ID [4:0] $end
$var wire 5 : Rs1_ID_EX [4:0] $end
$var wire 5 ; Rs1_ID [4:0] $end
$var wire 1 < RegWrite_WB $end
$var wire 1 = RegWrite_MEM $end
$var wire 1 > RegWrite_EX $end
$var wire 1 ? RegWrite $end
$var wire 5 @ Rd_MEM_WB [4:0] $end
$var wire 5 A Rd_MEM [4:0] $end
$var wire 5 B Rd_EX_MEM [4:0] $end
$var wire 5 C Rd_EX [4:0] $end
$var wire 1 D Rd $end
$var wire 32 E PCin [31:0] $end
$var wire 32 F PC_EX [31:0] $end
$var wire 32 G PC_4 [31:0] $end
$var wire 32 H PCLink [31:0] $end
$var wire 32 I PC [31:0] $end
$var wire 7 J Opcode [6:0] $end
$var wire 32 K OffsetAddress [31:0] $end
$var wire 1 L MemtoReg_WB $end
$var wire 1 M MemtoReg $end
$var wire 1 N MemWrite $end
$var wire 1 O MemRead $end
$var wire 1 P Lui_Ex $end
$var wire 1 Q Lui $end
$var wire 1 R Link_MEM $end
$var wire 1 S Link $end
$var wire 32 T Instruction_ID [31:0] $end
$var wire 32 U Instruction [31:0] $end
$var wire 32 V Immediate_ID [31:0] $end
$var wire 32 W Imm32 [31:0] $end
$var wire 1 X ControlWire3 $end
$var wire 8 Y ControlWire2 [7:0] $end
$var wire 10 Z ControlWire1 [9:0] $end
$var wire 32 [ BranchOffset [31:0] $end
$var wire 1 \ Branch $end
$var wire 32 ] BrAdd [31:0] $end
$var wire 32 ^ B1 [31:0] $end
$var wire 32 _ B [31:0] $end
$var wire 2 ` AluOp_Ex [1:0] $end
$var wire 1 a AddSel_MEM $end
$var wire 1 b AddSel $end
$var wire 1 c ALUsrc_Ex $end
$var wire 1 d ALUsrc $end
$var wire 32 e ALUresult [31:0] $end
$var wire 2 f ALUOp [1:0] $end
$var wire 4 g ALUCnt [3:0] $end
$var wire 32 h ALUAddress [31:0] $end
$var wire 32 i A1 [31:0] $end
$var wire 32 j A [31:0] $end
$var reg 141 k EX_MEM_pipereg [140:0] $end
$var reg 195 l ID_EX_pipereg [194:0] $end
$var reg 96 m IF_ID_pipereg [95:0] $end
$var reg 2 n InA [1:0] $end
$var reg 2 o InB [1:0] $end
$var reg 71 p MEM_WB_pipereg [70:0] $end
$var reg 1 q NOP $end
$var reg 32 r PCreg [31:0] $end
$var reg 1 s flushEX $end
$var reg 1 t flushID $end
$var reg 1 u flushIF $end
$var reg 1 v stallID $end
$var reg 1 w stallIF $end
$scope module ALUCtrl $end
$var wire 2 x AluOp [1:0] $end
$var wire 3 y funct3 [2:0] $end
$var wire 7 z funct7 [6:0] $end
$var reg 4 { ALUCnt [3:0] $end
$upscope $end
$scope module ALUUnit $end
$var wire 4 | AluOp [3:0] $end
$var wire 1 6 Zero $end
$var wire 32 } B [31:0] $end
$var wire 32 ~ A [31:0] $end
$var reg 32 !" ALUresult [31:0] $end
$upscope $end
$scope module AddressAdder $end
$var wire 32 "" A [31:0] $end
$var wire 32 #" B [31:0] $end
$var reg 32 $" Result [31:0] $end
$upscope $end
$scope module AddressSel $end
$var wire 32 %" I0 [31:0] $end
$var wire 32 &" I1 [31:0] $end
$var wire 1 a Sel $end
$var wire 32 '" Out [31:0] $end
$upscope $end
$scope module BusA0 $end
$var wire 32 (" I1 [31:0] $end
$var wire 1 P Sel $end
$var wire 32 )" Out [31:0] $end
$var wire 32 *" I0 [31:0] $end
$upscope $end
$scope module BusA1 $end
$var wire 32 +" I0 [31:0] $end
$var wire 32 ," I1 [31:0] $end
$var wire 32 -" I3 [31:0] $end
$var wire 2 ." Sel [1:0] $end
$var wire 32 /" I2 [31:0] $end
$var reg 32 0" Out [31:0] $end
$upscope $end
$scope module BusB0 $end
$var wire 32 1" I1 [31:0] $end
$var wire 1 c Sel $end
$var wire 32 2" Out [31:0] $end
$var wire 32 3" I0 [31:0] $end
$upscope $end
$scope module BusB1 $end
$var wire 32 4" I0 [31:0] $end
$var wire 32 5" I1 [31:0] $end
$var wire 32 6" I3 [31:0] $end
$var wire 2 7" Sel [1:0] $end
$var wire 32 8" I2 [31:0] $end
$var reg 32 9" Out [31:0] $end
$upscope $end
$scope module ControlDecoder $end
$var wire 7 :" Opcode [6:0] $end
$var wire 3 ;" funct3 [2:0] $end
$var wire 2 <" ALUOp [1:0] $end
$var reg 1 =" ALUOp0 $end
$var reg 1 >" ALUOp1 $end
$var reg 1 d ALUsrc $end
$var reg 1 b AddSel $end
$var reg 1 \ Branch $end
$var reg 1 S Link $end
$var reg 1 Q Lui $end
$var reg 1 O MemRead $end
$var reg 1 N MemWrite $end
$var reg 1 M MemtoReg $end
$var reg 1 ?" RegDst $end
$var reg 1 ? RegWrite $end
$upscope $end
$scope module DMF $end
$var wire 32 @" Address [31:0] $end
$var wire 1 ! Clk $end
$var wire 32 A" ReadData [31:0] $end
$var wire 1 " Rst $end
$var wire 32 B" WriteData [31:0] $end
$var wire 1 , memRead $end
$var wire 1 + memWrite $end
$var wire 1 C" ReadData1 $end
$upscope $end
$scope module GPR $end
$var wire 1 ! Clk $end
$var wire 1 " Rst $end
$var wire 32 D" data1 [31:0] $end
$var wire 32 E" data2 [31:0] $end
$var wire 5 F" read1 [4:0] $end
$var wire 5 G" read2 [4:0] $end
$var wire 1 < regWen $end
$var wire 5 H" writeReg [4:0] $end
$var wire 32 I" writeData [31:0] $end
$upscope $end
$scope module IMF $end
$var wire 32 J" Address [31:0] $end
$var wire 1 ! Clk $end
$var wire 1 " Rst $end
$var wire 32 K" Data [31:0] $end
$upscope $end
$scope module ImmediateGen $end
$var wire 32 L" Ins [31:0] $end
$var wire 32 M" Instruction [31:0] $end
$var wire 7 N" Opcode [6:0] $end
$var reg 32 O" Out [31:0] $end
$upscope $end
$scope module LinkSel $end
$var wire 32 P" I0 [31:0] $end
$var wire 32 Q" I1 [31:0] $end
$var wire 1 R Sel $end
$var wire 32 R" Out [31:0] $end
$upscope $end
$scope module PCAddressIncrement $end
$var wire 32 S" A [31:0] $end
$var wire 32 T" B [31:0] $end
$var reg 32 U" Result [31:0] $end
$upscope $end
$scope module PCAddressSel $end
$var wire 32 V" I0 [31:0] $end
$var wire 32 W" I1 [31:0] $end
$var wire 1 # Sel $end
$var wire 32 X" Out [31:0] $end
$upscope $end
$scope module WriteBackSel $end
$var wire 32 Y" I0 [31:0] $end
$var wire 32 Z" I1 [31:0] $end
$var wire 1 L Sel $end
$var wire 32 [" Out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ["
b0 Z"
b0 Y"
b100 X"
b0 W"
b100 V"
b100 U"
b100 T"
b0 S"
b0 R"
b0 Q"
b0 P"
bz O"
b0 N"
b0 M"
b0 L"
b101010011000100100110011 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
zC"
b0 B"
bz A"
b0 @"
x?"
z>"
z="
bz <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b10 |
b10 {
b0 z
b0 y
b0 x
0w
0v
0u
0t
0s
b0 r
0q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b10 g
bz f
b0 e
zd
0c
zb
0a
b0 `
b0 _
b0 ^
b0 ]
z\
b0 [
bz Z
b10000000 Y
0X
b0 W
bz V
b101010011000100100110011 U
b0 T
zS
0R
zQ
0P
zO
zN
zM
0L
b0 K
b0 J
b0 I
b0 H
b100 G
b0 F
b100 E
0D
b0 C
b0 B
b0 A
b0 @
z?
0>
0=
0<
b0 ;
b0 :
b0 9
b0 8
b0 7
16
05
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
0-
0,
0+
b0 *
b0 )
b0 (
b0 '
b0 &
0%
bz $
0#
0"
0!
$end
#1
1"
#6
x6
bx e
bx !"
1s
1t
1u
bx Z
1#
bx _
bx }
bx 2"
bx ]
bx $"
bz &
bz /"
bz 8"
bz I"
bz ["
bx Y
bz0 #"
b110011 N"
0="
b10 f
b10 <"
1>"
0\
0Q
0S
xb
0N
0O
1?
1M
0d
b0 E
b0 X"
bz )
bz Y"
1%
zc
bz `
bz x
zP
z>
z-
bz W
bz 1"
b101010011000100100110011 L"
b101010011000100100110011 T
b101010011000100100110011 M"
b110011 J
b110011 :"
b1010 2
b1010 E"
b1010 9
b1010 G"
b10011 ;
b10011 F"
b1000 G
b1000 U"
b1000 V"
b0zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz p
b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 k
b0zzzzzzzzzz0000000000000000000000000000000000000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 l
b1000000000000000000000000000000000000000000101010011000100100110011 m
b1000000101010011000100100110011 U
b1000000101010011000100100110011 K"
b100 I
b100 r
b100 J"
b100 S"
1!
#11
0!
#16
bz Z
0s
0t
0u
xC"
bx E
bx X"
z="
bz f
bz <"
z>"
z\
zQ
zS
zb
zN
zO
z?
zM
zd
b0 N"
xX
x#
bx K
bx '"
bx W"
b1010 ^
b1010 3"
b1010 9"
bx (
bx R"
b100 G
b100 U"
b100 V"
b0 J
b0 :"
b0 2
b0 E"
b0 9
b0 G"
b0 ;
b0 F"
b0 L"
b0 T
b0 M"
b10011 :
b1010 8
xc
bx `
bx x
xP
x>
x-
b1010 1
b1010 4"
x%
xa
xR
x5
x+
x,
x=
bx [
bx %"
bx h
bx &"
bx ,"
bx 5"
bx @"
bx P"
b101010011000100100110011 U
b101010011000100100110011 K"
b0 I
b0 r
b0 J"
b0 S"
b0 m
b10011010100000000000xxxxxxxxxx0000000000000000000000000000000000000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000 l
bx000000000000000000000000000000000000000000000000000000000000000000000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx k
1!
#21
0!
#26
b100x000011 Z
bx &
bx /"
bx 8"
bx I"
bx ["
bxzzzzzzz Y
b0 ^
b0 3"
b0 9"
b110011 N"
0="
b10 f
b10 <"
1>"
0\
0Q
0S
xb
0N
0O
1?
1M
0d
xL
bx '
bx Z"
b1010 7
b1010 B"
b0 :
b0 8
zc
bz `
bz x
zP
z>
z-
b0 1
b0 4"
b101010011000100100110011 L"
b101010011000100100110011 T
b101010011000100100110011 M"
b110011 J
b110011 :"
b1010 2
b1010 E"
b1010 9
b1010 G"
b10011 ;
b10011 F"
bx G
bx U"
bx V"
b0x00000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz p
bx000000000000000000000000000000000000000000000000000000000000000001010xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx k
b0zzzzzzzzzz0000000000000000000000000000000000000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 l
b1000000000000000000000000000000000000000000101010011000100100110011 m
bx U
bx K"
bx I
bx r
bx J"
bx S"
1!
#31
0!
#36
bz Z
bx N"
z="
bz f
bz <"
z>"
z\
zQ
zS
zb
zN
zO
z?
zM
zd
xD
bx000011 Y
b1010 ^
b1010 3"
b1010 9"
zX
bx L"
bx T
bx M"
bx J
bx :"
bx /
bx ;"
bx 2
bx E"
bx 9
bx G"
bx 4
bx D"
bx ;
bx F"
b10011 :
b1010 8
xc
b0 `
b0 x
1P
1>
1-
b1010 1
b1010 4"
za
zR
z5
z+
z,
z=
b0 7
b0 B"
bx m
b10011010100000000000100x0000110000000000000000000000000000000000000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000 l
bxzzzzzzz000000000000000000000000000000000000000000000000000000000000000000000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx k
1!
#41
0!
#46
zC"
bx j
bx ~
bx )"
1X
bxzzzzzzz Y
bx ^
bx 3"
bx 9"
bx i
bx *"
bx 0"
zL
xa
0R
05
0+
0,
1=
b1010 7
b1010 B"
bx :
bx 8
bx 0
bx y
bx .
bx z
zc
bz `
bz x
zP
z>
z-
b0x C
bx 1
bx 4"
bx 3
bx +"
bx F
bx ""
b0z00000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz p
bx000011000000000000000000000000000000000000000000000000000000000000000001010xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx k
bxzzzzzzzzzz0000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx l
1!
#51
0!
#56
xC"
zX
za
zR
z5
z+
z,
z=
b0x A
b0x B
bx H
bx Q"
bx 7
bx B"
1L
bxzzzzzzz0000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx k
b100000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz p
1!
#61
0!
#66
zL
b0x *
b0x H"
b0x @
b0z0000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz p
1!
#71
0!
#76
1!
#81
0!
#86
1!
#91
0!
#96
1!
#100
