<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: stm32_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32__rcc_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">stm32_rcc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>RCC helper driver header.  
<a href="#details">More...</a></p>

<p><a href="stm32__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Generic RCC operations</div></td></tr>
<tr class="memitem:gaafa687dc52b5eda8f4f313a71f84591e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(mask,  lp)</td></tr>
<tr class="memdesc:gaafa687dc52b5eda8f4f313a71f84591e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the clock of one or more peripheral on the APB1 bus.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">More...</a><br /></td></tr>
<tr class="separator:gaafa687dc52b5eda8f4f313a71f84591e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf7d57bed9894a218082386e4ae0f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(mask)</td></tr>
<tr class="memdesc:gaeaf7d57bed9894a218082386e4ae0f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clock of one or more peripheral on the APB1 bus.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">More...</a><br /></td></tr>
<tr class="separator:gaeaf7d57bed9894a218082386e4ae0f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9952955eccb552dd5d2bb86383345296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(mask)</td></tr>
<tr class="memdesc:ga9952955eccb552dd5d2bb86383345296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets one or more peripheral on the APB1 bus.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">More...</a><br /></td></tr>
<tr class="separator:ga9952955eccb552dd5d2bb86383345296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec39939b8fca24f2cb80110309bcde33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(mask,  lp)</td></tr>
<tr class="memdesc:gaec39939b8fca24f2cb80110309bcde33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the clock of one or more peripheral on the APB2 bus.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">More...</a><br /></td></tr>
<tr class="separator:gaec39939b8fca24f2cb80110309bcde33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8b1be60ef114acf8a4919a08673931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7e8b1be60ef114acf8a4919a08673931">rccDisableAPB2</a>(mask)</td></tr>
<tr class="memdesc:ga7e8b1be60ef114acf8a4919a08673931"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clock of one or more peripheral on the APB2 bus.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga7e8b1be60ef114acf8a4919a08673931">More...</a><br /></td></tr>
<tr class="separator:ga7e8b1be60ef114acf8a4919a08673931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd2fdf2327264051656ade6037427ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(mask)</td></tr>
<tr class="memdesc:ga7cd2fdf2327264051656ade6037427ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets one or more peripheral on the APB2 bus.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">More...</a><br /></td></tr>
<tr class="separator:ga7cd2fdf2327264051656ade6037427ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1004f17866ff80e223f078d61e8aacce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga1004f17866ff80e223f078d61e8aacce">rccEnableAHB</a>(mask,  lp)</td></tr>
<tr class="memdesc:ga1004f17866ff80e223f078d61e8aacce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the clock of one or more peripheral on the AHB bus.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga1004f17866ff80e223f078d61e8aacce">More...</a><br /></td></tr>
<tr class="separator:ga1004f17866ff80e223f078d61e8aacce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7239c1e40ef7781dee54003e3db51264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7239c1e40ef7781dee54003e3db51264">rccDisableAHB</a>(mask)</td></tr>
<tr class="memdesc:ga7239c1e40ef7781dee54003e3db51264"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clock of one or more peripheral on the AHB bus.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga7239c1e40ef7781dee54003e3db51264">More...</a><br /></td></tr>
<tr class="separator:ga7239c1e40ef7781dee54003e3db51264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1bbedaab26ae56a94cda08806b7695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga4f1bbedaab26ae56a94cda08806b7695">rccResetAHB</a>(mask)</td></tr>
<tr class="memdesc:ga4f1bbedaab26ae56a94cda08806b7695"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets one or more peripheral on the AHB bus.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga4f1bbedaab26ae56a94cda08806b7695">More...</a><br /></td></tr>
<tr class="separator:ga4f1bbedaab26ae56a94cda08806b7695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ADC peripherals specific RCC operations</div></td></tr>
<tr class="memitem:gafdefbc807f4a3e24583bb1bdace2c067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gafdefbc807f4a3e24583bb1bdace2c067">rccEnableADC1</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(RCC_APB2ENR_ADC1EN, lp)</td></tr>
<tr class="memdesc:gafdefbc807f4a3e24583bb1bdace2c067"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the ADC1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gafdefbc807f4a3e24583bb1bdace2c067">More...</a><br /></td></tr>
<tr class="separator:gafdefbc807f4a3e24583bb1bdace2c067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9258e112400f82f31ebe1817b3fab427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9258e112400f82f31ebe1817b3fab427">rccDisableADC1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7e8b1be60ef114acf8a4919a08673931">rccDisableAPB2</a>(RCC_APB2ENR_ADC1EN)</td></tr>
<tr class="memdesc:ga9258e112400f82f31ebe1817b3fab427"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the ADC1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga9258e112400f82f31ebe1817b3fab427">More...</a><br /></td></tr>
<tr class="separator:ga9258e112400f82f31ebe1817b3fab427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584948fd6c97350af926c42891274e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga584948fd6c97350af926c42891274e54">rccResetADC1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(RCC_APB2RSTR_ADC1RST)</td></tr>
<tr class="memdesc:ga584948fd6c97350af926c42891274e54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the ADC1 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga584948fd6c97350af926c42891274e54">More...</a><br /></td></tr>
<tr class="separator:ga584948fd6c97350af926c42891274e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DAC peripheral specific RCC operations</div></td></tr>
<tr class="memitem:gaa8cc422bc6826d691ca339d48a1f9c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaa8cc422bc6826d691ca339d48a1f9c72">rccEnableDAC1</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_DACEN, lp)</td></tr>
<tr class="memdesc:gaa8cc422bc6826d691ca339d48a1f9c72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DAC1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaa8cc422bc6826d691ca339d48a1f9c72">More...</a><br /></td></tr>
<tr class="separator:gaa8cc422bc6826d691ca339d48a1f9c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29485096f720399c92dd241c8bbaf0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gac29485096f720399c92dd241c8bbaf0f">rccDisableDAC1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_DACEN)</td></tr>
<tr class="memdesc:gac29485096f720399c92dd241c8bbaf0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the DAC1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gac29485096f720399c92dd241c8bbaf0f">More...</a><br /></td></tr>
<tr class="separator:gac29485096f720399c92dd241c8bbaf0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga882774cce9837cc5045328c588c65ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga882774cce9837cc5045328c588c65ef4">rccResetDAC1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_DACRST)</td></tr>
<tr class="memdesc:ga882774cce9837cc5045328c588c65ef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the DAC1 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga882774cce9837cc5045328c588c65ef4">More...</a><br /></td></tr>
<tr class="separator:ga882774cce9837cc5045328c588c65ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Backup domain interface specific RCC operations</div></td></tr>
<tr class="memitem:ga123042e474ff460d2b7979512425fc7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga123042e474ff460d2b7979512425fc7d">rccEnableBKPInterface</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>((RCC_APB1ENR_BKPEN), lp)</td></tr>
<tr class="memdesc:ga123042e474ff460d2b7979512425fc7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the BKP interface clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga123042e474ff460d2b7979512425fc7d">More...</a><br /></td></tr>
<tr class="separator:ga123042e474ff460d2b7979512425fc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186fc705aaa51f45c18de0915630e1fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga186fc705aaa51f45c18de0915630e1fb">rccDisableBKPInterface</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_BKPEN)</td></tr>
<tr class="memdesc:ga186fc705aaa51f45c18de0915630e1fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables BKP interface clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga186fc705aaa51f45c18de0915630e1fb">More...</a><br /></td></tr>
<tr class="separator:ga186fc705aaa51f45c18de0915630e1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3405d6a357ab72ee8ad0bf5baf9ac42f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga3405d6a357ab72ee8ad0bf5baf9ac42f">rccResetBKPInterface</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1ENR_BKPRST)</td></tr>
<tr class="memdesc:ga3405d6a357ab72ee8ad0bf5baf9ac42f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the Backup Domain interface.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga3405d6a357ab72ee8ad0bf5baf9ac42f">More...</a><br /></td></tr>
<tr class="separator:ga3405d6a357ab72ee8ad0bf5baf9ac42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0303d404381e81f156256e4d875bd3e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga0303d404381e81f156256e4d875bd3e1">rccResetBKP</a>()&#160;&#160;&#160;(RCC-&gt;BDCR |= RCC_BDCR_BDRST)</td></tr>
<tr class="memdesc:ga0303d404381e81f156256e4d875bd3e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the entire Backup Domain.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga0303d404381e81f156256e4d875bd3e1">More...</a><br /></td></tr>
<tr class="separator:ga0303d404381e81f156256e4d875bd3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PWR interface specific RCC operations</div></td></tr>
<tr class="memitem:gaf04440822c1098fc73a0a656b21436f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaf04440822c1098fc73a0a656b21436f2">rccEnablePWRInterface</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_PWREN, lp)</td></tr>
<tr class="memdesc:gaf04440822c1098fc73a0a656b21436f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the PWR interface clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaf04440822c1098fc73a0a656b21436f2">More...</a><br /></td></tr>
<tr class="separator:gaf04440822c1098fc73a0a656b21436f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7543b1ecdbb956480c98586411c694d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7543b1ecdbb956480c98586411c694d3">rccDisablePWRInterface</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_PWREN)</td></tr>
<tr class="memdesc:ga7543b1ecdbb956480c98586411c694d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables PWR interface clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga7543b1ecdbb956480c98586411c694d3">More...</a><br /></td></tr>
<tr class="separator:ga7543b1ecdbb956480c98586411c694d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9688987250c3fea5db46e534efec86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga6f9688987250c3fea5db46e534efec86">rccResetPWRInterface</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_PWRRST)</td></tr>
<tr class="memdesc:ga6f9688987250c3fea5db46e534efec86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the PWR interface.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga6f9688987250c3fea5db46e534efec86">More...</a><br /></td></tr>
<tr class="separator:ga6f9688987250c3fea5db46e534efec86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN peripherals specific RCC operations</div></td></tr>
<tr class="memitem:ga7961c144e75d12959015ebe38365b8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7961c144e75d12959015ebe38365b8f1">rccEnableCAN1</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_CAN1EN, lp)</td></tr>
<tr class="memdesc:ga7961c144e75d12959015ebe38365b8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the CAN1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga7961c144e75d12959015ebe38365b8f1">More...</a><br /></td></tr>
<tr class="separator:ga7961c144e75d12959015ebe38365b8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27ba8a2a854725d92ec9fb58b357c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gae27ba8a2a854725d92ec9fb58b357c7b">rccDisableCAN1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_CAN1EN)</td></tr>
<tr class="memdesc:gae27ba8a2a854725d92ec9fb58b357c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the CAN1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gae27ba8a2a854725d92ec9fb58b357c7b">More...</a><br /></td></tr>
<tr class="separator:gae27ba8a2a854725d92ec9fb58b357c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade224a119aefb55818b9374be9c91cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gade224a119aefb55818b9374be9c91cf3">rccResetCAN1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_CAN1RST)</td></tr>
<tr class="memdesc:gade224a119aefb55818b9374be9c91cf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the CAN1 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#gade224a119aefb55818b9374be9c91cf3">More...</a><br /></td></tr>
<tr class="separator:gade224a119aefb55818b9374be9c91cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed27c4bc6b0f93fa236f71bf79ab4496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaed27c4bc6b0f93fa236f71bf79ab4496">rccEnableCAN2</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_CAN2EN, lp)</td></tr>
<tr class="memdesc:gaed27c4bc6b0f93fa236f71bf79ab4496"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the CAN2 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaed27c4bc6b0f93fa236f71bf79ab4496">More...</a><br /></td></tr>
<tr class="separator:gaed27c4bc6b0f93fa236f71bf79ab4496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57133f2b175584f5db7dc17d726115e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga57133f2b175584f5db7dc17d726115e7">rccDisableCAN2</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_CAN2EN)</td></tr>
<tr class="memdesc:ga57133f2b175584f5db7dc17d726115e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the CAN2 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga57133f2b175584f5db7dc17d726115e7">More...</a><br /></td></tr>
<tr class="separator:ga57133f2b175584f5db7dc17d726115e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga435994ea5c4656eaef3ae50b25265975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga435994ea5c4656eaef3ae50b25265975">rccResetCAN2</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_CAN2RST)</td></tr>
<tr class="memdesc:ga435994ea5c4656eaef3ae50b25265975"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the CAN2 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga435994ea5c4656eaef3ae50b25265975">More...</a><br /></td></tr>
<tr class="separator:ga435994ea5c4656eaef3ae50b25265975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DMA peripherals specific RCC operations</div></td></tr>
<tr class="memitem:gaf8c09ac2912a6b387e10aaf6a466a855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaf8c09ac2912a6b387e10aaf6a466a855">rccEnableDMA1</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga1004f17866ff80e223f078d61e8aacce">rccEnableAHB</a>(RCC_AHBENR_DMA1EN, lp)</td></tr>
<tr class="memdesc:gaf8c09ac2912a6b387e10aaf6a466a855"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DMA1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaf8c09ac2912a6b387e10aaf6a466a855">More...</a><br /></td></tr>
<tr class="separator:gaf8c09ac2912a6b387e10aaf6a466a855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98ea90a07b334ebc4e09d28ccebdb13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gae98ea90a07b334ebc4e09d28ccebdb13">rccDisableDMA1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7239c1e40ef7781dee54003e3db51264">rccDisableAHB</a>(RCC_AHBENR_DMA1EN)</td></tr>
<tr class="memdesc:gae98ea90a07b334ebc4e09d28ccebdb13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the DMA1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gae98ea90a07b334ebc4e09d28ccebdb13">More...</a><br /></td></tr>
<tr class="separator:gae98ea90a07b334ebc4e09d28ccebdb13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31025d36af8c1854942fb421118b3f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga31025d36af8c1854942fb421118b3f1f">rccResetDMA1</a>()</td></tr>
<tr class="memdesc:ga31025d36af8c1854942fb421118b3f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the DMA1 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga31025d36af8c1854942fb421118b3f1f">More...</a><br /></td></tr>
<tr class="separator:ga31025d36af8c1854942fb421118b3f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e5d06b905fb51ccd93d568f3f6cfd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaa5e5d06b905fb51ccd93d568f3f6cfd8">rccEnableDMA2</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga1004f17866ff80e223f078d61e8aacce">rccEnableAHB</a>(RCC_AHBENR_DMA2EN, lp)</td></tr>
<tr class="memdesc:gaa5e5d06b905fb51ccd93d568f3f6cfd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DMA2 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaa5e5d06b905fb51ccd93d568f3f6cfd8">More...</a><br /></td></tr>
<tr class="separator:gaa5e5d06b905fb51ccd93d568f3f6cfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5008bbe9ac21040b68e2db1fd834d60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga5008bbe9ac21040b68e2db1fd834d60e">rccDisableDMA2</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7239c1e40ef7781dee54003e3db51264">rccDisableAHB</a>(RCC_AHBENR_DMA2EN)</td></tr>
<tr class="memdesc:ga5008bbe9ac21040b68e2db1fd834d60e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the DMA2 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga5008bbe9ac21040b68e2db1fd834d60e">More...</a><br /></td></tr>
<tr class="separator:ga5008bbe9ac21040b68e2db1fd834d60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec13bef70e6eaefe6b62d80769c0a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga0ec13bef70e6eaefe6b62d80769c0a68">rccResetDMA2</a>()</td></tr>
<tr class="memdesc:ga0ec13bef70e6eaefe6b62d80769c0a68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the DMA1 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga0ec13bef70e6eaefe6b62d80769c0a68">More...</a><br /></td></tr>
<tr class="separator:ga0ec13bef70e6eaefe6b62d80769c0a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ETH peripheral specific RCC operations</div></td></tr>
<tr class="memitem:gac82829c1aae0bd974da26481b1ec935a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gac82829c1aae0bd974da26481b1ec935a">rccEnableETH</a>(lp)</td></tr>
<tr class="memdesc:gac82829c1aae0bd974da26481b1ec935a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the ETH peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gac82829c1aae0bd974da26481b1ec935a">More...</a><br /></td></tr>
<tr class="separator:gac82829c1aae0bd974da26481b1ec935a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf0c12086831bfde09104720aac0412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga8cf0c12086831bfde09104720aac0412">rccDisableETH</a>()</td></tr>
<tr class="memdesc:ga8cf0c12086831bfde09104720aac0412"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the ETH peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga8cf0c12086831bfde09104720aac0412">More...</a><br /></td></tr>
<tr class="separator:ga8cf0c12086831bfde09104720aac0412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f446e1f6c7deb939356faaa821d8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga23f446e1f6c7deb939356faaa821d8e8">rccResetETH</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga4f1bbedaab26ae56a94cda08806b7695">rccResetAHB</a>(RCC_AHBRSTR_ETHMACRST)</td></tr>
<tr class="memdesc:ga23f446e1f6c7deb939356faaa821d8e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the ETH peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga23f446e1f6c7deb939356faaa821d8e8">More...</a><br /></td></tr>
<tr class="separator:ga23f446e1f6c7deb939356faaa821d8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">I2C peripherals specific RCC operations</div></td></tr>
<tr class="memitem:gac57776fa3fce641e10d9b5a336d7eb0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gac57776fa3fce641e10d9b5a336d7eb0f">rccEnableI2C1</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_I2C1EN, lp)</td></tr>
<tr class="memdesc:gac57776fa3fce641e10d9b5a336d7eb0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the I2C1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gac57776fa3fce641e10d9b5a336d7eb0f">More...</a><br /></td></tr>
<tr class="separator:gac57776fa3fce641e10d9b5a336d7eb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218b2093e179ee81ec28ed2de7f7782b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga218b2093e179ee81ec28ed2de7f7782b">rccDisableI2C1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_I2C1EN)</td></tr>
<tr class="memdesc:ga218b2093e179ee81ec28ed2de7f7782b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the I2C1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga218b2093e179ee81ec28ed2de7f7782b">More...</a><br /></td></tr>
<tr class="separator:ga218b2093e179ee81ec28ed2de7f7782b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5868bb00a63d03d7321bc06d5c00fc7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga5868bb00a63d03d7321bc06d5c00fc7a">rccResetI2C1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_I2C1RST)</td></tr>
<tr class="memdesc:ga5868bb00a63d03d7321bc06d5c00fc7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the I2C1 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga5868bb00a63d03d7321bc06d5c00fc7a">More...</a><br /></td></tr>
<tr class="separator:ga5868bb00a63d03d7321bc06d5c00fc7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950216e1951a65fffbb5da0f2207909c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga950216e1951a65fffbb5da0f2207909c">rccEnableI2C2</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_I2C2EN, lp)</td></tr>
<tr class="memdesc:ga950216e1951a65fffbb5da0f2207909c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the I2C2 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga950216e1951a65fffbb5da0f2207909c">More...</a><br /></td></tr>
<tr class="separator:ga950216e1951a65fffbb5da0f2207909c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fccbae4d1cc08f7850f73f547cc3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gac4fccbae4d1cc08f7850f73f547cc3ca">rccDisableI2C2</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_I2C2EN)</td></tr>
<tr class="memdesc:gac4fccbae4d1cc08f7850f73f547cc3ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the I2C2 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gac4fccbae4d1cc08f7850f73f547cc3ca">More...</a><br /></td></tr>
<tr class="separator:gac4fccbae4d1cc08f7850f73f547cc3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105502b78411680e50ec9c1b3877973f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga105502b78411680e50ec9c1b3877973f">rccResetI2C2</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_I2C2RST)</td></tr>
<tr class="memdesc:ga105502b78411680e50ec9c1b3877973f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the I2C2 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga105502b78411680e50ec9c1b3877973f">More...</a><br /></td></tr>
<tr class="separator:ga105502b78411680e50ec9c1b3877973f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">OTG peripherals specific RCC operations</div></td></tr>
<tr class="memitem:ga5d9adab3f6afe538bd49fa00c4a2a5c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga5d9adab3f6afe538bd49fa00c4a2a5c0">rccEnableOTG_FS</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga1004f17866ff80e223f078d61e8aacce">rccEnableAHB</a>(RCC_AHBENR_OTGFSEN, lp)</td></tr>
<tr class="memdesc:ga5d9adab3f6afe538bd49fa00c4a2a5c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the OTG_FS peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga5d9adab3f6afe538bd49fa00c4a2a5c0">More...</a><br /></td></tr>
<tr class="separator:ga5d9adab3f6afe538bd49fa00c4a2a5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339dc584abe4ea8ebd1951fbca8e0913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga339dc584abe4ea8ebd1951fbca8e0913">rccDisableOTG_FS</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7239c1e40ef7781dee54003e3db51264">rccDisableAHB</a>(RCC_AHBENR_OTGFSEN)</td></tr>
<tr class="memdesc:ga339dc584abe4ea8ebd1951fbca8e0913"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the OTG_FS peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga339dc584abe4ea8ebd1951fbca8e0913">More...</a><br /></td></tr>
<tr class="separator:ga339dc584abe4ea8ebd1951fbca8e0913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223c0d728456747bd4612583b7b34079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga223c0d728456747bd4612583b7b34079">rccResetOTG_FS</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga4f1bbedaab26ae56a94cda08806b7695">rccResetAHB</a>(RCC_AHBRSTR_OTGFSRST)</td></tr>
<tr class="memdesc:ga223c0d728456747bd4612583b7b34079"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the OTG_FS peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga223c0d728456747bd4612583b7b34079">More...</a><br /></td></tr>
<tr class="separator:ga223c0d728456747bd4612583b7b34079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SDIO peripheral specific RCC operations</div></td></tr>
<tr class="memitem:ga9e3de014466f5c576e39bd24461e8de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9e3de014466f5c576e39bd24461e8de6">rccEnableSDIO</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga1004f17866ff80e223f078d61e8aacce">rccEnableAHB</a>(RCC_AHBENR_SDIOEN, lp)</td></tr>
<tr class="memdesc:ga9e3de014466f5c576e39bd24461e8de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SDIO peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga9e3de014466f5c576e39bd24461e8de6">More...</a><br /></td></tr>
<tr class="separator:ga9e3de014466f5c576e39bd24461e8de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8013a066f54a6e63234c59e5cb75c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gae8013a066f54a6e63234c59e5cb75c24">rccDisableSDIO</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7239c1e40ef7781dee54003e3db51264">rccDisableAHB</a>(RCC_AHBENR_SDIOEN)</td></tr>
<tr class="memdesc:gae8013a066f54a6e63234c59e5cb75c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the SDIO peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gae8013a066f54a6e63234c59e5cb75c24">More...</a><br /></td></tr>
<tr class="separator:gae8013a066f54a6e63234c59e5cb75c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1d2047b999f2e29fdec88f0f076db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga0c1d2047b999f2e29fdec88f0f076db9">rccResetSDIO</a>()</td></tr>
<tr class="memdesc:ga0c1d2047b999f2e29fdec88f0f076db9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the SDIO peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga0c1d2047b999f2e29fdec88f0f076db9">More...</a><br /></td></tr>
<tr class="separator:ga0c1d2047b999f2e29fdec88f0f076db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI peripherals specific RCC operations</div></td></tr>
<tr class="memitem:ga32a7d290b6314e3d151b1ba8e429ec1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga32a7d290b6314e3d151b1ba8e429ec1d">rccEnableSPI1</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(RCC_APB2ENR_SPI1EN, lp)</td></tr>
<tr class="memdesc:ga32a7d290b6314e3d151b1ba8e429ec1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SPI1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga32a7d290b6314e3d151b1ba8e429ec1d">More...</a><br /></td></tr>
<tr class="separator:ga32a7d290b6314e3d151b1ba8e429ec1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbd7959620475b88584f01e790ebb8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gabfbd7959620475b88584f01e790ebb8f">rccDisableSPI1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7e8b1be60ef114acf8a4919a08673931">rccDisableAPB2</a>(RCC_APB2ENR_SPI1EN)</td></tr>
<tr class="memdesc:gabfbd7959620475b88584f01e790ebb8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the SPI1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gabfbd7959620475b88584f01e790ebb8f">More...</a><br /></td></tr>
<tr class="separator:gabfbd7959620475b88584f01e790ebb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0928935b64555f138e37911bc3a6cd3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga0928935b64555f138e37911bc3a6cd3d">rccResetSPI1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(RCC_APB2RSTR_SPI1RST)</td></tr>
<tr class="memdesc:ga0928935b64555f138e37911bc3a6cd3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the SPI1 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga0928935b64555f138e37911bc3a6cd3d">More...</a><br /></td></tr>
<tr class="separator:ga0928935b64555f138e37911bc3a6cd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4b15e941d7fc57d79d6f88d9eb2660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga2f4b15e941d7fc57d79d6f88d9eb2660">rccEnableSPI2</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_SPI2EN, lp)</td></tr>
<tr class="memdesc:ga2f4b15e941d7fc57d79d6f88d9eb2660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SPI2 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga2f4b15e941d7fc57d79d6f88d9eb2660">More...</a><br /></td></tr>
<tr class="separator:ga2f4b15e941d7fc57d79d6f88d9eb2660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae903fa8785866af9e2323aa8b5cb0ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gae903fa8785866af9e2323aa8b5cb0ac0">rccDisableSPI2</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_SPI2EN)</td></tr>
<tr class="memdesc:gae903fa8785866af9e2323aa8b5cb0ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the SPI2 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gae903fa8785866af9e2323aa8b5cb0ac0">More...</a><br /></td></tr>
<tr class="separator:gae903fa8785866af9e2323aa8b5cb0ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab322c75195330d73b4bf77bfe2df6043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gab322c75195330d73b4bf77bfe2df6043">rccResetSPI2</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_SPI2RST)</td></tr>
<tr class="memdesc:gab322c75195330d73b4bf77bfe2df6043"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the SPI2 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#gab322c75195330d73b4bf77bfe2df6043">More...</a><br /></td></tr>
<tr class="separator:gab322c75195330d73b4bf77bfe2df6043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e0ab2177dd8d6093f674ec929fb465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gac9e0ab2177dd8d6093f674ec929fb465">rccEnableSPI3</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_SPI3EN, lp)</td></tr>
<tr class="memdesc:gac9e0ab2177dd8d6093f674ec929fb465"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SPI3 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gac9e0ab2177dd8d6093f674ec929fb465">More...</a><br /></td></tr>
<tr class="separator:gac9e0ab2177dd8d6093f674ec929fb465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed5a8874b9c018a32e8b9da54de84b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga2ed5a8874b9c018a32e8b9da54de84b9">rccDisableSPI3</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_SPI3EN)</td></tr>
<tr class="memdesc:ga2ed5a8874b9c018a32e8b9da54de84b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the SPI3 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga2ed5a8874b9c018a32e8b9da54de84b9">More...</a><br /></td></tr>
<tr class="separator:ga2ed5a8874b9c018a32e8b9da54de84b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f560f980b7c9ce4ff55398390eec449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga3f560f980b7c9ce4ff55398390eec449">rccResetSPI3</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_SPI3RST)</td></tr>
<tr class="memdesc:ga3f560f980b7c9ce4ff55398390eec449"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the SPI3 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga3f560f980b7c9ce4ff55398390eec449">More...</a><br /></td></tr>
<tr class="separator:ga3f560f980b7c9ce4ff55398390eec449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM peripherals specific RCC operations</div></td></tr>
<tr class="memitem:gac11ab266accf423c7a1619164a6fc1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gac11ab266accf423c7a1619164a6fc1a5">rccEnableTIM1</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(RCC_APB2ENR_TIM1EN, lp)</td></tr>
<tr class="memdesc:gac11ab266accf423c7a1619164a6fc1a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gac11ab266accf423c7a1619164a6fc1a5">More...</a><br /></td></tr>
<tr class="separator:gac11ab266accf423c7a1619164a6fc1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169190c61e2e929103b992535427f67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga169190c61e2e929103b992535427f67b">rccDisableTIM1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7e8b1be60ef114acf8a4919a08673931">rccDisableAPB2</a>(RCC_APB2ENR_TIM1EN)</td></tr>
<tr class="memdesc:ga169190c61e2e929103b992535427f67b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga169190c61e2e929103b992535427f67b">More...</a><br /></td></tr>
<tr class="separator:ga169190c61e2e929103b992535427f67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54bc8f6e2f106ba413369f8e4d9a36d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga54bc8f6e2f106ba413369f8e4d9a36d5">rccResetTIM1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(RCC_APB2RSTR_TIM1RST)</td></tr>
<tr class="memdesc:ga54bc8f6e2f106ba413369f8e4d9a36d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM1 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga54bc8f6e2f106ba413369f8e4d9a36d5">More...</a><br /></td></tr>
<tr class="separator:ga54bc8f6e2f106ba413369f8e4d9a36d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeacda594e089b1ad1d461bbe00bf3968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeacda594e089b1ad1d461bbe00bf3968">rccEnableTIM2</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_TIM2EN, lp)</td></tr>
<tr class="memdesc:gaeacda594e089b1ad1d461bbe00bf3968"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM2 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaeacda594e089b1ad1d461bbe00bf3968">More...</a><br /></td></tr>
<tr class="separator:gaeacda594e089b1ad1d461bbe00bf3968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02332fec9742a0ba4700ea07937c359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gab02332fec9742a0ba4700ea07937c359">rccDisableTIM2</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_TIM2EN)</td></tr>
<tr class="memdesc:gab02332fec9742a0ba4700ea07937c359"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM2 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gab02332fec9742a0ba4700ea07937c359">More...</a><br /></td></tr>
<tr class="separator:gab02332fec9742a0ba4700ea07937c359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0741eb64aa5db31164a6c2d1521bef9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga0741eb64aa5db31164a6c2d1521bef9e">rccResetTIM2</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_TIM2RST)</td></tr>
<tr class="memdesc:ga0741eb64aa5db31164a6c2d1521bef9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM2 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga0741eb64aa5db31164a6c2d1521bef9e">More...</a><br /></td></tr>
<tr class="separator:ga0741eb64aa5db31164a6c2d1521bef9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99793cd1a89368567e3be916eddf5f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga99793cd1a89368567e3be916eddf5f8b">rccEnableTIM3</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_TIM3EN, lp)</td></tr>
<tr class="memdesc:ga99793cd1a89368567e3be916eddf5f8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM3 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga99793cd1a89368567e3be916eddf5f8b">More...</a><br /></td></tr>
<tr class="separator:ga99793cd1a89368567e3be916eddf5f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2ce9f845733e291d29bd17a0a421e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gabc2ce9f845733e291d29bd17a0a421e9">rccDisableTIM3</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_TIM3EN)</td></tr>
<tr class="memdesc:gabc2ce9f845733e291d29bd17a0a421e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM3 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gabc2ce9f845733e291d29bd17a0a421e9">More...</a><br /></td></tr>
<tr class="separator:gabc2ce9f845733e291d29bd17a0a421e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba1ac6d6f2b45a2c19659a0fad9ccce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gacba1ac6d6f2b45a2c19659a0fad9ccce">rccResetTIM3</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_TIM3RST)</td></tr>
<tr class="memdesc:gacba1ac6d6f2b45a2c19659a0fad9ccce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM3 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#gacba1ac6d6f2b45a2c19659a0fad9ccce">More...</a><br /></td></tr>
<tr class="separator:gacba1ac6d6f2b45a2c19659a0fad9ccce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710945be38858fcc6cdcd37344adec56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga710945be38858fcc6cdcd37344adec56">rccEnableTIM4</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_TIM4EN, lp)</td></tr>
<tr class="memdesc:ga710945be38858fcc6cdcd37344adec56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM4 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga710945be38858fcc6cdcd37344adec56">More...</a><br /></td></tr>
<tr class="separator:ga710945be38858fcc6cdcd37344adec56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7f91fbaec9dbf036b12dc3ca1a0260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga0c7f91fbaec9dbf036b12dc3ca1a0260">rccDisableTIM4</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_TIM4EN)</td></tr>
<tr class="memdesc:ga0c7f91fbaec9dbf036b12dc3ca1a0260"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM4 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga0c7f91fbaec9dbf036b12dc3ca1a0260">More...</a><br /></td></tr>
<tr class="separator:ga0c7f91fbaec9dbf036b12dc3ca1a0260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf485cadb34263a4d8f608575b850fc78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaf485cadb34263a4d8f608575b850fc78">rccResetTIM4</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_TIM4RST)</td></tr>
<tr class="memdesc:gaf485cadb34263a4d8f608575b850fc78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM4 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaf485cadb34263a4d8f608575b850fc78">More...</a><br /></td></tr>
<tr class="separator:gaf485cadb34263a4d8f608575b850fc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe0624733a44e472d0eed40fbdf9f1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gafe0624733a44e472d0eed40fbdf9f1a4">rccEnableTIM5</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_TIM5EN, lp)</td></tr>
<tr class="memdesc:gafe0624733a44e472d0eed40fbdf9f1a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM5 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gafe0624733a44e472d0eed40fbdf9f1a4">More...</a><br /></td></tr>
<tr class="separator:gafe0624733a44e472d0eed40fbdf9f1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a5d01454404a1969cf6373044cb7735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga8a5d01454404a1969cf6373044cb7735">rccDisableTIM5</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_TIM5EN)</td></tr>
<tr class="memdesc:ga8a5d01454404a1969cf6373044cb7735"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM5 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga8a5d01454404a1969cf6373044cb7735">More...</a><br /></td></tr>
<tr class="separator:ga8a5d01454404a1969cf6373044cb7735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab521bf98ffeed08422ea249ebc0a03cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gab521bf98ffeed08422ea249ebc0a03cd">rccResetTIM5</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_TIM5RST)</td></tr>
<tr class="memdesc:gab521bf98ffeed08422ea249ebc0a03cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM5 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#gab521bf98ffeed08422ea249ebc0a03cd">More...</a><br /></td></tr>
<tr class="separator:gab521bf98ffeed08422ea249ebc0a03cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70b91678b9750faad856b66ffa08dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaf70b91678b9750faad856b66ffa08dbb">rccEnableTIM6</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_TIM6EN, lp)</td></tr>
<tr class="memdesc:gaf70b91678b9750faad856b66ffa08dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM6 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaf70b91678b9750faad856b66ffa08dbb">More...</a><br /></td></tr>
<tr class="separator:gaf70b91678b9750faad856b66ffa08dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8f0e15463a9c7c8c5231578c11a557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga8a8f0e15463a9c7c8c5231578c11a557">rccDisableTIM6</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_TIM6EN)</td></tr>
<tr class="memdesc:ga8a8f0e15463a9c7c8c5231578c11a557"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM6 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga8a8f0e15463a9c7c8c5231578c11a557">More...</a><br /></td></tr>
<tr class="separator:ga8a8f0e15463a9c7c8c5231578c11a557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68bc608a4cf6bc6c3ec4d6543582241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaf68bc608a4cf6bc6c3ec4d6543582241">rccResetTIM6</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_TIM6RST)</td></tr>
<tr class="memdesc:gaf68bc608a4cf6bc6c3ec4d6543582241"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM6 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaf68bc608a4cf6bc6c3ec4d6543582241">More...</a><br /></td></tr>
<tr class="separator:gaf68bc608a4cf6bc6c3ec4d6543582241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26b8603fa741ad046d08a3b7531a952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaf26b8603fa741ad046d08a3b7531a952">rccEnableTIM7</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_TIM7EN, lp)</td></tr>
<tr class="memdesc:gaf26b8603fa741ad046d08a3b7531a952"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM7 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaf26b8603fa741ad046d08a3b7531a952">More...</a><br /></td></tr>
<tr class="separator:gaf26b8603fa741ad046d08a3b7531a952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5513540b382acc479636f4952498880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gae5513540b382acc479636f4952498880">rccDisableTIM7</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_TIM7EN)</td></tr>
<tr class="memdesc:gae5513540b382acc479636f4952498880"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM7 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gae5513540b382acc479636f4952498880">More...</a><br /></td></tr>
<tr class="separator:gae5513540b382acc479636f4952498880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46dceef6536e1036dc4552a9c537b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gab46dceef6536e1036dc4552a9c537b41">rccResetTIM7</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_TIM7RST)</td></tr>
<tr class="memdesc:gab46dceef6536e1036dc4552a9c537b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM7 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#gab46dceef6536e1036dc4552a9c537b41">More...</a><br /></td></tr>
<tr class="separator:gab46dceef6536e1036dc4552a9c537b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8c3fa4f5a6a6b34bcbdc7e97dcfbad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga0c8c3fa4f5a6a6b34bcbdc7e97dcfbad">rccEnableTIM8</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(RCC_APB2ENR_TIM8EN, lp)</td></tr>
<tr class="memdesc:ga0c8c3fa4f5a6a6b34bcbdc7e97dcfbad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM8 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga0c8c3fa4f5a6a6b34bcbdc7e97dcfbad">More...</a><br /></td></tr>
<tr class="separator:ga0c8c3fa4f5a6a6b34bcbdc7e97dcfbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2f310cfd857dffe75bf3dc0548847c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7f2f310cfd857dffe75bf3dc0548847c">rccDisableTIM8</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7e8b1be60ef114acf8a4919a08673931">rccDisableAPB2</a>(RCC_APB2ENR_TIM8EN)</td></tr>
<tr class="memdesc:ga7f2f310cfd857dffe75bf3dc0548847c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM8 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga7f2f310cfd857dffe75bf3dc0548847c">More...</a><br /></td></tr>
<tr class="separator:ga7f2f310cfd857dffe75bf3dc0548847c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd78c32ef7247d772e325dfc4cf6b56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gadd78c32ef7247d772e325dfc4cf6b56e">rccResetTIM8</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(RCC_APB2RSTR_TIM8RST)</td></tr>
<tr class="memdesc:gadd78c32ef7247d772e325dfc4cf6b56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM8 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#gadd78c32ef7247d772e325dfc4cf6b56e">More...</a><br /></td></tr>
<tr class="separator:gadd78c32ef7247d772e325dfc4cf6b56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65c1835818fceaa6f6a08b89a429678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaa65c1835818fceaa6f6a08b89a429678">rccEnableTIM9</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(RCC_APB2ENR_TIM9EN, lp)</td></tr>
<tr class="memdesc:gaa65c1835818fceaa6f6a08b89a429678"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM9 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaa65c1835818fceaa6f6a08b89a429678">More...</a><br /></td></tr>
<tr class="separator:gaa65c1835818fceaa6f6a08b89a429678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002223ef295427c32b66880a7be5bed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga002223ef295427c32b66880a7be5bed9">rccDisableTIM9</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7e8b1be60ef114acf8a4919a08673931">rccDisableAPB2</a>(RCC_APB2ENR_TIM9EN)</td></tr>
<tr class="memdesc:ga002223ef295427c32b66880a7be5bed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM9 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga002223ef295427c32b66880a7be5bed9">More...</a><br /></td></tr>
<tr class="separator:ga002223ef295427c32b66880a7be5bed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1f013d7b4d4f3db62edfacb9370c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga6d1f013d7b4d4f3db62edfacb9370c00">rccResetTIM9</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(RCC_APB2RSTR_TIM9RST)</td></tr>
<tr class="memdesc:ga6d1f013d7b4d4f3db62edfacb9370c00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM9 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga6d1f013d7b4d4f3db62edfacb9370c00">More...</a><br /></td></tr>
<tr class="separator:ga6d1f013d7b4d4f3db62edfacb9370c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad184620b5eafbc99b9a3bc2196841414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gad184620b5eafbc99b9a3bc2196841414">rccEnableTIM10</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(RCC_APB2ENR_TIM10EN, lp)</td></tr>
<tr class="memdesc:gad184620b5eafbc99b9a3bc2196841414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM10 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gad184620b5eafbc99b9a3bc2196841414">More...</a><br /></td></tr>
<tr class="separator:gad184620b5eafbc99b9a3bc2196841414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3c4b4f7667dbf796d49fbbcfc66778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9f3c4b4f7667dbf796d49fbbcfc66778">rccDisableTIM10</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7e8b1be60ef114acf8a4919a08673931">rccDisableAPB2</a>(RCC_APB2ENR_TIM10EN)</td></tr>
<tr class="memdesc:ga9f3c4b4f7667dbf796d49fbbcfc66778"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM10 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga9f3c4b4f7667dbf796d49fbbcfc66778">More...</a><br /></td></tr>
<tr class="separator:ga9f3c4b4f7667dbf796d49fbbcfc66778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga455009d70410f1583ef0eb43a0b70a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga455009d70410f1583ef0eb43a0b70a5b">rccResetTIM10</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(RCC_APB2RSTR_TIM10RST)</td></tr>
<tr class="memdesc:ga455009d70410f1583ef0eb43a0b70a5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM10 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga455009d70410f1583ef0eb43a0b70a5b">More...</a><br /></td></tr>
<tr class="separator:ga455009d70410f1583ef0eb43a0b70a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e67d8ef11d7b66b0dd0e183ddcce089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9e67d8ef11d7b66b0dd0e183ddcce089">rccEnableTIM11</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(RCC_APB2ENR_TIM11EN, lp)</td></tr>
<tr class="memdesc:ga9e67d8ef11d7b66b0dd0e183ddcce089"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM11 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga9e67d8ef11d7b66b0dd0e183ddcce089">More...</a><br /></td></tr>
<tr class="separator:ga9e67d8ef11d7b66b0dd0e183ddcce089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363440ea68d86f1a3f9201b89f2f9186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga363440ea68d86f1a3f9201b89f2f9186">rccDisableTIM11</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7e8b1be60ef114acf8a4919a08673931">rccDisableAPB2</a>(RCC_APB2ENR_TIM11EN)</td></tr>
<tr class="memdesc:ga363440ea68d86f1a3f9201b89f2f9186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM11 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga363440ea68d86f1a3f9201b89f2f9186">More...</a><br /></td></tr>
<tr class="separator:ga363440ea68d86f1a3f9201b89f2f9186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26787fc61edafdd6e5e6a1fece1971bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga26787fc61edafdd6e5e6a1fece1971bb">rccResetTIM11</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(RCC_APB2RSTR_TIM11RST)</td></tr>
<tr class="memdesc:ga26787fc61edafdd6e5e6a1fece1971bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM11 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga26787fc61edafdd6e5e6a1fece1971bb">More...</a><br /></td></tr>
<tr class="separator:ga26787fc61edafdd6e5e6a1fece1971bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab834491548d1869715b475d85d8174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga5ab834491548d1869715b475d85d8174">rccEnableTIM12</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_TIM12EN, lp)</td></tr>
<tr class="memdesc:ga5ab834491548d1869715b475d85d8174"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM12 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga5ab834491548d1869715b475d85d8174">More...</a><br /></td></tr>
<tr class="separator:ga5ab834491548d1869715b475d85d8174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe845d497c3b0440ef1a271508f8a1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gabe845d497c3b0440ef1a271508f8a1d3">rccDisableTIM12</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_TIM12EN)</td></tr>
<tr class="memdesc:gabe845d497c3b0440ef1a271508f8a1d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM12 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gabe845d497c3b0440ef1a271508f8a1d3">More...</a><br /></td></tr>
<tr class="separator:gabe845d497c3b0440ef1a271508f8a1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05d1832ee41b868b74cf7ada9745387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gab05d1832ee41b868b74cf7ada9745387">rccResetTIM12</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_TIM12RST)</td></tr>
<tr class="memdesc:gab05d1832ee41b868b74cf7ada9745387"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM12 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#gab05d1832ee41b868b74cf7ada9745387">More...</a><br /></td></tr>
<tr class="separator:gab05d1832ee41b868b74cf7ada9745387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf241b8b27d40eba6b0790019e5eb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gacdf241b8b27d40eba6b0790019e5eb36">rccEnableTIM13</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_TIM13EN, lp)</td></tr>
<tr class="memdesc:gacdf241b8b27d40eba6b0790019e5eb36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM13 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gacdf241b8b27d40eba6b0790019e5eb36">More...</a><br /></td></tr>
<tr class="separator:gacdf241b8b27d40eba6b0790019e5eb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3252e19e5b42452bc77edd8117c1806d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga3252e19e5b42452bc77edd8117c1806d">rccDisableTIM13</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_TIM13EN)</td></tr>
<tr class="memdesc:ga3252e19e5b42452bc77edd8117c1806d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM13 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga3252e19e5b42452bc77edd8117c1806d">More...</a><br /></td></tr>
<tr class="separator:ga3252e19e5b42452bc77edd8117c1806d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb7bb63c112450041827ea56e5bfb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7cb7bb63c112450041827ea56e5bfb28">rccResetTIM13</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_TIM13RST)</td></tr>
<tr class="memdesc:ga7cb7bb63c112450041827ea56e5bfb28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM13 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga7cb7bb63c112450041827ea56e5bfb28">More...</a><br /></td></tr>
<tr class="separator:ga7cb7bb63c112450041827ea56e5bfb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601abd5826ff64befc6f40dbe2796eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga601abd5826ff64befc6f40dbe2796eff">rccEnableTIM14</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_TIM14EN, lp)</td></tr>
<tr class="memdesc:ga601abd5826ff64befc6f40dbe2796eff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM14 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga601abd5826ff64befc6f40dbe2796eff">More...</a><br /></td></tr>
<tr class="separator:ga601abd5826ff64befc6f40dbe2796eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7577800ea7b34760a1db5fd6fd5965f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7577800ea7b34760a1db5fd6fd5965f7">rccDisableTIM14</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_TIM14EN)</td></tr>
<tr class="memdesc:ga7577800ea7b34760a1db5fd6fd5965f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM14 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga7577800ea7b34760a1db5fd6fd5965f7">More...</a><br /></td></tr>
<tr class="separator:ga7577800ea7b34760a1db5fd6fd5965f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423fab932d699b91ac8e0d66bf1cdd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga423fab932d699b91ac8e0d66bf1cdd58">rccResetTIM14</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_TIM14RST)</td></tr>
<tr class="memdesc:ga423fab932d699b91ac8e0d66bf1cdd58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM14 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga423fab932d699b91ac8e0d66bf1cdd58">More...</a><br /></td></tr>
<tr class="separator:ga423fab932d699b91ac8e0d66bf1cdd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6dfab2cd66c76e959e437c99a2f324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga5d6dfab2cd66c76e959e437c99a2f324">rccEnableTIM15</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(RCC_APB2ENR_TIM15EN, lp)</td></tr>
<tr class="memdesc:ga5d6dfab2cd66c76e959e437c99a2f324"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM15 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga5d6dfab2cd66c76e959e437c99a2f324">More...</a><br /></td></tr>
<tr class="separator:ga5d6dfab2cd66c76e959e437c99a2f324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf827c4f0428e5c1819eac5f1e1b2f69b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaf827c4f0428e5c1819eac5f1e1b2f69b">rccDisableTIM15</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7e8b1be60ef114acf8a4919a08673931">rccDisableAPB2</a>(RCC_APB2ENR_TIM15EN)</td></tr>
<tr class="memdesc:gaf827c4f0428e5c1819eac5f1e1b2f69b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM15 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaf827c4f0428e5c1819eac5f1e1b2f69b">More...</a><br /></td></tr>
<tr class="separator:gaf827c4f0428e5c1819eac5f1e1b2f69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7643607c48a0f7fe787eeb75706fcf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gab7643607c48a0f7fe787eeb75706fcf7">rccResetTIM15</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(RCC_APB2RSTR_TIM15RST)</td></tr>
<tr class="memdesc:gab7643607c48a0f7fe787eeb75706fcf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM15 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#gab7643607c48a0f7fe787eeb75706fcf7">More...</a><br /></td></tr>
<tr class="separator:gab7643607c48a0f7fe787eeb75706fcf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955fe8f718f90593bb5c268358b107e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga955fe8f718f90593bb5c268358b107e9">rccEnableTIM16</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(RCC_APB2ENR_TIM16EN, lp)</td></tr>
<tr class="memdesc:ga955fe8f718f90593bb5c268358b107e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM16 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga955fe8f718f90593bb5c268358b107e9">More...</a><br /></td></tr>
<tr class="separator:ga955fe8f718f90593bb5c268358b107e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14a3d1dd0282e671c5d1292a9382fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaf14a3d1dd0282e671c5d1292a9382fbb">rccDisableTIM16</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7e8b1be60ef114acf8a4919a08673931">rccDisableAPB2</a>(RCC_APB2ENR_TIM16EN)</td></tr>
<tr class="memdesc:gaf14a3d1dd0282e671c5d1292a9382fbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM16 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaf14a3d1dd0282e671c5d1292a9382fbb">More...</a><br /></td></tr>
<tr class="separator:gaf14a3d1dd0282e671c5d1292a9382fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f05f6719d1de9f1d2b1cb4083d0038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga47f05f6719d1de9f1d2b1cb4083d0038">rccResetTIM16</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(RCC_APB2RSTR_TIM16RST)</td></tr>
<tr class="memdesc:ga47f05f6719d1de9f1d2b1cb4083d0038"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM16 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga47f05f6719d1de9f1d2b1cb4083d0038">More...</a><br /></td></tr>
<tr class="separator:ga47f05f6719d1de9f1d2b1cb4083d0038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab389b64c3b6f287d2ad7f7f64e7f39c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gab389b64c3b6f287d2ad7f7f64e7f39c6">rccEnableTIM17</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(RCC_APB2ENR_TIM17EN, lp)</td></tr>
<tr class="memdesc:gab389b64c3b6f287d2ad7f7f64e7f39c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM17 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gab389b64c3b6f287d2ad7f7f64e7f39c6">More...</a><br /></td></tr>
<tr class="separator:gab389b64c3b6f287d2ad7f7f64e7f39c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc69ed3f3324a31b60a258eef6bc6b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaedc69ed3f3324a31b60a258eef6bc6b3">rccDisableTIM17</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7e8b1be60ef114acf8a4919a08673931">rccDisableAPB2</a>(RCC_APB2ENR_TIM17EN)</td></tr>
<tr class="memdesc:gaedc69ed3f3324a31b60a258eef6bc6b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM17 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaedc69ed3f3324a31b60a258eef6bc6b3">More...</a><br /></td></tr>
<tr class="separator:gaedc69ed3f3324a31b60a258eef6bc6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9fb158930e5970e4f8381e41c78411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gafb9fb158930e5970e4f8381e41c78411">rccResetTIM17</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(RCC_APB2RSTR_TIM17RST)</td></tr>
<tr class="memdesc:gafb9fb158930e5970e4f8381e41c78411"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM17 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#gafb9fb158930e5970e4f8381e41c78411">More...</a><br /></td></tr>
<tr class="separator:gafb9fb158930e5970e4f8381e41c78411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">USART/UART peripherals specific RCC operations</div></td></tr>
<tr class="memitem:gaf7f82c9293b5cd47a0da99889d9da1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaf7f82c9293b5cd47a0da99889d9da1b9">rccEnableUSART1</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(RCC_APB2ENR_USART1EN, lp)</td></tr>
<tr class="memdesc:gaf7f82c9293b5cd47a0da99889d9da1b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the USART1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaf7f82c9293b5cd47a0da99889d9da1b9">More...</a><br /></td></tr>
<tr class="separator:gaf7f82c9293b5cd47a0da99889d9da1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee6da6731757024ca3f00d2a593360d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gafee6da6731757024ca3f00d2a593360d">rccDisableUSART1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7e8b1be60ef114acf8a4919a08673931">rccDisableAPB2</a>(RCC_APB2ENR_USART1EN)</td></tr>
<tr class="memdesc:gafee6da6731757024ca3f00d2a593360d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the USART1 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gafee6da6731757024ca3f00d2a593360d">More...</a><br /></td></tr>
<tr class="separator:gafee6da6731757024ca3f00d2a593360d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5422278c2febdbde3bd47f66b90ac6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaa5422278c2febdbde3bd47f66b90ac6e">rccResetUSART1</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(RCC_APB2RSTR_USART1RST)</td></tr>
<tr class="memdesc:gaa5422278c2febdbde3bd47f66b90ac6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the USART1 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaa5422278c2febdbde3bd47f66b90ac6e">More...</a><br /></td></tr>
<tr class="separator:gaa5422278c2febdbde3bd47f66b90ac6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219ed1246e851ae3bbc9899254cb5dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga219ed1246e851ae3bbc9899254cb5dd1">rccEnableUSART2</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_USART2EN, lp)</td></tr>
<tr class="memdesc:ga219ed1246e851ae3bbc9899254cb5dd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the USART2 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga219ed1246e851ae3bbc9899254cb5dd1">More...</a><br /></td></tr>
<tr class="separator:ga219ed1246e851ae3bbc9899254cb5dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0874b1016733ca2066f45c5d6567ca05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga0874b1016733ca2066f45c5d6567ca05">rccDisableUSART2</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_USART2EN)</td></tr>
<tr class="memdesc:ga0874b1016733ca2066f45c5d6567ca05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the USART2 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga0874b1016733ca2066f45c5d6567ca05">More...</a><br /></td></tr>
<tr class="separator:ga0874b1016733ca2066f45c5d6567ca05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e67542700f88b13ebf6471e90362ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga70e67542700f88b13ebf6471e90362ae">rccResetUSART2</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_USART2RST)</td></tr>
<tr class="memdesc:ga70e67542700f88b13ebf6471e90362ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the USART2 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga70e67542700f88b13ebf6471e90362ae">More...</a><br /></td></tr>
<tr class="separator:ga70e67542700f88b13ebf6471e90362ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d13d208e8c991890475d98c1d43984b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9d13d208e8c991890475d98c1d43984b">rccEnableUSART3</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_USART3EN, lp)</td></tr>
<tr class="memdesc:ga9d13d208e8c991890475d98c1d43984b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the USART3 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga9d13d208e8c991890475d98c1d43984b">More...</a><br /></td></tr>
<tr class="separator:ga9d13d208e8c991890475d98c1d43984b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab30fb8892e2fc5e3552e7881d206366e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gab30fb8892e2fc5e3552e7881d206366e">rccDisableUSART3</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_USART3EN)</td></tr>
<tr class="memdesc:gab30fb8892e2fc5e3552e7881d206366e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the USART3 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gab30fb8892e2fc5e3552e7881d206366e">More...</a><br /></td></tr>
<tr class="separator:gab30fb8892e2fc5e3552e7881d206366e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16116df24b3195fc7e5cef080381c251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga16116df24b3195fc7e5cef080381c251">rccResetUSART3</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_USART3RST)</td></tr>
<tr class="memdesc:ga16116df24b3195fc7e5cef080381c251"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the USART3 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga16116df24b3195fc7e5cef080381c251">More...</a><br /></td></tr>
<tr class="separator:ga16116df24b3195fc7e5cef080381c251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a35e8c2b5b5946df897a0343e172050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga5a35e8c2b5b5946df897a0343e172050">rccEnableUART4</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_UART4EN, lp)</td></tr>
<tr class="memdesc:ga5a35e8c2b5b5946df897a0343e172050"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the UART4 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga5a35e8c2b5b5946df897a0343e172050">More...</a><br /></td></tr>
<tr class="separator:ga5a35e8c2b5b5946df897a0343e172050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fd49fdd1218166b1ba1fa0a07969ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga11fd49fdd1218166b1ba1fa0a07969ec">rccDisableUART4</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_UART4EN)</td></tr>
<tr class="memdesc:ga11fd49fdd1218166b1ba1fa0a07969ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the UART4 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga11fd49fdd1218166b1ba1fa0a07969ec">More...</a><br /></td></tr>
<tr class="separator:ga11fd49fdd1218166b1ba1fa0a07969ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9e55356f7ddc95ce95805d0c803a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaba9e55356f7ddc95ce95805d0c803a0c">rccResetUART4</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_UART4RST)</td></tr>
<tr class="memdesc:gaba9e55356f7ddc95ce95805d0c803a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the UART4 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaba9e55356f7ddc95ce95805d0c803a0c">More...</a><br /></td></tr>
<tr class="separator:gaba9e55356f7ddc95ce95805d0c803a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472b8dc1417ad73b373ffec360b1de66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga472b8dc1417ad73b373ffec360b1de66">rccEnableUART5</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_UART5EN, lp)</td></tr>
<tr class="memdesc:ga472b8dc1417ad73b373ffec360b1de66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the UART5 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga472b8dc1417ad73b373ffec360b1de66">More...</a><br /></td></tr>
<tr class="separator:ga472b8dc1417ad73b373ffec360b1de66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2146bb2c42506e844e2b8e191ace06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gab2146bb2c42506e844e2b8e191ace06f">rccDisableUART5</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_UART5EN)</td></tr>
<tr class="memdesc:gab2146bb2c42506e844e2b8e191ace06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the UART5 peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gab2146bb2c42506e844e2b8e191ace06f">More...</a><br /></td></tr>
<tr class="separator:gab2146bb2c42506e844e2b8e191ace06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9099328b5cccc1accf7653a6d0ee6e8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9099328b5cccc1accf7653a6d0ee6e8d">rccResetUART5</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_UART5RST)</td></tr>
<tr class="memdesc:ga9099328b5cccc1accf7653a6d0ee6e8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the UART5 peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga9099328b5cccc1accf7653a6d0ee6e8d">More...</a><br /></td></tr>
<tr class="separator:ga9099328b5cccc1accf7653a6d0ee6e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">USB peripheral specific RCC operations</div></td></tr>
<tr class="memitem:ga09878bafcd0998f5716bb90351a810b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga09878bafcd0998f5716bb90351a810b2">rccEnableUSB</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(RCC_APB1ENR_USBEN, lp)</td></tr>
<tr class="memdesc:ga09878bafcd0998f5716bb90351a810b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the USB peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga09878bafcd0998f5716bb90351a810b2">More...</a><br /></td></tr>
<tr class="separator:ga09878bafcd0998f5716bb90351a810b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8449cf496d26a83448b500a5ed5a3fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaa8449cf496d26a83448b500a5ed5a3fc">rccDisableUSB</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaeaf7d57bed9894a218082386e4ae0f88">rccDisableAPB1</a>(RCC_APB1ENR_USBEN)</td></tr>
<tr class="memdesc:gaa8449cf496d26a83448b500a5ed5a3fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the USB peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#gaa8449cf496d26a83448b500a5ed5a3fc">More...</a><br /></td></tr>
<tr class="separator:gaa8449cf496d26a83448b500a5ed5a3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237bc7b25b51c258f68483c5b02418c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga237bc7b25b51c258f68483c5b02418c3">rccResetUSB</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(RCC_APB1RSTR_USBRST)</td></tr>
<tr class="memdesc:ga237bc7b25b51c258f68483c5b02418c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the USB peripheral.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga237bc7b25b51c258f68483c5b02418c3">More...</a><br /></td></tr>
<tr class="separator:ga237bc7b25b51c258f68483c5b02418c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">FSMC peripherals specific RCC operations</div></td></tr>
<tr class="memitem:ga1149af82777b0e1144caea4c5f4522b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga1149af82777b0e1144caea4c5f4522b7">rccEnableFSMC</a>(lp)&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga1004f17866ff80e223f078d61e8aacce">rccEnableAHB</a>(RCC_AHBENR_FSMCEN, lp)</td></tr>
<tr class="memdesc:ga1149af82777b0e1144caea4c5f4522b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the FSMC peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga1149af82777b0e1144caea4c5f4522b7">More...</a><br /></td></tr>
<tr class="separator:ga1149af82777b0e1144caea4c5f4522b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e45c669dc6c8c1b96964ed33b2baa73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga0e45c669dc6c8c1b96964ed33b2baa73">rccDisableFSMC</a>()&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga7239c1e40ef7781dee54003e3db51264">rccDisableAHB</a>(RCC_AHBENR_FSMCEN)</td></tr>
<tr class="memdesc:ga0e45c669dc6c8c1b96964ed33b2baa73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the FSMC peripheral clock.  <a href="group___s_t_m32_f1xx___r_c_c.html#ga0e45c669dc6c8c1b96964ed33b2baa73">More...</a><br /></td></tr>
<tr class="separator:ga0e45c669dc6c8c1b96964ed33b2baa73"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>RCC helper driver header. </p>
<dl class="section note"><dt>Note</dt><dd>This file requires definitions from the ST header file <code>stm32f10x.h</code>. </dd></dl>

<p>Definition in file <a class="el" href="stm32__rcc_8h_source.html">stm32_rcc.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_ee25811a80f3df4596c0c063d26ab926.html">acw</a></li><li class="navelem"><a class="el" href="dir_f0cf4720dbf09e66e541bd1634883892.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_1b866f7f8b91552d65f790ee4eda4ae2.html">ChibiOS_18.2.0</a></li><li class="navelem"><a class="el" href="dir_83f82ff3dedc9d2a86c66065100ebdfe.html">os</a></li><li class="navelem"><a class="el" href="dir_94598eb9a62b15169f3f1ce54d3caeb4.html">hal</a></li><li class="navelem"><a class="el" href="dir_6eb18b0b63dc12c1d948690b95cda1ae.html">ports</a></li><li class="navelem"><a class="el" href="dir_cc07318dd0672f6c5dd786bd58cc294d.html">STM32</a></li><li class="navelem"><a class="el" href="dir_5243cd676ee503ab4d277163897d9bf6.html">STM32F1xx</a></li><li class="navelem"><a class="el" href="stm32__rcc_8h.html">stm32_rcc.h</a></li>
    <li class="footer">Generated on Sun May 13 2018 00:51:41 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
