============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 26 2022  02:49:20 pm
  Module:                 mux_b_t_t_n
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5169 ps) Late External Delay Assertion at pin out[15][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[15][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_127_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3102__5122/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3045__5115/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3021__3680/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[15][0]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 2: MET (5169 ps) Late External Delay Assertion at pin out[15][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[15][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_126_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3102__5122/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3045__5115/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3020__6260/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[15][1]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 3: MET (5169 ps) Late External Delay Assertion at pin out[15][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[15][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_125_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3102__5122/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3045__5115/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3003__6783/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[15][2]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 4: MET (5169 ps) Late External Delay Assertion at pin out[15][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[15][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_124_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3102__5122/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3045__5115/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3015__5526/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[15][3]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 5: MET (5169 ps) Late External Delay Assertion at pin out[14][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[14][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_123_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3100__1617/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3041__2802/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3014__8428/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[14][0]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 6: MET (5169 ps) Late External Delay Assertion at pin out[14][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[14][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_122_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3100__1617/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3041__2802/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3012__4319/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[14][1]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 7: MET (5169 ps) Late External Delay Assertion at pin out[14][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[14][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_121_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3100__1617/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3041__2802/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3011__6260/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[14][2]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 8: MET (5169 ps) Late External Delay Assertion at pin out[14][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[14][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_120_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3100__1617/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3041__2802/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3001__5107/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[14][3]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 9: MET (5169 ps) Late External Delay Assertion at pin out[13][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[13][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_119_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3096__6260/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3040__9945/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3000__2398/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[13][0]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 10: MET (5169 ps) Late External Delay Assertion at pin out[13][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[13][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_118_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3096__6260/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3040__9945/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2999__1705/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[13][1]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 11: MET (5169 ps) Late External Delay Assertion at pin out[13][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[13][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_117_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3096__6260/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3040__9945/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2998__5477/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[13][2]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 12: MET (5169 ps) Late External Delay Assertion at pin out[13][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[13][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_116_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3096__6260/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3040__9945/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2997__6417/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[13][3]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 13: MET (5169 ps) Late External Delay Assertion at pin out[12][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[12][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_115_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3092__1881/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3038__1705/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2996__7410/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[12][0]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 14: MET (5169 ps) Late External Delay Assertion at pin out[12][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[12][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_114_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3092__1881/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3038__1705/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2993__6131/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[12][1]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 15: MET (5169 ps) Late External Delay Assertion at pin out[12][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[12][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_113_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3092__1881/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3038__1705/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2992__1666/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[12][2]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 16: MET (5169 ps) Late External Delay Assertion at pin out[12][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[12][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_112_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3092__1881/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3038__1705/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2989__2346/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[12][3]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 17: MET (5169 ps) Late External Delay Assertion at pin out[11][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[11][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_111_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3088__6161/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3036__2346/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2988__2883/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[11][0]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 18: MET (5169 ps) Late External Delay Assertion at pin out[11][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[11][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_110_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3088__6161/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3036__2346/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2971__9945/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[11][1]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 19: MET (5169 ps) Late External Delay Assertion at pin out[11][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[11][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_109_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3088__6161/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3036__2346/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2986__8428/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[11][2]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 20: MET (5169 ps) Late External Delay Assertion at pin out[11][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[11][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_108_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3088__6161/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3036__2346/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2984__6161/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[11][3]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 21: MET (5169 ps) Late External Delay Assertion at pin out[10][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[10][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_107_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3121__6783/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3086__5115/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3050__1881/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2983__4733/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[10][0]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 22: MET (5169 ps) Late External Delay Assertion at pin out[10][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[10][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_106_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3121__6783/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3086__5115/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3050__1881/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2982__7482/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[10][1]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 23: MET (5169 ps) Late External Delay Assertion at pin out[10][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[10][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_105_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3121__6783/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3086__5115/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3050__1881/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2981__5115/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[10][2]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 24: MET (5169 ps) Late External Delay Assertion at pin out[10][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[10][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_104_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3121__6783/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3086__5115/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3050__1881/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3034__1881/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[10][3]     -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 25: MET (5169 ps) Late External Delay Assertion at pin out[9][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[9][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_103_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3113__2398/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3048__5122/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3033__6131/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[9][0]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 26: MET (5169 ps) Late External Delay Assertion at pin out[9][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[9][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_102_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3113__2398/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3048__5122/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3032__6417/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[9][1]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 27: MET (5169 ps) Late External Delay Assertion at pin out[9][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[9][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_101_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3113__2398/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3048__5122/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3031__7098/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[9][2]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 28: MET (5169 ps) Late External Delay Assertion at pin out[9][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[9][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1  
  output_delay             2000            chip.sdc_line_8_100_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3113__2398/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3048__5122/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3030__8246/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[9][3]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 29: MET (5169 ps) Late External Delay Assertion at pin out[8][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[8][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_99_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3121__6783/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3108__9315/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3043__9315/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3029__5122/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[8][0]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 30: MET (5169 ps) Late External Delay Assertion at pin out[8][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[8][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_98_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3121__6783/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3108__9315/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3043__9315/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3028__6260/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[8][1]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 31: MET (5169 ps) Late External Delay Assertion at pin out[8][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[8][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_97_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3121__6783/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3108__9315/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3043__9315/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3027__1705/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[8][2]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 32: MET (5169 ps) Late External Delay Assertion at pin out[8][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[8][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_96_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3121__6783/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3108__9315/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3043__9315/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3023__2802/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[8][3]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 33: MET (5169 ps) Late External Delay Assertion at pin out[7][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[7][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_95_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3104__6131/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3044__6161/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3022__1617/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[7][0]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 34: MET (5169 ps) Late External Delay Assertion at pin out[7][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[7][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_94_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3104__6131/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3044__6161/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3018__3680/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[7][1]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 35: MET (5169 ps) Late External Delay Assertion at pin out[7][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[7][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_93_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3104__6131/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3044__6161/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3017__6783/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[7][2]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 36: MET (5169 ps) Late External Delay Assertion at pin out[7][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[7][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_92_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3104__6131/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3044__6161/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3013__5526/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[7][3]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 37: MET (5169 ps) Late External Delay Assertion at pin out[6][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[6][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_91_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3098__5526/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3035__1617/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3010__9315/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[6][0]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 38: MET (5169 ps) Late External Delay Assertion at pin out[6][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[6][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_90_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3098__5526/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3035__1617/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3008__4319/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[6][1]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 39: MET (5169 ps) Late External Delay Assertion at pin out[6][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[6][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_89_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3098__5526/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3035__1617/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3007__5107/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[6][2]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 40: MET (5169 ps) Late External Delay Assertion at pin out[6][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[6][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_88_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3098__5526/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3035__1617/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2995__2398/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[6][3]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 41: MET (5169 ps) Late External Delay Assertion at pin out[5][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[5][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_87_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3090__1666/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3039__7482/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2991__5477/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[5][0]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 42: MET (5169 ps) Late External Delay Assertion at pin out[5][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[5][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_86_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3090__1666/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3039__7482/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2990__7410/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[5][1]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 43: MET (5169 ps) Late External Delay Assertion at pin out[5][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[5][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_85_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3090__1666/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3039__7482/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2985__1666/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[5][2]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 44: MET (5169 ps) Late External Delay Assertion at pin out[5][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[5][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_84_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3119__2802/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3090__1666/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3039__7482/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2980__2346/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[5][3]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 45: MET (5169 ps) Late External Delay Assertion at pin out[4][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[4][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_83_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3099__3680/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3049__7098/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2979__2883/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[4][0]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 46: MET (5169 ps) Late External Delay Assertion at pin out[4][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[4][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_82_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3099__3680/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3049__7098/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2977__9945/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[4][1]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 47: MET (5169 ps) Late External Delay Assertion at pin out[4][2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[4][2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_81_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3099__3680/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3049__7098/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g2976__9315/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[4][2]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 48: MET (5169 ps) Late External Delay Assertion at pin out[4][3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[4][3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_80_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3099__3680/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3049__7098/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3026__6161/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[4][3]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 49: MET (5169 ps) Late External Delay Assertion at pin out[3][0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[3][0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_79_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3107__6161/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3047__8246/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3025__4733/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[3][0]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 50: MET (5169 ps) Late External Delay Assertion at pin out[3][1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[3][1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     431                  
             Slack:=    5169                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_78_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g3134/Y        -       A->Y  F     INVx1_ASAP7_75t_R         1  0.8     6     5    2005    (-,-) 
  g3126__8246/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R       4  2.8   142    69    2073    (-,-) 
  g3120__5526/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_R     17 19.3   248   161    2235    (-,-) 
  g3107__6161/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R      1  0.8    51    57    2292    (-,-) 
  g3047__8246/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_R      4  2.8   114    69    2360    (-,-) 
  g3024__7482/Y  -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    69    2430    (-,-) 
  out[3][1]      -       -     R     (port)                    -    -     -     1    2431    (-,-) 
#--------------------------------------------------------------------------------------------------

