{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618829306027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618829306035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 19 08:18:25 2021 " "Processing started: Mon Apr 19 08:18:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618829306035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829306035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off A_Car_Park -c A_Car_Park " "Command: quartus_map --read_settings_files=on --write_settings_files=off A_Car_Park -c A_Car_Park" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829306035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618829306257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618829306257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter5bit-rtl " "Found design unit 1: counter5bit-rtl" {  } { { "counter5bit.vhd" "" { Text "D:/Modified Code/A_Car_Park/counter5bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618829314177 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter5bit " "Found entity 1: counter5bit" {  } { { "counter5bit.vhd" "" { Text "D:/Modified Code/A_Car_Park/counter5bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618829314177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_car_park.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a_car_park.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_Car_Park-rtl " "Found design unit 1: A_Car_Park-rtl" {  } { { "A_Car_Park.vhd" "" { Text "D:/Modified Code/A_Car_Park/A_Car_Park.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618829314179 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_Car_Park " "Found entity 1: A_Car_Park" {  } { { "A_Car_Park.vhd" "" { Text "D:/Modified Code/A_Car_Park/A_Car_Park.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618829314179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass_chk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pass_chk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pass_chk-PC " "Found design unit 1: pass_chk-PC" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618829314180 ""} { "Info" "ISGN_ENTITY_NAME" "1 pass_chk " "Found entity 1: pass_chk" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618829314180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "park_space.vhd 2 1 " "Found 2 design units, including 1 entities, in source file park_space.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 park_space-PS " "Found design unit 1: park_space-PS" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618829314181 ""} { "Info" "ISGN_ENTITY_NAME" "1 park_space " "Found entity 1: park_space" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618829314181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_a_car_park.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_a_car_park.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_A_car_park-testCP " "Found design unit 1: test_A_car_park-testCP" {  } { { "test_A_car_park.vhd" "" { Text "D:/Modified Code/A_Car_Park/test_A_car_park.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618829314181 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_A_car_park " "Found entity 1: test_A_car_park" {  } { { "test_A_car_park.vhd" "" { Text "D:/Modified Code/A_Car_Park/test_A_car_park.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618829314181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pass_chk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_pass_chk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_pass_chk-testP " "Found design unit 1: test_pass_chk-testP" {  } { { "test_pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/test_pass_chk.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618829314182 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_pass_chk " "Found entity 1: test_pass_chk" {  } { { "test_pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/test_pass_chk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618829314182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_parkspace.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_parkspace.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_Parkspace-test " "Found design unit 1: test_Parkspace-test" {  } { { "test_Parkspace.vhd" "" { Text "D:/Modified Code/A_Car_Park/test_Parkspace.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618829314183 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_Parkspace " "Found entity 1: test_Parkspace" {  } { { "test_Parkspace.vhd" "" { Text "D:/Modified Code/A_Car_Park/test_Parkspace.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618829314183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "A_Car_Park " "Elaborating entity \"A_Car_Park\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618829314207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "park_space park_space:A0 " "Elaborating entity \"park_space\" for hierarchy \"park_space:A0\"" {  } { { "A_Car_Park.vhd" "A0" { Text "D:/Modified Code/A_Car_Park/A_Car_Park.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618829314213 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state park_space.vhd(36) " "VHDL Process Statement warning at park_space.vhd(36): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618829314214 "|A_Car_Park|park_space:A0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q park_space.vhd(80) " "VHDL Process Statement warning at park_space.vhd(80): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618829314215 "|A_Car_Park|park_space:A0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q park_space.vhd(84) " "VHDL Process Statement warning at park_space.vhd(84): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618829314215 "|A_Car_Park|park_space:A0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gate2 park_space.vhd(71) " "VHDL Process Statement warning at park_space.vhd(71): inferring latch(es) for signal or variable \"Gate2\", which holds its previous value in one or more paths through the process" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618829314215 "|A_Car_Park|park_space:A0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Wt_led park_space.vhd(71) " "VHDL Process Statement warning at park_space.vhd(71): inferring latch(es) for signal or variable \"Wt_led\", which holds its previous value in one or more paths through the process" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618829314215 "|A_Car_Park|park_space:A0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q park_space.vhd(71) " "VHDL Process Statement warning at park_space.vhd(71): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618829314215 "|A_Car_Park|park_space:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] park_space.vhd(71) " "Inferred latch for \"Q\[0\]\" at park_space.vhd(71)" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314216 "|A_Car_Park|park_space:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] park_space.vhd(71) " "Inferred latch for \"Q\[1\]\" at park_space.vhd(71)" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314216 "|A_Car_Park|park_space:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] park_space.vhd(71) " "Inferred latch for \"Q\[2\]\" at park_space.vhd(71)" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314216 "|A_Car_Park|park_space:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] park_space.vhd(71) " "Inferred latch for \"Q\[3\]\" at park_space.vhd(71)" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314216 "|A_Car_Park|park_space:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] park_space.vhd(71) " "Inferred latch for \"Q\[4\]\" at park_space.vhd(71)" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314216 "|A_Car_Park|park_space:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wt_led park_space.vhd(71) " "Inferred latch for \"Wt_led\" at park_space.vhd(71)" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314216 "|A_Car_Park|park_space:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gate2 park_space.vhd(71) " "Inferred latch for \"Gate2\" at park_space.vhd(71)" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314216 "|A_Car_Park|park_space:A0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pass_chk pass_chk:A1 " "Elaborating entity \"pass_chk\" for hierarchy \"pass_chk:A1\"" {  } { { "A_Car_Park.vhd" "A1" { Text "D:/Modified Code/A_Car_Park/A_Car_Park.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618829314222 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "white_led pass_chk.vhd(58) " "VHDL Process Statement warning at pass_chk.vhd(58): signal \"white_led\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618829314223 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state pass_chk.vhd(46) " "VHDL Process Statement warning at pass_chk.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618829314223 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Attempt pass_chk.vhd(104) " "VHDL Process Statement warning at pass_chk.vhd(104): signal \"Attempt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618829314223 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red pass_chk.vhd(107) " "VHDL Process Statement warning at pass_chk.vhd(107): signal \"red\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618829314223 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Attempt pass_chk.vhd(110) " "VHDL Process Statement warning at pass_chk.vhd(110): signal \"Attempt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618829314223 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gate pass_chk.vhd(91) " "VHDL Process Statement warning at pass_chk.vhd(91): inferring latch(es) for signal or variable \"Gate\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618829314223 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Attempt pass_chk.vhd(91) " "VHDL Process Statement warning at pass_chk.vhd(91): inferring latch(es) for signal or variable \"Attempt\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618829314224 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green_led pass_chk.vhd(91) " "VHDL Process Statement warning at pass_chk.vhd(91): inferring latch(es) for signal or variable \"green_led\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618829314224 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red pass_chk.vhd(91) " "VHDL Process Statement warning at pass_chk.vhd(91): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618829314224 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_timer pass_chk.vhd(91) " "VHDL Process Statement warning at pass_chk.vhd(91): inferring latch(es) for signal or variable \"load_timer\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618829314224 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_timer pass_chk.vhd(91) " "Inferred latch for \"load_timer\" at pass_chk.vhd(91)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314224 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red pass_chk.vhd(91) " "Inferred latch for \"red\" at pass_chk.vhd(91)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314224 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_led pass_chk.vhd(91) " "Inferred latch for \"green_led\" at pass_chk.vhd(91)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314224 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[0\] pass_chk.vhd(91) " "Inferred latch for \"Attempt\[0\]\" at pass_chk.vhd(91)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314224 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[1\] pass_chk.vhd(91) " "Inferred latch for \"Attempt\[1\]\" at pass_chk.vhd(91)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314224 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[2\] pass_chk.vhd(91) " "Inferred latch for \"Attempt\[2\]\" at pass_chk.vhd(91)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314225 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[3\] pass_chk.vhd(91) " "Inferred latch for \"Attempt\[3\]\" at pass_chk.vhd(91)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314225 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[4\] pass_chk.vhd(91) " "Inferred latch for \"Attempt\[4\]\" at pass_chk.vhd(91)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314225 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gate pass_chk.vhd(91) " "Inferred latch for \"Gate\" at pass_chk.vhd(91)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314225 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S5 pass_chk.vhd(46) " "Inferred latch for \"next_state.S5\" at pass_chk.vhd(46)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314225 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S4 pass_chk.vhd(46) " "Inferred latch for \"next_state.S4\" at pass_chk.vhd(46)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314225 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S3 pass_chk.vhd(46) " "Inferred latch for \"next_state.S3\" at pass_chk.vhd(46)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314225 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S2 pass_chk.vhd(46) " "Inferred latch for \"next_state.S2\" at pass_chk.vhd(46)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314225 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S1 pass_chk.vhd(46) " "Inferred latch for \"next_state.S1\" at pass_chk.vhd(46)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314225 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE pass_chk.vhd(46) " "Inferred latch for \"next_state.IDLE\" at pass_chk.vhd(46)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829314225 "|A_Car_Park|pass_chk:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter5bit pass_chk:A1\|counter5bit:t0 " "Elaborating entity \"counter5bit\" for hierarchy \"pass_chk:A1\|counter5bit:t0\"" {  } { { "pass_chk.vhd" "t0" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618829314334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pass_chk:A1\|next_state.S2_224 " "Latch pass_chk:A1\|next_state.S2_224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pass_chk:A1\|current_state.S1 " "Ports D and ENA on the latch are fed by the same signal pass_chk:A1\|current_state.S1" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618829315823 ""}  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618829315823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pass_chk:A1\|Attempt\[0\] " "Latch pass_chk:A1\|Attempt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pass_chk:A1\|current_state.S3 " "Ports D and ENA on the latch are fed by the same signal pass_chk:A1\|current_state.S3" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618829315823 ""}  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618829315823 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G_LED VCC " "Pin \"G_LED\" is stuck at VCC" {  } { { "A_Car_Park.vhd" "" { Text "D:/Modified Code/A_Car_Park/A_Car_Park.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618829315861 "|A_Car_Park|G_LED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618829315861 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618829316080 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618829317306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618829317306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618829318036 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618829318036 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618829318036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618829318036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618829318051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 19 08:18:38 2021 " "Processing ended: Mon Apr 19 08:18:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618829318051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618829318051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618829318051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618829318051 ""}
